
bin\Debug\AGV_Module.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800200  00001562  00001616  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001562  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000005f  00800222  00800222  00001638  2**0
                  ALLOC
  3 .fuse         00000003  00820000  00820000  00001638  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000012  00000000  00000000  0000163b  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001650  2**2
                  CONTENTS, READONLY, OCTETS
  6 .debug_aranges 000001b8  00000000  00000000  00001690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_info   000024d3  00000000  00000000  00001848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 00001710  00000000  00000000  00003d1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_line   00001e9f  00000000  00000000  0000542b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_frame  00000518  00000000  00000000  000072cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_str    00000970  00000000  00000000  000077e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line_str 00000266  00000000  00000000  00008154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 0000086b  00000000  00000000  000083ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000007b  00000000  00000000  00008c25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 94 00 	jmp	0x128	; 0x128 <__ctors_end>
       4:	0c 94 92 02 	jmp	0x524	; 0x524 <__vector_1>
       8:	0c 94 ad 02 	jmp	0x55a	; 0x55a <__vector_2>
       c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      10:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      14:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      18:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      1c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      20:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      24:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      28:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      2c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      30:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      34:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      38:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      3c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      40:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      44:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      48:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      4c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      50:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      54:	0c 94 14 06 	jmp	0xc28	; 0xc28 <__vector_21>
      58:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      5c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      60:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      64:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      68:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      6c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      70:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      74:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      78:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      7c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      80:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      84:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      88:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      8c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      90:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      94:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      98:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      9c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      a0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      a4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      a8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      ac:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      b0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      b4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      b8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      bc:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      c0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      c4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      c8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      cc:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      d0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      d4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      d8:	0c 94 ce 06 	jmp	0xd9c	; 0xd9c <__vector_54>
      dc:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      e0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>

000000e4 <__trampolines_start>:
      e4:	0c 94 dc 00 	jmp	0x1b8	; 0x1b8 <.L8>
      e8:	0c 94 d6 00 	jmp	0x1ac	; 0x1ac <.L11>
      ec:	0c 94 e6 00 	jmp	0x1cc	; 0x1cc <.L19>
      f0:	0c 94 e0 00 	jmp	0x1c0	; 0x1c0 <.L6>
      f4:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <.L10>
      f8:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <.L12>
      fc:	0c 94 c5 00 	jmp	0x18a	; 0x18a <.L17>
     100:	0c 94 ea 00 	jmp	0x1d4	; 0x1d4 <.L20>
     104:	0c 94 c7 00 	jmp	0x18e	; 0x18e <.L18>
     108:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <.L3>
     10c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <.L13>
     110:	0c 94 ce 00 	jmp	0x19c	; 0x19c <.L15>
     114:	0c 94 da 00 	jmp	0x1b4	; 0x1b4 <.L9>
     118:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <.L2>
     11c:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <.L14>
     120:	0c 94 de 00 	jmp	0x1bc	; 0x1bc <.L7>
     124:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <.L5>

00000128 <__ctors_end>:
     128:	11 24       	eor	r1, r1
     12a:	1f be       	out	0x3f, r1	; 63
     12c:	cf ef       	ldi	r28, 0xFF	; 255
     12e:	d1 e2       	ldi	r29, 0x21	; 33
     130:	de bf       	out	0x3e, r29	; 62
     132:	cd bf       	out	0x3d, r28	; 61
     134:	00 e0       	ldi	r16, 0x00	; 0
     136:	0c bf       	out	0x3c, r16	; 60

00000138 <__do_copy_data>:
     138:	12 e0       	ldi	r17, 0x02	; 2

0000013a <.Loc.1>:
     13a:	a0 e0       	ldi	r26, 0x00	; 0

0000013c <.Loc.2>:
     13c:	b2 e0       	ldi	r27, 0x02	; 2

0000013e <.Loc.3>:
     13e:	e2 e6       	ldi	r30, 0x62	; 98

00000140 <.Loc.4>:
     140:	f5 e1       	ldi	r31, 0x15	; 21

00000142 <.Loc.5>:
     142:	00 e0       	ldi	r16, 0x00	; 0

00000144 <.Loc.6>:
     144:	0b bf       	out	0x3b, r16	; 59

00000146 <.Loc.7>:
     146:	02 c0       	rjmp	.+4      	; 0x14c <.L__do_copy_data_start>

00000148 <.L__do_copy_data_loop>:
     148:	07 90       	elpm	r0, Z+

0000014a <.Loc.9>:
     14a:	0d 92       	st	X+, r0

0000014c <.L__do_copy_data_start>:
     14c:	a2 32       	cpi	r26, 0x22	; 34

0000014e <.Loc.11>:
     14e:	b1 07       	cpc	r27, r17

00000150 <.Loc.12>:
     150:	d9 f7       	brne	.-10     	; 0x148 <.L__do_copy_data_loop>

00000152 <__do_clear_bss>:
     152:	22 e0       	ldi	r18, 0x02	; 2

00000154 <.Loc.1>:
     154:	a2 e2       	ldi	r26, 0x22	; 34

00000156 <.Loc.2>:
     156:	b2 e0       	ldi	r27, 0x02	; 2

00000158 <.Loc.3>:
     158:	01 c0       	rjmp	.+2      	; 0x15c <.Loc.5>

0000015a <.Loc.4>:
     15a:	1d 92       	st	X+, r1

0000015c <.Loc.5>:
     15c:	a1 38       	cpi	r26, 0x81	; 129

0000015e <.Loc.6>:
     15e:	b2 07       	cpc	r27, r18

00000160 <.Loc.7>:
     160:	e1 f7       	brne	.-8      	; 0x15a <.Loc.4>

00000162 <L0^A>:
     162:	0e 94 dc 02 	call	0x5b8	; 0x5b8 <main>
     166:	0c 94 79 0a 	jmp	0x14f2	; 0x14f2 <_exit>

0000016a <__bad_interrupt>:
     16a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000016e <char_to_segment>:
    0b01111010, // d
    0b10011110, // E
    0b10001110  // F
};

uint8_t char_to_segment(char c) {
     16e:	98 2f       	mov	r25, r24

00000170 <.Loc.2>:
    switch (c) {
     170:	e0 ee       	ldi	r30, 0xE0	; 224
     172:	e8 0f       	add	r30, r24
     174:	e6 33       	cpi	r30, 0x36	; 54
     176:	60 f5       	brcc	.+88     	; 0x1d0 <.L2>
     178:	0e 2e       	mov	r0, r30
     17a:	00 0c       	add	r0, r0
     17c:	ff 0b       	sbc	r31, r31
     17e:	88 27       	eor	r24, r24
     180:	e5 58       	subi	r30, 0x85	; 133
     182:	f5 4f       	sbci	r31, 0xF5	; 245
     184:	8f 4f       	sbci	r24, 0xFF	; 255
     186:	0c 94 5b 07 	jmp	0xeb6	; 0xeb6 <__tablejump2__>

0000018a <.L17>:
        case '0' ... '9': return segmentcodes[c - '0'];
        case 'A': return 0b11101110;
     18a:	8e ee       	ldi	r24, 0xEE	; 238
     18c:	08 95       	ret

0000018e <.L18>:
    switch (c) {
     18e:	e9 2f       	mov	r30, r25
     190:	99 0f       	add	r25, r25
     192:	ff 0b       	sbc	r31, r31

00000194 <.Loc.6>:
        case '0' ... '9': return segmentcodes[c - '0'];
     194:	ee 52       	subi	r30, 0x2E	; 46
     196:	fe 4f       	sbci	r31, 0xFE	; 254
     198:	80 81       	ld	r24, Z
     19a:	08 95       	ret

0000019c <.L15>:
        case 'B': return 0b00111110;
        case 'C': return 0b10011100;
     19c:	8c e9       	ldi	r24, 0x9C	; 156
     19e:	08 95       	ret

000001a0 <.L14>:
        case 'D': return 0b01111010;
     1a0:	8a e7       	ldi	r24, 0x7A	; 122
     1a2:	08 95       	ret

000001a4 <.L13>:
        case 'E': return 0b10011110;
     1a4:	8e e9       	ldi	r24, 0x9E	; 158
     1a6:	08 95       	ret

000001a8 <.L12>:
        case 'F': return 0b10001110;
     1a8:	8e e8       	ldi	r24, 0x8E	; 142
     1aa:	08 95       	ret

000001ac <.L11>:
        case 'L': return 0b00011100;
     1ac:	8c e1       	ldi	r24, 0x1C	; 28
     1ae:	08 95       	ret

000001b0 <.L10>:
        case 'N': return 0b11101100;
     1b0:	8c ee       	ldi	r24, 0xEC	; 236
     1b2:	08 95       	ret

000001b4 <.L9>:
        case 'O': return 0b11111100;
     1b4:	8c ef       	ldi	r24, 0xFC	; 252
     1b6:	08 95       	ret

000001b8 <.L8>:
        case 'P': return 0b11001110;
     1b8:	8e ec       	ldi	r24, 0xCE	; 206
     1ba:	08 95       	ret

000001bc <.L7>:
        case 'R': return 0b00001010;
     1bc:	8a e0       	ldi	r24, 0x0A	; 10
     1be:	08 95       	ret

000001c0 <.L6>:
        case 'S': return 0b10110110;
     1c0:	86 eb       	ldi	r24, 0xB6	; 182
     1c2:	08 95       	ret

000001c4 <.L5>:
        case 'T': return 0b00011110;
     1c4:	8e e1       	ldi	r24, 0x1E	; 30
     1c6:	08 95       	ret

000001c8 <.L3>:
        case 'U': return 0b01111100;
     1c8:	8c e7       	ldi	r24, 0x7C	; 124
     1ca:	08 95       	ret

000001cc <.L19>:
        case ' ': return 0x00; // alles uit
     1cc:	80 e0       	ldi	r24, 0x00	; 0
     1ce:	08 95       	ret

000001d0 <.L2>:
        default:  return 0x00; // onbekende tekens = uit
     1d0:	80 e0       	ldi	r24, 0x00	; 0
     1d2:	08 95       	ret

000001d4 <.L20>:
    switch (c) {
     1d4:	8e e3       	ldi	r24, 0x3E	; 62

000001d6 <.Loc.36>:
    }
}
     1d6:	08 95       	ret

000001d8 <init_display>:


void init_display (void)
{
	// Initialiseer de pinnen voor datain, shiftclk en latchclk als output
	DDR_SDI    |= (1 << SDI_BIT);
     1d8:	ea e0       	ldi	r30, 0x0A	; 10
     1da:	f1 e0       	ldi	r31, 0x01	; 1
     1dc:	80 81       	ld	r24, Z

000001de <.Loc.39>:
     1de:	80 68       	ori	r24, 0x80	; 128
     1e0:	80 83       	st	Z, r24

000001e2 <.Loc.40>:
	DDR_SFTCLK |= (1 << SFTCLK_BIT);
     1e2:	80 81       	ld	r24, Z

000001e4 <.Loc.41>:
     1e4:	80 62       	ori	r24, 0x20	; 32
     1e6:	80 83       	st	Z, r24

000001e8 <.Loc.42>:
	DDR_LCHCLK |= (1 << LCHCLK_BIT);
     1e8:	80 81       	ld	r24, Z

000001ea <.Loc.43>:
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24

000001ee <.Loc.44>:

	// Maak shiftclk en latchclk laag
	PORT_SFTCLK &= ~(1 << SFTCLK_BIT);
     1ee:	eb e0       	ldi	r30, 0x0B	; 11
     1f0:	f1 e0       	ldi	r31, 0x01	; 1
     1f2:	80 81       	ld	r24, Z
     1f4:	8f 7d       	andi	r24, 0xDF	; 223
     1f6:	80 83       	st	Z, r24

000001f8 <.Loc.46>:
	PORT_LCHCLK &= ~(1 << LCHCLK_BIT);
     1f8:	80 81       	ld	r24, Z
     1fa:	8f 7b       	andi	r24, 0xBF	; 191
     1fc:	80 83       	st	Z, r24

000001fe <.Loc.48>:
}
     1fe:	08 95       	ret

00000200 <send_data>:

void send_data(char data)
{
     200:	28 e0       	ldi	r18, 0x08	; 8
     202:	30 e0       	ldi	r19, 0x00	; 0

00000204 <.Loc.54>:
		{
			PORT_SDI |= (1 << SDI_BIT);
		}
		else
		{
			PORT_SDI &= ~(1 << SDI_BIT);
     204:	eb e0       	ldi	r30, 0x0B	; 11
     206:	f1 e0       	ldi	r31, 0x01	; 1
     208:	0e c0       	rjmp	.+28     	; 0x226 <.L25>

0000020a <.L23>:
     20a:	90 81       	ld	r25, Z

0000020c <.Loc.57>:
     20c:	9f 77       	andi	r25, 0x7F	; 127
     20e:	90 83       	st	Z, r25

00000210 <.L24>:
		}

		// Toggle shiftclk (hoeveel tijd moest het signaal minimaal hoog zijn?)
		// Puls moet minimaal 13 ns hoog zijn. Een clk cycle op de Arduino duurt
		// 62 ns, dus signaal kan hoog en de volgende cycle weer omlaag
		PORT_SFTCLK |= (1 << SFTCLK_BIT);
     210:	90 81       	ld	r25, Z

00000212 <.Loc.59>:
     212:	90 62       	ori	r25, 0x20	; 32
     214:	90 83       	st	Z, r25

00000216 <.Loc.60>:
		PORT_SFTCLK &= ~(1 << SFTCLK_BIT);
     216:	90 81       	ld	r25, Z
     218:	9f 7d       	andi	r25, 0xDF	; 223
     21a:	90 83       	st	Z, r25

0000021c <.Loc.62>:
	for (unsigned i = 0; i < 8; i++)
     21c:	21 50       	subi	r18, 0x01	; 1
     21e:	31 09       	sbc	r19, r1

00000220 <.Loc.64>:
     220:	21 15       	cp	r18, r1
     222:	31 05       	cpc	r19, r1
     224:	49 f0       	breq	.+18     	; 0x238 <.L27>

00000226 <.L25>:
		int bit = data & 1;
     226:	98 2f       	mov	r25, r24
     228:	91 70       	andi	r25, 0x01	; 1

0000022a <.Loc.66>:
		data >>= 1;
     22a:	85 95       	asr	r24

0000022c <.Loc.68>:
		if (bit)
     22c:	99 23       	and	r25, r25
     22e:	69 f3       	breq	.-38     	; 0x20a <.L23>

00000230 <.Loc.70>:
			PORT_SDI |= (1 << SDI_BIT);
     230:	90 81       	ld	r25, Z

00000232 <.Loc.71>:
     232:	90 68       	ori	r25, 0x80	; 128
     234:	90 83       	st	Z, r25
     236:	ec cf       	rjmp	.-40     	; 0x210 <.L24>

00000238 <.L27>:
	}
}
     238:	08 95       	ret

0000023a <display>:

void display(uint8_t segmentdata, uint8_t digitbit) {
     23a:	cf 93       	push	r28
     23c:	c8 2f       	mov	r28, r24
     23e:	86 2f       	mov	r24, r22

00000240 <.Loc.76>:
    send_data(digitbit);         // digits eerst
     240:	0e 94 00 01 	call	0x200	; 0x200 <send_data>

00000244 <.LVL13>:
    send_data(segmentdata);     // segmenten actief laag
     244:	8c 2f       	mov	r24, r28
     246:	0e 94 00 01 	call	0x200	; 0x200 <send_data>

0000024a <.LVL14>:

    PORT_LCHCLK |= (1 << LCHCLK_BIT);
     24a:	eb e0       	ldi	r30, 0x0B	; 11
     24c:	f1 e0       	ldi	r31, 0x01	; 1
     24e:	80 81       	ld	r24, Z

00000250 <.Loc.79>:
     250:	80 64       	ori	r24, 0x40	; 64
     252:	80 83       	st	Z, r24

00000254 <.Loc.80>:
    PORT_LCHCLK &= ~(1 << LCHCLK_BIT);
     254:	80 81       	ld	r24, Z
     256:	8f 7b       	andi	r24, 0xBF	; 191
     258:	80 83       	st	Z, r24

0000025a <.Loc.82>:
}
     25a:	cf 91       	pop	r28

0000025c <.Loc.83>:
     25c:	08 95       	ret

0000025e <display_getal>:


void display_getal(uint32_t getal) {
     25e:	8f 92       	push	r8
     260:	9f 92       	push	r9
     262:	af 92       	push	r10
     264:	bf 92       	push	r11
     266:	cf 92       	push	r12
     268:	df 92       	push	r13
     26a:	ef 92       	push	r14
     26c:	ff 92       	push	r15
     26e:	0f 93       	push	r16
     270:	1f 93       	push	r17
     272:	cf 93       	push	r28
     274:	df 93       	push	r29
     276:	c6 2e       	mov	r12, r22
     278:	d7 2e       	mov	r13, r23
     27a:	08 2f       	mov	r16, r24
     27c:	19 2f       	mov	r17, r25

0000027e <.Loc.86>:
     27e:	c0 e0       	ldi	r28, 0x00	; 0
     280:	d0 e0       	ldi	r29, 0x00	; 0

00000282 <.LBB27>:
    for (uint8_t i = 0; i < 8; i++) {
        uint8_t cijfer = getal % 10;
     282:	0f 2e       	mov	r0, r31
     284:	fa e0       	ldi	r31, 0x0A	; 10
     286:	8f 2e       	mov	r8, r31
     288:	91 2c       	mov	r9, r1
     28a:	a1 2c       	mov	r10, r1
     28c:	b1 2c       	mov	r11, r1
     28e:	f0 2d       	mov	r31, r0

00000290 <.Loc.91>:
        getal /= 10;

        // Bereken bitpositie van digit: 0 t/m 7
        uint8_t digitbit = ~(1 << i);  // actief laag
     290:	ee 24       	eor	r14, r14
     292:	e3 94       	inc	r14
     294:	f1 2c       	mov	r15, r1

00000296 <.L30>:
        getal /= 10;
     296:	6c 2d       	mov	r22, r12
     298:	7d 2d       	mov	r23, r13
     29a:	80 2f       	mov	r24, r16
     29c:	91 2f       	mov	r25, r17
     29e:	a5 01       	movw	r20, r10
     2a0:	94 01       	movw	r18, r8
     2a2:	0e 94 39 07 	call	0xe72	; 0xe72 <__udivmodsi4>
     2a6:	c2 2e       	mov	r12, r18

000002a8 <.Loc.95>:
     2a8:	d3 2e       	mov	r13, r19
     2aa:	04 2f       	mov	r16, r20
     2ac:	15 2f       	mov	r17, r21
     2ae:	e6 2f       	mov	r30, r22

000002b0 <.Loc.96>:
        uint8_t digitbit = ~(1 << i);  // actief laag
     2b0:	b7 01       	movw	r22, r14
     2b2:	0c 2e       	mov	r0, r28
     2b4:	02 c0       	rjmp	.+4      	; 0x2ba <.L2^B1>

000002b6 <.L1^B1>:
     2b6:	66 0f       	add	r22, r22
     2b8:	77 1f       	adc	r23, r23

000002ba <.L2^B1>:
     2ba:	0a 94       	dec	r0
     2bc:	e2 f7       	brpl	.-8      	; 0x2b6 <.L1^B1>

000002be <.Loc.99>:
     2be:	60 95       	com	r22

000002c0 <.Loc.100>:

        display(segmentcodes[cijfer], digitbit);
     2c0:	f0 e0       	ldi	r31, 0x00	; 0

000002c2 <.Loc.101>:
     2c2:	ee 5f       	subi	r30, 0xFE	; 254
     2c4:	fd 4f       	sbci	r31, 0xFD	; 253

000002c6 <.Loc.102>:
     2c6:	80 81       	ld	r24, Z
     2c8:	0e 94 1d 01 	call	0x23a	; 0x23a <display>

000002cc <.LBB28>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2cc:	8f e9       	ldi	r24, 0x9F	; 159
     2ce:	9f e0       	ldi	r25, 0x0F	; 15

000002d0 <.L1^B2>:
     2d0:	01 97       	sbiw	r24, 0x01	; 1
     2d2:	f1 f7       	brne	.-4      	; 0x2d0 <.L1^B2>
     2d4:	00 c0       	rjmp	.+0      	; 0x2d6 <L0^A>

000002d6 <L0^A>:
	...

000002d8 <.LBE27>:
    for (uint8_t i = 0; i < 8; i++) {
     2d8:	21 96       	adiw	r28, 0x01	; 1

000002da <.Loc.114>:
     2da:	c8 30       	cpi	r28, 0x08	; 8
     2dc:	d1 05       	cpc	r29, r1
     2de:	d9 f6       	brne	.-74     	; 0x296 <.L30>

000002e0 <.Loc.115>:

        _delay_ms(1);  // 1 ms per digit = 1 kHz refresh
    }
}
     2e0:	df 91       	pop	r29
     2e2:	cf 91       	pop	r28

000002e4 <.Loc.116>:
     2e4:	1f 91       	pop	r17
     2e6:	0f 91       	pop	r16
     2e8:	ff 90       	pop	r15
     2ea:	ef 90       	pop	r14
     2ec:	df 90       	pop	r13
     2ee:	cf 90       	pop	r12
     2f0:	bf 90       	pop	r11
     2f2:	af 90       	pop	r10
     2f4:	9f 90       	pop	r9
     2f6:	8f 90       	pop	r8
     2f8:	08 95       	ret

000002fa <display1_string>:
void display1_string(const char* txt) {
     2fa:	ef 92       	push	r14
     2fc:	ff 92       	push	r15
     2fe:	0f 93       	push	r16
     300:	1f 93       	push	r17
     302:	cf 93       	push	r28
     304:	df 93       	push	r29

00000306 <.Loc.119>:
    for (uint8_t i = 0; i < 4; i++) {
     306:	8c 01       	movw	r16, r24
     308:	0c 5f       	subi	r16, 0xFC	; 252
     30a:	1f 4f       	sbci	r17, 0xFF	; 255

0000030c <.Loc.122>:
void display1_string(const char* txt) {
     30c:	c4 e0       	ldi	r28, 0x04	; 4
     30e:	d0 e0       	ldi	r29, 0x00	; 0

00000310 <.LBB32>:
        char c = txt[3 - i];
        uint8_t seg = char_to_segment(c);
        uint8_t digit = ~(1 << (4 + i));  // bovenste display: digit 4-7
     310:	ee 24       	eor	r14, r14
     312:	e3 94       	inc	r14
     314:	f1 2c       	mov	r15, r1

00000316 <.L33>:
        uint8_t seg = char_to_segment(c);
     316:	f8 01       	movw	r30, r16
     318:	82 91       	ld	r24, -Z

0000031a <.Loc.127>:
     31a:	8f 01       	movw	r16, r30
     31c:	0e 94 b7 00 	call	0x16e	; 0x16e <char_to_segment>

00000320 <.LVL29>:
        uint8_t digit = ~(1 << (4 + i));  // bovenste display: digit 4-7
     320:	b7 01       	movw	r22, r14
     322:	0c 2e       	mov	r0, r28
     324:	02 c0       	rjmp	.+4      	; 0x32a <.L2^B2>

00000326 <.L1^B3>:
     326:	66 0f       	add	r22, r22
     328:	77 1f       	adc	r23, r23

0000032a <.L2^B2>:
     32a:	0a 94       	dec	r0
     32c:	e2 f7       	brpl	.-8      	; 0x326 <.L1^B3>

0000032e <.Loc.131>:
     32e:	60 95       	com	r22

00000330 <.Loc.132>:
        display(seg, digit);
     330:	0e 94 1d 01 	call	0x23a	; 0x23a <display>

00000334 <.LBB33>:
     334:	8f e9       	ldi	r24, 0x9F	; 159
     336:	9f e0       	ldi	r25, 0x0F	; 15

00000338 <.L1^B4>:
     338:	01 97       	sbiw	r24, 0x01	; 1
     33a:	f1 f7       	brne	.-4      	; 0x338 <.L1^B4>
     33c:	00 c0       	rjmp	.+0      	; 0x33e <L0^A>

0000033e <L0^A>:
	...

00000340 <.LBE32>:
    for (uint8_t i = 0; i < 4; i++) {
     340:	21 96       	adiw	r28, 0x01	; 1

00000342 <.Loc.144>:
     342:	c8 30       	cpi	r28, 0x08	; 8
     344:	d1 05       	cpc	r29, r1
     346:	39 f7       	brne	.-50     	; 0x316 <.L33>

00000348 <.Loc.145>:
        _delay_ms(1);
    }
}
     348:	df 91       	pop	r29
     34a:	cf 91       	pop	r28

0000034c <.Loc.146>:
     34c:	1f 91       	pop	r17
     34e:	0f 91       	pop	r16
     350:	ff 90       	pop	r15
     352:	ef 90       	pop	r14
     354:	08 95       	ret

00000356 <display2_string>:

void display2_string(const char* txt) {
     356:	ef 92       	push	r14
     358:	ff 92       	push	r15
     35a:	0f 93       	push	r16
     35c:	1f 93       	push	r17
     35e:	cf 93       	push	r28
     360:	df 93       	push	r29

00000362 <.Loc.149>:
    for (uint8_t i = 0; i < 4; i++) {
     362:	8c 01       	movw	r16, r24
     364:	0c 5f       	subi	r16, 0xFC	; 252
     366:	1f 4f       	sbci	r17, 0xFF	; 255

00000368 <.Loc.152>:
void display2_string(const char* txt) {
     368:	c0 e0       	ldi	r28, 0x00	; 0
     36a:	d0 e0       	ldi	r29, 0x00	; 0

0000036c <.LBB37>:
        char c = txt[3 - i];
        uint8_t seg = char_to_segment(c);
        uint8_t digit = ~(1 << i);  // onderste display: digit 0-3
     36c:	ee 24       	eor	r14, r14
     36e:	e3 94       	inc	r14
     370:	f1 2c       	mov	r15, r1

00000372 <.L36>:
        uint8_t seg = char_to_segment(c);
     372:	f8 01       	movw	r30, r16
     374:	82 91       	ld	r24, -Z

00000376 <.Loc.157>:
     376:	8f 01       	movw	r16, r30
     378:	0e 94 b7 00 	call	0x16e	; 0x16e <char_to_segment>

0000037c <.LVL38>:
        uint8_t digit = ~(1 << i);  // onderste display: digit 0-3
     37c:	b7 01       	movw	r22, r14
     37e:	0c 2e       	mov	r0, r28
     380:	02 c0       	rjmp	.+4      	; 0x386 <.L2^B3>

00000382 <.L1^B5>:
     382:	66 0f       	add	r22, r22
     384:	77 1f       	adc	r23, r23

00000386 <.L2^B3>:
     386:	0a 94       	dec	r0
     388:	e2 f7       	brpl	.-8      	; 0x382 <.L1^B5>

0000038a <.Loc.161>:
     38a:	60 95       	com	r22

0000038c <.Loc.162>:
        display(seg, digit);
     38c:	0e 94 1d 01 	call	0x23a	; 0x23a <display>

00000390 <.LBB38>:
     390:	8f e9       	ldi	r24, 0x9F	; 159
     392:	9f e0       	ldi	r25, 0x0F	; 15

00000394 <.L1^B6>:
     394:	01 97       	sbiw	r24, 0x01	; 1
     396:	f1 f7       	brne	.-4      	; 0x394 <.L1^B6>
     398:	00 c0       	rjmp	.+0      	; 0x39a <L0^A>

0000039a <L0^A>:
	...

0000039c <.LBE37>:
    for (uint8_t i = 0; i < 4; i++) {
     39c:	21 96       	adiw	r28, 0x01	; 1

0000039e <.Loc.174>:
     39e:	c4 30       	cpi	r28, 0x04	; 4
     3a0:	d1 05       	cpc	r29, r1
     3a2:	39 f7       	brne	.-50     	; 0x372 <.L36>

000003a4 <.Loc.175>:
        _delay_ms(1);
    }
}
     3a4:	df 91       	pop	r29
     3a6:	cf 91       	pop	r28

000003a8 <.Loc.176>:
     3a8:	1f 91       	pop	r17
     3aa:	0f 91       	pop	r16
     3ac:	ff 90       	pop	r15
     3ae:	ef 90       	pop	r14
     3b0:	08 95       	ret

000003b2 <display1_getal>:

void display1_getal(uint16_t waarde) {
     3b2:	ef 92       	push	r14
     3b4:	ff 92       	push	r15
     3b6:	0f 93       	push	r16
     3b8:	1f 93       	push	r17
     3ba:	cf 93       	push	r28
     3bc:	df 93       	push	r29
     3be:	c8 2f       	mov	r28, r24
     3c0:	d9 2f       	mov	r29, r25

000003c2 <.Loc.179>:
     3c2:	04 e0       	ldi	r16, 0x04	; 4
     3c4:	10 e0       	ldi	r17, 0x00	; 0

000003c6 <.LBB42>:
    for (uint8_t i = 0; i < 4; i++) {
        uint8_t cijfer = waarde % 10;
        waarde /= 10;
        uint8_t digit = ~(1 << (4 + i));  // bovenste display: digit 4-7
     3c6:	ee 24       	eor	r14, r14
     3c8:	e3 94       	inc	r14
     3ca:	f1 2c       	mov	r15, r1

000003cc <.L39>:
        uint8_t cijfer = waarde % 10;
     3cc:	9e 01       	movw	r18, r28
     3ce:	ad ec       	ldi	r26, 0xCD	; 205
     3d0:	bc ec       	ldi	r27, 0xCC	; 204
     3d2:	0e 94 63 07 	call	0xec6	; 0xec6 <__umulhisi3>
     3d6:	ac 01       	movw	r20, r24
     3d8:	56 95       	lsr	r21
     3da:	47 95       	ror	r20
     3dc:	56 95       	lsr	r21
     3de:	47 95       	ror	r20
     3e0:	56 95       	lsr	r21
     3e2:	47 95       	ror	r20
     3e4:	ca 01       	movw	r24, r20
     3e6:	88 0f       	add	r24, r24
     3e8:	99 1f       	adc	r25, r25
     3ea:	88 0f       	add	r24, r24
     3ec:	99 1f       	adc	r25, r25
     3ee:	84 0f       	add	r24, r20
     3f0:	95 1f       	adc	r25, r21
     3f2:	88 0f       	add	r24, r24
     3f4:	99 1f       	adc	r25, r25
     3f6:	ae 01       	movw	r20, r28
     3f8:	48 1b       	sub	r20, r24
     3fa:	59 0b       	sbc	r21, r25

000003fc <.Loc.186>:
        waarde /= 10;
     3fc:	0e 94 63 07 	call	0xec6	; 0xec6 <__umulhisi3>
     400:	ec 01       	movw	r28, r24

00000402 <.Loc.188>:
     402:	d6 95       	lsr	r29
     404:	c7 95       	ror	r28
     406:	d6 95       	lsr	r29
     408:	c7 95       	ror	r28
     40a:	d6 95       	lsr	r29
     40c:	c7 95       	ror	r28

0000040e <.Loc.189>:
        uint8_t digit = ~(1 << (4 + i));  // bovenste display: digit 4-7
     40e:	b7 01       	movw	r22, r14
     410:	00 2e       	mov	r0, r16
     412:	02 c0       	rjmp	.+4      	; 0x418 <.L2^B4>

00000414 <.L1^B7>:
     414:	66 0f       	add	r22, r22
     416:	77 1f       	adc	r23, r23

00000418 <.L2^B4>:
     418:	0a 94       	dec	r0
     41a:	e2 f7       	brpl	.-8      	; 0x414 <.L1^B7>

0000041c <.Loc.192>:
     41c:	60 95       	com	r22

0000041e <.Loc.193>:
        display(segmentcodes[cijfer], digit);
     41e:	4e 5f       	subi	r20, 0xFE	; 254
     420:	5d 4f       	sbci	r21, 0xFD	; 253

00000422 <.Loc.194>:
     422:	fa 01       	movw	r30, r20
     424:	80 81       	ld	r24, Z
     426:	0e 94 1d 01 	call	0x23a	; 0x23a <display>

0000042a <.LBB43>:
     42a:	8f e9       	ldi	r24, 0x9F	; 159
     42c:	9f e0       	ldi	r25, 0x0F	; 15

0000042e <.L1^B8>:
     42e:	01 97       	sbiw	r24, 0x01	; 1
     430:	f1 f7       	brne	.-4      	; 0x42e <.L1^B8>
     432:	00 c0       	rjmp	.+0      	; 0x434 <L0^A>

00000434 <L0^A>:
	...

00000436 <.LBE42>:
    for (uint8_t i = 0; i < 4; i++) {
     436:	0f 5f       	subi	r16, 0xFF	; 255
     438:	1f 4f       	sbci	r17, 0xFF	; 255

0000043a <.Loc.206>:
     43a:	08 30       	cpi	r16, 0x08	; 8
     43c:	11 05       	cpc	r17, r1
     43e:	31 f6       	brne	.-116    	; 0x3cc <.L39>

00000440 <.Loc.207>:
        _delay_ms(1);
    }
}
     440:	df 91       	pop	r29
     442:	cf 91       	pop	r28

00000444 <.Loc.208>:
     444:	1f 91       	pop	r17
     446:	0f 91       	pop	r16

00000448 <.Loc.209>:
     448:	ff 90       	pop	r15
     44a:	ef 90       	pop	r14
     44c:	08 95       	ret

0000044e <display2_getal>:

void display2_getal(uint16_t waarde) {
     44e:	ef 92       	push	r14
     450:	ff 92       	push	r15
     452:	0f 93       	push	r16
     454:	1f 93       	push	r17
     456:	cf 93       	push	r28
     458:	df 93       	push	r29
     45a:	c8 2f       	mov	r28, r24
     45c:	d9 2f       	mov	r29, r25

0000045e <.Loc.212>:
     45e:	00 e0       	ldi	r16, 0x00	; 0
     460:	10 e0       	ldi	r17, 0x00	; 0

00000462 <.LBB47>:
    for (uint8_t i = 0; i < 4; i++) {
        uint8_t cijfer = waarde % 10;
        waarde /= 10;
        uint8_t digit = ~(1 << i);  // onderste display: digit 0-3
     462:	ee 24       	eor	r14, r14
     464:	e3 94       	inc	r14
     466:	f1 2c       	mov	r15, r1

00000468 <.L42>:
        uint8_t cijfer = waarde % 10;
     468:	9e 01       	movw	r18, r28
     46a:	ad ec       	ldi	r26, 0xCD	; 205
     46c:	bc ec       	ldi	r27, 0xCC	; 204
     46e:	0e 94 63 07 	call	0xec6	; 0xec6 <__umulhisi3>
     472:	ac 01       	movw	r20, r24
     474:	56 95       	lsr	r21
     476:	47 95       	ror	r20
     478:	56 95       	lsr	r21
     47a:	47 95       	ror	r20
     47c:	56 95       	lsr	r21
     47e:	47 95       	ror	r20
     480:	ca 01       	movw	r24, r20
     482:	88 0f       	add	r24, r24
     484:	99 1f       	adc	r25, r25
     486:	88 0f       	add	r24, r24
     488:	99 1f       	adc	r25, r25
     48a:	84 0f       	add	r24, r20
     48c:	95 1f       	adc	r25, r21
     48e:	88 0f       	add	r24, r24
     490:	99 1f       	adc	r25, r25
     492:	ae 01       	movw	r20, r28
     494:	48 1b       	sub	r20, r24
     496:	59 0b       	sbc	r21, r25

00000498 <.Loc.219>:
        waarde /= 10;
     498:	0e 94 63 07 	call	0xec6	; 0xec6 <__umulhisi3>
     49c:	ec 01       	movw	r28, r24

0000049e <.Loc.221>:
     49e:	d6 95       	lsr	r29
     4a0:	c7 95       	ror	r28
     4a2:	d6 95       	lsr	r29
     4a4:	c7 95       	ror	r28
     4a6:	d6 95       	lsr	r29
     4a8:	c7 95       	ror	r28

000004aa <.Loc.222>:
        uint8_t digit = ~(1 << i);  // onderste display: digit 0-3
     4aa:	b7 01       	movw	r22, r14
     4ac:	00 2e       	mov	r0, r16
     4ae:	02 c0       	rjmp	.+4      	; 0x4b4 <.L2^B5>

000004b0 <.L1^B9>:
     4b0:	66 0f       	add	r22, r22
     4b2:	77 1f       	adc	r23, r23

000004b4 <.L2^B5>:
     4b4:	0a 94       	dec	r0
     4b6:	e2 f7       	brpl	.-8      	; 0x4b0 <.L1^B9>

000004b8 <.Loc.225>:
     4b8:	60 95       	com	r22

000004ba <.Loc.226>:
        display(segmentcodes[cijfer], digit);
     4ba:	4e 5f       	subi	r20, 0xFE	; 254
     4bc:	5d 4f       	sbci	r21, 0xFD	; 253

000004be <.Loc.227>:
     4be:	fa 01       	movw	r30, r20
     4c0:	80 81       	ld	r24, Z
     4c2:	0e 94 1d 01 	call	0x23a	; 0x23a <display>

000004c6 <.LBB48>:
     4c6:	8f e9       	ldi	r24, 0x9F	; 159
     4c8:	9f e0       	ldi	r25, 0x0F	; 15

000004ca <.L1^B10>:
     4ca:	01 97       	sbiw	r24, 0x01	; 1
     4cc:	f1 f7       	brne	.-4      	; 0x4ca <.L1^B10>
     4ce:	00 c0       	rjmp	.+0      	; 0x4d0 <L0^A>

000004d0 <L0^A>:
	...

000004d2 <.LBE47>:
    for (uint8_t i = 0; i < 4; i++) {
     4d2:	0f 5f       	subi	r16, 0xFF	; 255
     4d4:	1f 4f       	sbci	r17, 0xFF	; 255

000004d6 <.Loc.239>:
     4d6:	04 30       	cpi	r16, 0x04	; 4
     4d8:	11 05       	cpc	r17, r1
     4da:	31 f6       	brne	.-116    	; 0x468 <.L42>

000004dc <.Loc.240>:
        _delay_ms(1);
    }
}
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28

000004e0 <.Loc.241>:
     4e0:	1f 91       	pop	r17
     4e2:	0f 91       	pop	r16

000004e4 <.Loc.242>:
     4e4:	ff 90       	pop	r15
     4e6:	ef 90       	pop	r14
     4e8:	08 95       	ret

000004ea <init_interface>:
#include "interface_lib.h"


// Initialiseer de knoppen
void init_interface() {
    DDRD &= ~EMERGENCY_STOP_BUTTON;
     4ea:	52 98       	cbi	0x0a, 2	; 10

000004ec <.Loc.3>:
    PORTD |= EMERGENCY_STOP_BUTTON;
     4ec:	5a 9a       	sbi	0x0b, 2	; 11

000004ee <.Loc.5>:
}
     4ee:	08 95       	ret

000004f0 <button_pressed>:



// Verbeterde debounce voor knoppen
uint8_t button_pressed(uint8_t button_mask) {
     4f0:	98 2f       	mov	r25, r24

000004f2 <.Loc.10>:
    static uint8_t button_last_state = 0;
    uint8_t current_state = PINC & button_mask;
     4f2:	26 b1       	in	r18, 0x06	; 6

000004f4 <.Loc.11>:
     4f4:	28 23       	and	r18, r24

000004f6 <.Loc.12>:
    uint8_t pressed = 0;
     4f6:	80 e0       	ldi	r24, 0x00	; 0

000004f8 <.Loc.15>:

    if (!current_state && (button_last_state & button_mask)) {
     4f8:	21 11       	cpse	r18, r1
     4fa:	0c c0       	rjmp	.+24     	; 0x514 <.L3>

000004fc <.Loc.16>:
     4fc:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <button_last_state.0>
     500:	89 23       	and	r24, r25
     502:	88 23       	and	r24, r24
     504:	39 f0       	breq	.+14     	; 0x514 <.L3>

00000506 <.LBB4>:
     506:	ef e3       	ldi	r30, 0x3F	; 63
     508:	fc e9       	ldi	r31, 0x9C	; 156

0000050a <.L1^B1>:
     50a:	31 97       	sbiw	r30, 0x01	; 1
     50c:	f1 f7       	brne	.-4      	; 0x50a <.L1^B1>
     50e:	00 c0       	rjmp	.+0      	; 0x510 <L0^A>

00000510 <L0^A>:
	...

00000512 <.LBE4>:
        _delay_ms(10); // Debounce
        pressed = 1;
     512:	81 e0       	ldi	r24, 0x01	; 1

00000514 <.L3>:
    }

    button_last_state = (button_last_state & ~button_mask) | (current_state & button_mask);
     514:	90 95       	com	r25

00000516 <.Loc.30>:
     516:	30 91 22 02 	lds	r19, 0x0222	; 0x800222 <button_last_state.0>
     51a:	93 23       	and	r25, r19

0000051c <.Loc.31>:
     51c:	92 2b       	or	r25, r18

0000051e <.Loc.32>:
     51e:	90 93 22 02 	sts	0x0222, r25	; 0x800222 <button_last_state.0>

00000522 <.Loc.33>:
    return pressed;
}
     522:	08 95       	ret

00000524 <__vector_1>:
uint8_t laatst_sensor_1 = 0;
uint8_t laatst_sensor_2 = 0;



ISR(INT0_vect){
     524:	8f 93       	push	r24
     526:	8f b7       	in	r24, 0x3f	; 63
     528:	8f 93       	push	r24
     52a:	9f 93       	push	r25

0000052c <.Loc.1>:
    IR_sense_1 = 1;
     52c:	81 e0       	ldi	r24, 0x01	; 1
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	90 93 28 02 	sts	0x0228, r25	; 0x800228 <IR_sense_1+0x1>
     534:	80 93 27 02 	sts	0x0227, r24	; 0x800227 <IR_sense_1>

00000538 <.LBB6>:
     538:	8f e3       	ldi	r24, 0x3F	; 63
     53a:	9c e9       	ldi	r25, 0x9C	; 156

0000053c <.L1^B1>:
     53c:	01 97       	sbiw	r24, 0x01	; 1
     53e:	f1 f7       	brne	.-4      	; 0x53c <.L1^B1>
     540:	00 c0       	rjmp	.+0      	; 0x542 <L0^A>

00000542 <L0^A>:
	...

00000544 <.LBE6>:
    _delay_ms(10);
   huidige_state = STATE_CHECK_BLOK;
     544:	82 e0       	ldi	r24, 0x02	; 2
     546:	90 e0       	ldi	r25, 0x00	; 0
     548:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <huidige_state+0x1>
     54c:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <huidige_state>

00000550 <.Loc.14>:
}
     550:	9f 91       	pop	r25
     552:	8f 91       	pop	r24
     554:	8f bf       	out	0x3f, r24	; 63
     556:	8f 91       	pop	r24
     558:	18 95       	reti

0000055a <__vector_2>:
ISR(INT1_vect){
     55a:	8f 93       	push	r24
     55c:	8f b7       	in	r24, 0x3f	; 63
     55e:	8f 93       	push	r24
     560:	9f 93       	push	r25

00000562 <.Loc.16>:
    IR_sense_2 = 1;
     562:	81 e0       	ldi	r24, 0x01	; 1
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	90 93 26 02 	sts	0x0226, r25	; 0x800226 <IR_sense_2+0x1>
     56a:	80 93 25 02 	sts	0x0225, r24	; 0x800225 <IR_sense_2>

0000056e <.LBB8>:
     56e:	8f e3       	ldi	r24, 0x3F	; 63
     570:	9c e9       	ldi	r25, 0x9C	; 156

00000572 <.L1^B2>:
     572:	01 97       	sbiw	r24, 0x01	; 1
     574:	f1 f7       	brne	.-4      	; 0x572 <.L1^B2>
     576:	00 c0       	rjmp	.+0      	; 0x578 <L0^A>

00000578 <L0^A>:
	...

0000057a <.LBE8>:
    _delay_ms(10);
    huidige_state = STATE_CHECK_BLOK;
     57a:	82 e0       	ldi	r24, 0x02	; 2
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <huidige_state+0x1>
     582:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <huidige_state>

00000586 <.Loc.29>:
}
     586:	9f 91       	pop	r25
     588:	8f 91       	pop	r24
     58a:	8f bf       	out	0x3f, r24	; 63
     58c:	8f 91       	pop	r24
     58e:	18 95       	reti

00000590 <IR_init>:

void IR_init(){
    DDRD &= ~(IR_sense_pin_1 | IR_sense_pin_2);
     590:	8a b1       	in	r24, 0x0a	; 10
     592:	8c 7f       	andi	r24, 0xFC	; 252
     594:	8a b9       	out	0x0a, r24	; 10

00000596 <.Loc.33>:
    PORTD &= ~(IR_sense_pin_1 | IR_sense_pin_2);
     596:	8b b1       	in	r24, 0x0b	; 11
     598:	8c 7f       	andi	r24, 0xFC	; 252
     59a:	8b b9       	out	0x0b, r24	; 11

0000059c <.Loc.35>:



    EICRA = (1<<ISC01) | (0<<ISC00) | (1<<ISC11) | (0<<ISC10);
     59c:	8a e0       	ldi	r24, 0x0A	; 10
     59e:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>

000005a2 <.Loc.37>:
    EIMSK = (1<<INT0) | (1<<INT1);
     5a2:	83 e0       	ldi	r24, 0x03	; 3
     5a4:	8d bb       	out	0x1d, r24	; 29

000005a6 <.Loc.39>:

    sei();
     5a6:	78 94       	sei

000005a8 <.Loc.40>:
}
     5a8:	08 95       	ret

000005aa <IR_enable_interrupts>:
void IR_enable_interrupts() {
    EIMSK |= (1<<INT0) | (1<<INT1);
     5aa:	8d b3       	in	r24, 0x1d	; 29

000005ac <.Loc.43>:
     5ac:	83 60       	ori	r24, 0x03	; 3
     5ae:	8d bb       	out	0x1d, r24	; 29

000005b0 <.Loc.44>:
}
     5b0:	08 95       	ret

000005b2 <IR_disable_interrupts>:

void IR_disable_interrupts() {
    EIMSK |= (0<<INT0) | (0<<INT1);
     5b2:	8d b3       	in	r24, 0x1d	; 29

000005b4 <.Loc.47>:
     5b4:	8d bb       	out	0x1d, r24	; 29

000005b6 <.Loc.48>:
}
     5b6:	08 95       	ret

000005b8 <main>:

// Voor het aansturen van de servo-acties in stappen
unsigned long vorige_tijd = 0;
uint8_t blok_check_substate = 0;

int main(void){
     5b8:	cd b7       	in	r28, 0x3d	; 61
     5ba:	de b7       	in	r29, 0x3e	; 62
     5bc:	2e 97       	sbiw	r28, 0x0e	; 14
     5be:	0f b6       	in	r0, 0x3f	; 63
     5c0:	f8 94       	cli
     5c2:	de bf       	out	0x3e, r29	; 62
     5c4:	0f be       	out	0x3f, r0	; 63
     5c6:	cd bf       	out	0x3d, r28	; 61

000005c8 <.Loc.1>:
    init_display();
     5c8:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <init_display>

000005cc <.LVL0>:
    IR_init();
     5cc:	0e 94 c8 02 	call	0x590	; 0x590 <IR_init>

000005d0 <.LVL1>:
    uart3_init();
     5d0:	0e 94 56 06 	call	0xcac	; 0xcac <uart3_init>

000005d4 <.LVL2>:
    init_interface();
     5d4:	0e 94 75 02 	call	0x4ea	; 0x4ea <init_interface>

000005d8 <.LVL3>:
    timer0_init();
     5d8:	0e 94 08 06 	call	0xc10	; 0xc10 <timer0_init>

000005dc <.LVL4>:
    IR_enable_interrupts();
     5dc:	0e 94 d5 02 	call	0x5aa	; 0x5aa <IR_enable_interrupts>

000005e0 <.LVL5>:


    spi_device rfid_left = {&PORTB, PB0, &DDRB};
     5e0:	85 e0       	ldi	r24, 0x05	; 5
     5e2:	e2 e1       	ldi	r30, 0x12	; 18
     5e4:	f2 e0       	ldi	r31, 0x02	; 2
     5e6:	de 01       	movw	r26, r28
     5e8:	11 96       	adiw	r26, 0x01	; 1

000005ea <.L^B1>:
     5ea:	01 90       	ld	r0, Z+
     5ec:	0d 92       	st	X+, r0
     5ee:	8a 95       	dec	r24
     5f0:	e1 f7       	brne	.-8      	; 0x5ea <.L^B1>

000005f2 <.Loc.10>:
    spi_device rfid_right = {&PORTL, PL0, &DDRL};
     5f2:	85 e0       	ldi	r24, 0x05	; 5
     5f4:	e7 e1       	ldi	r30, 0x17	; 23
     5f6:	f2 e0       	ldi	r31, 0x02	; 2
     5f8:	de 01       	movw	r26, r28
     5fa:	16 96       	adiw	r26, 0x06	; 6

000005fc <.L^B2>:
     5fc:	01 90       	ld	r0, Z+
     5fe:	0d 92       	st	X+, r0
     600:	8a 95       	dec	r24
     602:	e1 f7       	brne	.-8      	; 0x5fc <.L^B2>

00000604 <.Loc.11>:
    rfid_init(rfid_left);
     604:	49 81       	ldd	r20, Y+1	; 0x01
     606:	5a 81       	ldd	r21, Y+2	; 0x02
     608:	6b 81       	ldd	r22, Y+3	; 0x03
     60a:	7c 81       	ldd	r23, Y+4	; 0x04
     60c:	8d 81       	ldd	r24, Y+5	; 0x05
     60e:	0e 94 b3 04 	call	0x966	; 0x966 <rfid_init>

00000612 <.LVL6>:
    rfid_init(rfid_right);
     612:	4e 81       	ldd	r20, Y+6	; 0x06
     614:	5f 81       	ldd	r21, Y+7	; 0x07
     616:	68 85       	ldd	r22, Y+8	; 0x08
     618:	79 85       	ldd	r23, Y+9	; 0x09
     61a:	8a 85       	ldd	r24, Y+10	; 0x0a
     61c:	0e 94 b3 04 	call	0x966	; 0x966 <rfid_init>

00000620 <.LVL7>:


    while (1) {
       if (!(PIND & EMERGENCY_STOP_BUTTON)) {
           huidige_state = STATE_NOODSTOP;
     620:	04 e0       	ldi	r16, 0x04	; 4
     622:	10 e0       	ldi	r17, 0x00	; 0

00000624 <.Loc.14>:


            case STATE_DRAAIEN:
                agv_turn_right();
                if(AGV_flag){
                    huidige_state = STATE_RIJDEN;
     624:	ee 24       	eor	r14, r14
     626:	e3 94       	inc	r14
     628:	f1 2c       	mov	r15, r1

0000062a <.Loc.15>:
                            blok_check_substate = 3;
     62a:	0f 2e       	mov	r0, r31
     62c:	f3 e0       	ldi	r31, 0x03	; 3
     62e:	bf 2e       	mov	r11, r31
     630:	f0 2d       	mov	r31, r0

00000632 <.Loc.16>:
                            blok_check_substate = 2;
     632:	68 94       	set
     634:	cc 24       	eor	r12, r12
     636:	c1 f8       	bld	r12, 1

00000638 <.Loc.17>:
                        blok_check_substate = 1;
     638:	dd 24       	eor	r13, r13
     63a:	d3 94       	inc	r13
     63c:	19 c0       	rjmp	.+50     	; 0x670 <.L2>

0000063e <.L5>:
        switch (huidige_state) {
     63e:	04 97       	sbiw	r24, 0x04	; 4
     640:	b9 f4       	brne	.+46     	; 0x670 <.L2>

00000642 <.Loc.19>:
                    AGV_flag = 0;
                }
                break;

            case STATE_NOODSTOP:
                agv_stop();
     642:	0e 94 20 07 	call	0xe40	; 0xe40 <agv_stop>

00000646 <.LVL8>:
                if (PIND & EMERGENCY_STOP_BUTTON) {
     646:	4a 9b       	sbis	0x09, 2	; 9
     648:	13 c0       	rjmp	.+38     	; 0x670 <.L2>

0000064a <.Loc.22>:
                    huidige_state = STATE_STARTUP;
     64a:	10 92 01 02 	sts	0x0201, r1	; 0x800201 <huidige_state+0x1>
     64e:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <huidige_state>
     652:	0e c0       	rjmp	.+28     	; 0x670 <.L2>

00000654 <.L6>:
                display1_getal(blokjes_getelt);
     654:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <blokjes_getelt>
     658:	90 91 31 02 	lds	r25, 0x0231	; 0x800231 <blokjes_getelt+0x1>
     65c:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <display1_getal>

00000660 <.LVL9>:
                display2_getal(blokjes_getelt_TAG);
     660:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <blokjes_getelt_TAG>
     664:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <blokjes_getelt_TAG+0x1>
     668:	0e 94 27 02 	call	0x44e	; 0x44e <display2_getal>

0000066c <.LVL10>:
                agv_forward();
     66c:	0e 94 16 07 	call	0xe2c	; 0xe2c <agv_forward>

00000670 <.L2>:
       if (!(PIND & EMERGENCY_STOP_BUTTON)) {
     670:	4a 99       	sbic	0x09, 2	; 9
     672:	04 c0       	rjmp	.+8      	; 0x67c <.L3>

00000674 <.Loc.31>:
           huidige_state = STATE_NOODSTOP;
     674:	10 93 01 02 	sts	0x0201, r17	; 0x800201 <huidige_state+0x1>
     678:	00 93 00 02 	sts	0x0200, r16	; 0x800200 <huidige_state>

0000067c <.L3>:
                display1_getal(blokjes_getelt);
     67c:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <blokjes_getelt>
     680:	90 91 31 02 	lds	r25, 0x0231	; 0x800231 <blokjes_getelt+0x1>
     684:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <display1_getal>

00000688 <.LVL12>:
                display2_getal(blokjes_getelt_TAG);
     688:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <blokjes_getelt_TAG>
     68c:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <blokjes_getelt_TAG+0x1>
     690:	0e 94 27 02 	call	0x44e	; 0x44e <display2_getal>

00000694 <.LVL13>:
        switch (huidige_state) {
     694:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <huidige_state>
     698:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <huidige_state+0x1>
     69c:	83 30       	cpi	r24, 0x03	; 3
     69e:	91 05       	cpc	r25, r1
     6a0:	09 f4       	brne	.+2      	; 0x6a4 <L0^A+0x2>

000006a2 <L0^A>:
     6a2:	cf c0       	rjmp	.+414    	; 0x842 <.L4>
     6a4:	60 f6       	brcc	.-104    	; 0x63e <.L5>
     6a6:	81 30       	cpi	r24, 0x01	; 1
     6a8:	91 05       	cpc	r25, r1
     6aa:	a1 f2       	breq	.-88     	; 0x654 <.L6>
     6ac:	02 97       	sbiw	r24, 0x02	; 2
     6ae:	01 f7       	brne	.-64     	; 0x670 <.L2>

000006b0 <.Loc.36>:
                switch(blok_check_substate) {
     6b0:	80 91 29 02 	lds	r24, 0x0229	; 0x800229 <blok_check_substate>
     6b4:	82 30       	cpi	r24, 0x02	; 2
     6b6:	09 f4       	brne	.+2      	; 0x6ba <L0^A+0x2>

000006b8 <L0^A>:
     6b8:	99 c0       	rjmp	.+306    	; 0x7ec <.L10>
     6ba:	08 f0       	brcs	.+2      	; 0x6be <L0^A+0x2>

000006bc <L0^A>:
     6bc:	4d c0       	rjmp	.+154    	; 0x758 <.L11>
     6be:	88 23       	and	r24, r24
     6c0:	09 f4       	brne	.+2      	; 0x6c4 <.Loc.37>

000006c2 <L0^A>:
     6c2:	72 c0       	rjmp	.+228    	; 0x7a8 <.L19>

000006c4 <.Loc.37>:
                        if ((millis() - vorige_tijd) >= SERVO_WACHT_TIJD_MS) {
     6c4:	0e 94 37 06 	call	0xc6e	; 0xc6e <millis>

000006c8 <.LVL14>:
     6c8:	6b 87       	std	Y+11, r22	; 0x0b
     6ca:	7c 87       	std	Y+12, r23	; 0x0c
     6cc:	8d 87       	std	Y+13, r24	; 0x0d
     6ce:	9e 87       	std	Y+14, r25	; 0x0e

000006d0 <.Loc.39>:
     6d0:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <vorige_tijd>
     6d4:	90 91 2b 02 	lds	r25, 0x022B	; 0x80022b <vorige_tijd+0x1>
     6d8:	a0 91 2c 02 	lds	r26, 0x022C	; 0x80022c <vorige_tijd+0x2>
     6dc:	b0 91 2d 02 	lds	r27, 0x022D	; 0x80022d <vorige_tijd+0x3>
     6e0:	2b 85       	ldd	r18, Y+11	; 0x0b
     6e2:	3c 85       	ldd	r19, Y+12	; 0x0c
     6e4:	4d 85       	ldd	r20, Y+13	; 0x0d
     6e6:	5e 85       	ldd	r21, Y+14	; 0x0e
     6e8:	28 1b       	sub	r18, r24
     6ea:	39 0b       	sbc	r19, r25
     6ec:	4a 0b       	sbc	r20, r26
     6ee:	5b 0b       	sbc	r21, r27
     6f0:	da 01       	movw	r26, r20
     6f2:	c9 01       	movw	r24, r18

000006f4 <.Loc.40>:
     6f4:	84 3f       	cpi	r24, 0xF4	; 244
     6f6:	91 40       	sbci	r25, 0x01	; 1
     6f8:	a1 05       	cpc	r26, r1
     6fa:	b1 05       	cpc	r27, r1
     6fc:	08 f4       	brcc	.+2      	; 0x700 <.Loc.41>

000006fe <L0^A>:
     6fe:	b8 cf       	rjmp	.-144    	; 0x670 <.L2>

00000700 <.Loc.41>:
                            if (rfid_check_tag_present(rfid_right) || rfid_check_tag_present(rfid_left)) {
     700:	4e 81       	ldd	r20, Y+6	; 0x06
     702:	5f 81       	ldd	r21, Y+7	; 0x07
     704:	68 85       	ldd	r22, Y+8	; 0x08
     706:	79 85       	ldd	r23, Y+9	; 0x09
     708:	8a 85       	ldd	r24, Y+10	; 0x0a
     70a:	0e 94 67 05 	call	0xace	; 0xace <rfid_check_tag_present>

0000070e <.LVL15>:
     70e:	88 23       	and	r24, r24
     710:	09 f4       	brne	.+2      	; 0x714 <.L15>

00000712 <L0^A>:
     712:	59 c0       	rjmp	.+178    	; 0x7c6 <.L20>

00000714 <.L15>:
                                blokjes_getelt_TAG += 1;
     714:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <blokjes_getelt_TAG>
     718:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <blokjes_getelt_TAG+0x1>
     71c:	01 96       	adiw	r24, 0x01	; 1
     71e:	90 93 2f 02 	sts	0x022F, r25	; 0x80022f <blokjes_getelt_TAG+0x1>
     722:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <blokjes_getelt_TAG>

00000726 <.L17>:
                            display1_getal(blokjes_getelt);
     726:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <blokjes_getelt>
     72a:	90 91 31 02 	lds	r25, 0x0231	; 0x800231 <blokjes_getelt+0x1>
     72e:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <display1_getal>

00000732 <.LVL16>:
                            display2_getal(blokjes_getelt_TAG);
     732:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <blokjes_getelt_TAG>
     736:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <blokjes_getelt_TAG+0x1>
     73a:	0e 94 27 02 	call	0x44e	; 0x44e <display2_getal>

0000073e <.LVL17>:
                            vorige_tijd = millis();
     73e:	0e 94 37 06 	call	0xc6e	; 0xc6e <millis>

00000742 <.LVL18>:
     742:	60 93 2a 02 	sts	0x022A, r22	; 0x80022a <vorige_tijd>
     746:	70 93 2b 02 	sts	0x022B, r23	; 0x80022b <vorige_tijd+0x1>
     74a:	80 93 2c 02 	sts	0x022C, r24	; 0x80022c <vorige_tijd+0x2>
     74e:	90 93 2d 02 	sts	0x022D, r25	; 0x80022d <vorige_tijd+0x3>

00000752 <.Loc.50>:
                            blok_check_substate = 2;
     752:	c0 92 29 02 	sts	0x0229, r12	; 0x800229 <blok_check_substate>
     756:	8c cf       	rjmp	.-232    	; 0x670 <.L2>

00000758 <.L11>:
     758:	83 30       	cpi	r24, 0x03	; 3
     75a:	09 f0       	breq	.+2      	; 0x75e <.Loc.52>

0000075c <L0^A>:
     75c:	89 cf       	rjmp	.-238    	; 0x670 <.L2>

0000075e <.Loc.52>:
                        if ((millis() - vorige_tijd) >= 500) {     // 500ms extra wacht
     75e:	0e 94 37 06 	call	0xc6e	; 0xc6e <millis>

00000762 <.LVL19>:
     762:	6b 87       	std	Y+11, r22	; 0x0b
     764:	7c 87       	std	Y+12, r23	; 0x0c
     766:	8d 87       	std	Y+13, r24	; 0x0d
     768:	9e 87       	std	Y+14, r25	; 0x0e

0000076a <.Loc.54>:
     76a:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <vorige_tijd>
     76e:	90 91 2b 02 	lds	r25, 0x022B	; 0x80022b <vorige_tijd+0x1>
     772:	a0 91 2c 02 	lds	r26, 0x022C	; 0x80022c <vorige_tijd+0x2>
     776:	b0 91 2d 02 	lds	r27, 0x022D	; 0x80022d <vorige_tijd+0x3>
     77a:	2b 85       	ldd	r18, Y+11	; 0x0b
     77c:	3c 85       	ldd	r19, Y+12	; 0x0c
     77e:	4d 85       	ldd	r20, Y+13	; 0x0d
     780:	5e 85       	ldd	r21, Y+14	; 0x0e
     782:	28 1b       	sub	r18, r24
     784:	39 0b       	sbc	r19, r25
     786:	4a 0b       	sbc	r20, r26
     788:	5b 0b       	sbc	r21, r27
     78a:	da 01       	movw	r26, r20
     78c:	c9 01       	movw	r24, r18

0000078e <.Loc.55>:
     78e:	84 3f       	cpi	r24, 0xF4	; 244
     790:	91 40       	sbci	r25, 0x01	; 1
     792:	a1 05       	cpc	r26, r1
     794:	b1 05       	cpc	r27, r1
     796:	08 f4       	brcc	.+2      	; 0x79a <.Loc.56>

00000798 <L0^A>:
     798:	6b cf       	rjmp	.-298    	; 0x670 <.L2>

0000079a <.Loc.56>:
                            blok_check_substate = 0;
     79a:	10 92 29 02 	sts	0x0229, r1	; 0x800229 <blok_check_substate>

0000079e <.Loc.58>:
                            huidige_state = STATE_RIJDEN;
     79e:	f0 92 01 02 	sts	0x0201, r15	; 0x800201 <huidige_state+0x1>
     7a2:	e0 92 00 02 	sts	0x0200, r14	; 0x800200 <huidige_state>
     7a6:	64 cf       	rjmp	.-312    	; 0x670 <.L2>

000007a8 <.L19>:
                        agv_stop();
     7a8:	0e 94 20 07 	call	0xe40	; 0xe40 <agv_stop>

000007ac <.LVL20>:
                        vorige_tijd = millis();
     7ac:	0e 94 37 06 	call	0xc6e	; 0xc6e <millis>

000007b0 <.LVL21>:
     7b0:	60 93 2a 02 	sts	0x022A, r22	; 0x80022a <vorige_tijd>
     7b4:	70 93 2b 02 	sts	0x022B, r23	; 0x80022b <vorige_tijd+0x1>
     7b8:	80 93 2c 02 	sts	0x022C, r24	; 0x80022c <vorige_tijd+0x2>
     7bc:	90 93 2d 02 	sts	0x022D, r25	; 0x80022d <vorige_tijd+0x3>

000007c0 <.Loc.63>:
                        blok_check_substate = 1;
     7c0:	d0 92 29 02 	sts	0x0229, r13	; 0x800229 <blok_check_substate>

000007c4 <.Loc.65>:
                        break;
     7c4:	55 cf       	rjmp	.-342    	; 0x670 <.L2>

000007c6 <.L20>:
                            if (rfid_check_tag_present(rfid_right) || rfid_check_tag_present(rfid_left)) {
     7c6:	49 81       	ldd	r20, Y+1	; 0x01
     7c8:	5a 81       	ldd	r21, Y+2	; 0x02
     7ca:	6b 81       	ldd	r22, Y+3	; 0x03
     7cc:	7c 81       	ldd	r23, Y+4	; 0x04
     7ce:	8d 81       	ldd	r24, Y+5	; 0x05
     7d0:	0e 94 67 05 	call	0xace	; 0xace <rfid_check_tag_present>

000007d4 <.LVL22>:
     7d4:	81 11       	cpse	r24, r1
     7d6:	9e cf       	rjmp	.-196    	; 0x714 <.L15>

000007d8 <.Loc.68>:
                                blokjes_getelt += 1;
     7d8:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <blokjes_getelt>
     7dc:	90 91 31 02 	lds	r25, 0x0231	; 0x800231 <blokjes_getelt+0x1>
     7e0:	01 96       	adiw	r24, 0x01	; 1
     7e2:	90 93 31 02 	sts	0x0231, r25	; 0x800231 <blokjes_getelt+0x1>
     7e6:	80 93 30 02 	sts	0x0230, r24	; 0x800230 <blokjes_getelt>
     7ea:	9d cf       	rjmp	.-198    	; 0x726 <.L17>

000007ec <.L10>:
                        if ((millis() - vorige_tijd) >= SERVO_WACHT_TIJD_MS) {
     7ec:	0e 94 37 06 	call	0xc6e	; 0xc6e <millis>

000007f0 <.LVL23>:
     7f0:	6b 87       	std	Y+11, r22	; 0x0b
     7f2:	7c 87       	std	Y+12, r23	; 0x0c
     7f4:	8d 87       	std	Y+13, r24	; 0x0d
     7f6:	9e 87       	std	Y+14, r25	; 0x0e

000007f8 <.Loc.72>:
     7f8:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <vorige_tijd>
     7fc:	90 91 2b 02 	lds	r25, 0x022B	; 0x80022b <vorige_tijd+0x1>
     800:	a0 91 2c 02 	lds	r26, 0x022C	; 0x80022c <vorige_tijd+0x2>
     804:	b0 91 2d 02 	lds	r27, 0x022D	; 0x80022d <vorige_tijd+0x3>
     808:	2b 85       	ldd	r18, Y+11	; 0x0b
     80a:	3c 85       	ldd	r19, Y+12	; 0x0c
     80c:	4d 85       	ldd	r20, Y+13	; 0x0d
     80e:	5e 85       	ldd	r21, Y+14	; 0x0e
     810:	28 1b       	sub	r18, r24
     812:	39 0b       	sbc	r19, r25
     814:	4a 0b       	sbc	r20, r26
     816:	5b 0b       	sbc	r21, r27
     818:	da 01       	movw	r26, r20
     81a:	c9 01       	movw	r24, r18

0000081c <.Loc.73>:
     81c:	84 3f       	cpi	r24, 0xF4	; 244
     81e:	91 40       	sbci	r25, 0x01	; 1
     820:	a1 05       	cpc	r26, r1
     822:	b1 05       	cpc	r27, r1
     824:	08 f4       	brcc	.+2      	; 0x828 <.Loc.74>

00000826 <L0^A>:
     826:	24 cf       	rjmp	.-440    	; 0x670 <.L2>

00000828 <.Loc.74>:
                            vorige_tijd = millis();                // Start wachttijd vr IR aan
     828:	0e 94 37 06 	call	0xc6e	; 0xc6e <millis>

0000082c <.LVL24>:
     82c:	60 93 2a 02 	sts	0x022A, r22	; 0x80022a <vorige_tijd>
     830:	70 93 2b 02 	sts	0x022B, r23	; 0x80022b <vorige_tijd+0x1>
     834:	80 93 2c 02 	sts	0x022C, r24	; 0x80022c <vorige_tijd+0x2>
     838:	90 93 2d 02 	sts	0x022D, r25	; 0x80022d <vorige_tijd+0x3>

0000083c <.Loc.76>:
                            blok_check_substate = 3;
     83c:	b0 92 29 02 	sts	0x0229, r11	; 0x800229 <blok_check_substate>
     840:	17 cf       	rjmp	.-466    	; 0x670 <.L2>

00000842 <.L4>:
                agv_turn_right();
     842:	0e 94 2a 07 	call	0xe54	; 0xe54 <agv_turn_right>

00000846 <.LVL25>:
                if(AGV_flag){
     846:	80 91 3d 02 	lds	r24, 0x023D	; 0x80023d <AGV_flag>
     84a:	90 91 3e 02 	lds	r25, 0x023E	; 0x80023e <AGV_flag+0x1>
     84e:	89 2b       	or	r24, r25
     850:	09 f4       	brne	.+2      	; 0x854 <.Loc.81>

00000852 <L0^A>:
     852:	0e cf       	rjmp	.-484    	; 0x670 <.L2>

00000854 <.Loc.81>:
                    huidige_state = STATE_RIJDEN;
     854:	f0 92 01 02 	sts	0x0201, r15	; 0x800201 <huidige_state+0x1>
     858:	e0 92 00 02 	sts	0x0200, r14	; 0x800200 <huidige_state>

0000085c <.Loc.83>:
                    AGV_flag = 0;
     85c:	10 92 3e 02 	sts	0x023E, r1	; 0x80023e <AGV_flag+0x1>
     860:	10 92 3d 02 	sts	0x023D, r1	; 0x80023d <AGV_flag>
     864:	05 cf       	rjmp	.-502    	; 0x670 <.L2>

00000866 <spi_init>:
#define MFRC522_TXASK_REG 0x15

#define PICC_CMD_REQA 0x26

void spi_init() {
    DDRB |= (1 << PB2) | (1 << PB1) | (1 << PB0); // MOSI (D51), SCK (D52), SS (D53)
     866:	84 b1       	in	r24, 0x04	; 4

00000868 <.Loc.2>:
     868:	87 60       	ori	r24, 0x07	; 7
     86a:	84 b9       	out	0x04, r24	; 4

0000086c <.Loc.3>:
    DDRB &= ~(1 << PB3); // MISO (D50) als input
     86c:	23 98       	cbi	0x04, 3	; 4

0000086e <.Loc.5>:
    SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0); // SPI Enable, Master mode, clk/16
     86e:	81 e5       	ldi	r24, 0x51	; 81
     870:	8c bd       	out	0x2c, r24	; 44

00000872 <.Loc.7>:
}
     872:	08 95       	ret

00000874 <spi_transfer>:

uint8_t spi_transfer(uint8_t data) {
    SPDR = data;
     874:	8e bd       	out	0x2e, r24	; 46

00000876 <.L3>:
    while (!(SPSR & (1 << SPIF)));
     876:	0d b4       	in	r0, 0x2d	; 45
     878:	07 fe       	sbrs	r0, 7
     87a:	fd cf       	rjmp	.-6      	; 0x876 <.L3>

0000087c <.Loc.13>:
    return SPDR;
     87c:	8e b5       	in	r24, 0x2e	; 46

0000087e <.Loc.15>:
}
     87e:	08 95       	ret

00000880 <read_register>:
    spi_transfer((reg << 1) & 0x7E);
    spi_transfer(val);
    *(dev.port) |= (1 << dev.pin);      // Slave deselect
}

static uint8_t read_register(spi_device dev, uint8_t reg) {
     880:	ef 92       	push	r14
     882:	ff 92       	push	r15
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
     88c:	00 d0       	rcall	.+0      	; 0x88e <L0^A>

0000088e <L0^A>:
     88e:	0f 92       	push	r0
     890:	0f 92       	push	r0
     892:	cd b7       	in	r28, 0x3d	; 61
     894:	de b7       	in	r29, 0x3e	; 62
     896:	49 83       	std	Y+1, r20	; 0x01
     898:	5a 83       	std	Y+2, r21	; 0x02
     89a:	6b 83       	std	Y+3, r22	; 0x03
     89c:	7c 83       	std	Y+4, r23	; 0x04
     89e:	8d 83       	std	Y+5, r24	; 0x05
     8a0:	82 2f       	mov	r24, r18
     8a2:	09 81       	ldd	r16, Y+1	; 0x01
     8a4:	1a 81       	ldd	r17, Y+2	; 0x02

000008a6 <.Loc.18>:
    uint8_t val;
    *(dev.port) &= ~(1 << dev.pin);     // Slave select
     8a6:	f8 01       	movw	r30, r16
     8a8:	40 81       	ld	r20, Z

000008aa <.Loc.20>:
     8aa:	21 e0       	ldi	r18, 0x01	; 1
     8ac:	30 e0       	ldi	r19, 0x00	; 0

000008ae <.Loc.21>:
     8ae:	79 01       	movw	r14, r18
     8b0:	02 c0       	rjmp	.+4      	; 0x8b6 <.L2^B1>

000008b2 <.L1^B1>:
     8b2:	ee 0c       	add	r14, r14
     8b4:	ff 1c       	adc	r15, r15

000008b6 <.L2^B1>:
     8b6:	6a 95       	dec	r22
     8b8:	e2 f7       	brpl	.-8      	; 0x8b2 <.L1^B1>

000008ba <.Loc.22>:
     8ba:	9e 2d       	mov	r25, r14
     8bc:	90 95       	com	r25
     8be:	94 23       	and	r25, r20
     8c0:	90 83       	st	Z, r25

000008c2 <.Loc.23>:
    spi_transfer(((reg << 1) & 0x7E) | 0x80);
     8c2:	88 0f       	add	r24, r24

000008c4 <.Loc.25>:
     8c4:	8e 77       	andi	r24, 0x7E	; 126

000008c6 <.Loc.26>:
     8c6:	80 68       	ori	r24, 0x80	; 128
     8c8:	0e 94 3a 04 	call	0x874	; 0x874 <spi_transfer>

000008cc <.LVL6>:
    val = spi_transfer(0);
     8cc:	80 e0       	ldi	r24, 0x00	; 0
     8ce:	0e 94 3a 04 	call	0x874	; 0x874 <spi_transfer>

000008d2 <.LVL7>:
    *(dev.port) |= (1 << dev.pin);      // Slave deselect
     8d2:	f8 01       	movw	r30, r16
     8d4:	90 81       	ld	r25, Z

000008d6 <.Loc.30>:
     8d6:	9e 29       	or	r25, r14
     8d8:	90 83       	st	Z, r25

000008da <.Loc.31>:
    return val;
}
     8da:	0f 90       	pop	r0
     8dc:	0f 90       	pop	r0
     8de:	0f 90       	pop	r0
     8e0:	0f 90       	pop	r0
     8e2:	0f 90       	pop	r0
     8e4:	df 91       	pop	r29
     8e6:	cf 91       	pop	r28
     8e8:	1f 91       	pop	r17
     8ea:	0f 91       	pop	r16

000008ec <.Loc.33>:
     8ec:	ff 90       	pop	r15
     8ee:	ef 90       	pop	r14
     8f0:	08 95       	ret

000008f2 <write_register>:
static void write_register(spi_device dev, uint8_t reg, uint8_t val) {
     8f2:	cf 92       	push	r12
     8f4:	df 92       	push	r13
     8f6:	ef 92       	push	r14
     8f8:	ff 92       	push	r15
     8fa:	0f 93       	push	r16
     8fc:	cf 93       	push	r28
     8fe:	df 93       	push	r29
     900:	00 d0       	rcall	.+0      	; 0x902 <L0^A>

00000902 <L0^A>:
     902:	0f 92       	push	r0
     904:	0f 92       	push	r0
     906:	cd b7       	in	r28, 0x3d	; 61
     908:	de b7       	in	r29, 0x3e	; 62
     90a:	49 83       	std	Y+1, r20	; 0x01
     90c:	5a 83       	std	Y+2, r21	; 0x02
     90e:	6b 83       	std	Y+3, r22	; 0x03
     910:	7c 83       	std	Y+4, r23	; 0x04
     912:	8d 83       	std	Y+5, r24	; 0x05
     914:	e9 80       	ldd	r14, Y+1	; 0x01
     916:	fa 80       	ldd	r15, Y+2	; 0x02

00000918 <.Loc.36>:
    *(dev.port) &= ~(1 << dev.pin);     // Slave select
     918:	f7 01       	movw	r30, r14
     91a:	90 81       	ld	r25, Z

0000091c <.Loc.37>:
     91c:	41 e0       	ldi	r20, 0x01	; 1
     91e:	50 e0       	ldi	r21, 0x00	; 0
     920:	6a 01       	movw	r12, r20
     922:	02 c0       	rjmp	.+4      	; 0x928 <.L2^B2>

00000924 <.L1^B2>:
     924:	cc 0c       	add	r12, r12
     926:	dd 1c       	adc	r13, r13

00000928 <.L2^B2>:
     928:	6a 95       	dec	r22
     92a:	e2 f7       	brpl	.-8      	; 0x924 <.L1^B2>

0000092c <.Loc.38>:
     92c:	8c 2d       	mov	r24, r12
     92e:	80 95       	com	r24
     930:	89 23       	and	r24, r25
     932:	80 83       	st	Z, r24

00000934 <.Loc.39>:
    spi_transfer((reg << 1) & 0x7E);
     934:	82 2f       	mov	r24, r18
     936:	88 0f       	add	r24, r24

00000938 <.Loc.41>:
     938:	8e 77       	andi	r24, 0x7E	; 126
     93a:	0e 94 3a 04 	call	0x874	; 0x874 <spi_transfer>

0000093e <.LVL11>:
    spi_transfer(val);
     93e:	80 2f       	mov	r24, r16
     940:	0e 94 3a 04 	call	0x874	; 0x874 <spi_transfer>

00000944 <.LVL12>:
    *(dev.port) |= (1 << dev.pin);      // Slave deselect
     944:	f7 01       	movw	r30, r14
     946:	80 81       	ld	r24, Z

00000948 <.Loc.44>:
     948:	8c 29       	or	r24, r12
     94a:	80 83       	st	Z, r24

0000094c <.Loc.45>:
}
     94c:	0f 90       	pop	r0
     94e:	0f 90       	pop	r0
     950:	0f 90       	pop	r0
     952:	0f 90       	pop	r0
     954:	0f 90       	pop	r0
     956:	df 91       	pop	r29
     958:	cf 91       	pop	r28
     95a:	0f 91       	pop	r16

0000095c <.Loc.46>:
     95c:	ff 90       	pop	r15
     95e:	ef 90       	pop	r14

00000960 <.Loc.47>:
     960:	df 90       	pop	r13
     962:	cf 90       	pop	r12
     964:	08 95       	ret

00000966 <rfid_init>:

void rfid_init(spi_device dev) {
     966:	af 92       	push	r10
     968:	bf 92       	push	r11
     96a:	df 92       	push	r13
     96c:	ef 92       	push	r14
     96e:	ff 92       	push	r15
     970:	0f 93       	push	r16
     972:	1f 93       	push	r17
     974:	cf 93       	push	r28
     976:	df 93       	push	r29
     978:	00 d0       	rcall	.+0      	; 0x97a <L0^A>

0000097a <L0^A>:
     97a:	0f 92       	push	r0
     97c:	0f 92       	push	r0
     97e:	cd b7       	in	r28, 0x3d	; 61
     980:	de b7       	in	r29, 0x3e	; 62
     982:	49 83       	std	Y+1, r20	; 0x01
     984:	5a 83       	std	Y+2, r21	; 0x02
     986:	d6 2e       	mov	r13, r22
     988:	6b 83       	std	Y+3, r22	; 0x03
     98a:	7c 83       	std	Y+4, r23	; 0x04
     98c:	8d 83       	std	Y+5, r24	; 0x05
     98e:	09 81       	ldd	r16, Y+1	; 0x01
     990:	1a 81       	ldd	r17, Y+2	; 0x02

00000992 <.Loc.49>:
     992:	ec 80       	ldd	r14, Y+4	; 0x04
     994:	fd 80       	ldd	r15, Y+5	; 0x05

00000996 <.Loc.50>:
    *(dev.ddr) |= (1 << dev.pin);   // SS output
     996:	f7 01       	movw	r30, r14
     998:	20 81       	ld	r18, Z

0000099a <.Loc.51>:
     99a:	81 e0       	ldi	r24, 0x01	; 1
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	02 c0       	rjmp	.+4      	; 0x9a4 <.L2^B3>

000009a0 <.L1^B3>:
     9a0:	88 0f       	add	r24, r24
     9a2:	99 1f       	adc	r25, r25

000009a4 <.L2^B3>:
     9a4:	6a 95       	dec	r22
     9a6:	e2 f7       	brpl	.-8      	; 0x9a0 <.L1^B3>

000009a8 <.Loc.52>:
     9a8:	92 2f       	mov	r25, r18
     9aa:	98 2b       	or	r25, r24
     9ac:	90 83       	st	Z, r25

000009ae <.Loc.53>:
    RST_DDR |= (1 << RST_PIN);         // Reset output
     9ae:	ea e0       	ldi	r30, 0x0A	; 10
     9b0:	f1 e0       	ldi	r31, 0x01	; 1
     9b2:	90 81       	ld	r25, Z

000009b4 <.Loc.54>:
     9b4:	92 60       	ori	r25, 0x02	; 2
     9b6:	90 83       	st	Z, r25

000009b8 <.Loc.55>:
    *(dev.port) |= (1 << dev.pin);  // Deselect slave
     9b8:	f8 01       	movw	r30, r16
     9ba:	90 81       	ld	r25, Z

000009bc <.Loc.56>:
     9bc:	89 2b       	or	r24, r25
     9be:	80 83       	st	Z, r24

000009c0 <.Loc.57>:
    RST_PORT |= (1 << RST_PIN);        // Startup
     9c0:	0f 2e       	mov	r0, r31
     9c2:	fb e0       	ldi	r31, 0x0B	; 11
     9c4:	af 2e       	mov	r10, r31
     9c6:	bb 24       	eor	r11, r11
     9c8:	b3 94       	inc	r11
     9ca:	f0 2d       	mov	r31, r0
     9cc:	f5 01       	movw	r30, r10
     9ce:	80 81       	ld	r24, Z

000009d0 <.Loc.58>:
     9d0:	82 60       	ori	r24, 0x02	; 2
     9d2:	80 83       	st	Z, r24

000009d4 <.Loc.59>:

    spi_init();
     9d4:	0e 94 33 04 	call	0x866	; 0x866 <spi_init>

000009d8 <.LVL17>:

    RST_PORT &= ~(1<<RST_PIN);         // Hard reset
     9d8:	f5 01       	movw	r30, r10
     9da:	80 81       	ld	r24, Z
     9dc:	8d 7f       	andi	r24, 0xFD	; 253
     9de:	80 83       	st	Z, r24

000009e0 <.Loc.62>:
    RST_PORT |= (1 << RST_PIN);        // Startup
     9e0:	80 81       	ld	r24, Z

000009e2 <.Loc.63>:
     9e2:	82 60       	ori	r24, 0x02	; 2
     9e4:	80 83       	st	Z, r24

000009e6 <.L8>:

    while(read_register(dev, 0x37) != 0x92); // Check version to see if reset is complete
     9e6:	40 2f       	mov	r20, r16
     9e8:	51 2f       	mov	r21, r17
     9ea:	1a 83       	std	Y+2, r17	; 0x02
     9ec:	09 83       	std	Y+1, r16	; 0x01
     9ee:	db 82       	std	Y+3, r13	; 0x03
     9f0:	7e 2d       	mov	r23, r14
     9f2:	fd 82       	std	Y+5, r15	; 0x05
     9f4:	ec 82       	std	Y+4, r14	; 0x04
     9f6:	27 e3       	ldi	r18, 0x37	; 55
     9f8:	6d 2d       	mov	r22, r13
     9fa:	8f 2d       	mov	r24, r15
     9fc:	0e 94 40 04 	call	0x880	; 0x880 <read_register>

00000a00 <.LVL18>:
     a00:	82 39       	cpi	r24, 0x92	; 146
     a02:	89 f7       	brne	.-30     	; 0x9e6 <.L8>

00000a04 <.Loc.68>:
    write_register(dev, 0x26, 0x70); // Max gain
     a04:	00 e7       	ldi	r16, 0x70	; 112

00000a06 <.Loc.69>:
     a06:	26 e2       	ldi	r18, 0x26	; 38
     a08:	49 81       	ldd	r20, Y+1	; 0x01
     a0a:	5a 81       	ldd	r21, Y+2	; 0x02
     a0c:	6b 81       	ldd	r22, Y+3	; 0x03
     a0e:	7c 81       	ldd	r23, Y+4	; 0x04
     a10:	8d 81       	ldd	r24, Y+5	; 0x05
     a12:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000a16 <.LVL20>:
    write_register(dev, MFRC522_TMODE_REG, 0x80);
     a16:	00 e8       	ldi	r16, 0x80	; 128
     a18:	2a e2       	ldi	r18, 0x2A	; 42
     a1a:	49 81       	ldd	r20, Y+1	; 0x01
     a1c:	5a 81       	ldd	r21, Y+2	; 0x02
     a1e:	6b 81       	ldd	r22, Y+3	; 0x03
     a20:	7c 81       	ldd	r23, Y+4	; 0x04
     a22:	8d 81       	ldd	r24, Y+5	; 0x05
     a24:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000a28 <.LVL21>:
    write_register(dev, MFRC522_TPRESCALER_REG, 0xA9);
     a28:	09 ea       	ldi	r16, 0xA9	; 169
     a2a:	2b e2       	ldi	r18, 0x2B	; 43
     a2c:	49 81       	ldd	r20, Y+1	; 0x01
     a2e:	5a 81       	ldd	r21, Y+2	; 0x02
     a30:	6b 81       	ldd	r22, Y+3	; 0x03
     a32:	7c 81       	ldd	r23, Y+4	; 0x04
     a34:	8d 81       	ldd	r24, Y+5	; 0x05
     a36:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000a3a <.LVL22>:
    write_register(dev, MFRC522_TRELOAD_REG_L, 0xE8);
     a3a:	08 ee       	ldi	r16, 0xE8	; 232
     a3c:	2d e2       	ldi	r18, 0x2D	; 45
     a3e:	49 81       	ldd	r20, Y+1	; 0x01
     a40:	5a 81       	ldd	r21, Y+2	; 0x02
     a42:	6b 81       	ldd	r22, Y+3	; 0x03
     a44:	7c 81       	ldd	r23, Y+4	; 0x04
     a46:	8d 81       	ldd	r24, Y+5	; 0x05
     a48:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000a4c <.LVL23>:
    write_register(dev, MFRC522_TRELOAD_REG_H, 0x03);
     a4c:	03 e0       	ldi	r16, 0x03	; 3
     a4e:	2c e2       	ldi	r18, 0x2C	; 44
     a50:	49 81       	ldd	r20, Y+1	; 0x01
     a52:	5a 81       	ldd	r21, Y+2	; 0x02
     a54:	6b 81       	ldd	r22, Y+3	; 0x03
     a56:	7c 81       	ldd	r23, Y+4	; 0x04
     a58:	8d 81       	ldd	r24, Y+5	; 0x05
     a5a:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000a5e <.LVL24>:
    write_register(dev, MFRC522_TXASK_REG, 0x40);
     a5e:	00 e4       	ldi	r16, 0x40	; 64
     a60:	25 e1       	ldi	r18, 0x15	; 21
     a62:	49 81       	ldd	r20, Y+1	; 0x01
     a64:	5a 81       	ldd	r21, Y+2	; 0x02
     a66:	6b 81       	ldd	r22, Y+3	; 0x03
     a68:	7c 81       	ldd	r23, Y+4	; 0x04
     a6a:	8d 81       	ldd	r24, Y+5	; 0x05
     a6c:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000a70 <.LVL25>:
    write_register(dev, MFRC522_MODE_REG, 0x3D);
     a70:	0d e3       	ldi	r16, 0x3D	; 61
     a72:	21 e1       	ldi	r18, 0x11	; 17
     a74:	49 81       	ldd	r20, Y+1	; 0x01
     a76:	5a 81       	ldd	r21, Y+2	; 0x02
     a78:	6b 81       	ldd	r22, Y+3	; 0x03
     a7a:	7c 81       	ldd	r23, Y+4	; 0x04
     a7c:	8d 81       	ldd	r24, Y+5	; 0x05
     a7e:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000a82 <.LVL26>:

    uint8_t val = read_register(dev, MFRC522_TX_CONTROL_REG);
     a82:	24 e1       	ldi	r18, 0x14	; 20
     a84:	49 81       	ldd	r20, Y+1	; 0x01
     a86:	5a 81       	ldd	r21, Y+2	; 0x02
     a88:	6b 81       	ldd	r22, Y+3	; 0x03
     a8a:	7c 81       	ldd	r23, Y+4	; 0x04
     a8c:	8d 81       	ldd	r24, Y+5	; 0x05
     a8e:	0e 94 40 04 	call	0x880	; 0x880 <read_register>

00000a92 <.LVL27>:
    if (!(val & 0x03)) {
     a92:	98 2f       	mov	r25, r24
     a94:	93 70       	andi	r25, 0x03	; 3
     a96:	99 23       	and	r25, r25
     a98:	79 f0       	breq	.+30     	; 0xab8 <.L11>

00000a9a <.L7>:
        write_register(dev, MFRC522_TX_CONTROL_REG, val | 0x03);
    }


}
     a9a:	0f 90       	pop	r0
     a9c:	0f 90       	pop	r0
     a9e:	0f 90       	pop	r0
     aa0:	0f 90       	pop	r0
     aa2:	0f 90       	pop	r0
     aa4:	df 91       	pop	r29
     aa6:	cf 91       	pop	r28
     aa8:	1f 91       	pop	r17
     aaa:	0f 91       	pop	r16
     aac:	ff 90       	pop	r15
     aae:	ef 90       	pop	r14

00000ab0 <.Loc.81>:
     ab0:	df 90       	pop	r13

00000ab2 <.Loc.82>:
     ab2:	bf 90       	pop	r11
     ab4:	af 90       	pop	r10
     ab6:	08 95       	ret

00000ab8 <.L11>:
        write_register(dev, MFRC522_TX_CONTROL_REG, val | 0x03);
     ab8:	08 2f       	mov	r16, r24
     aba:	03 60       	ori	r16, 0x03	; 3
     abc:	24 e1       	ldi	r18, 0x14	; 20
     abe:	49 81       	ldd	r20, Y+1	; 0x01
     ac0:	5a 81       	ldd	r21, Y+2	; 0x02
     ac2:	6b 81       	ldd	r22, Y+3	; 0x03
     ac4:	7c 81       	ldd	r23, Y+4	; 0x04
     ac6:	8d 81       	ldd	r24, Y+5	; 0x05

00000ac8 <.Loc.84>:
     ac8:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000acc <.LVL33>:
}
     acc:	e6 cf       	rjmp	.-52     	; 0xa9a <.L7>

00000ace <rfid_check_tag_present>:

bool rfid_check_tag_present(spi_device dev) {
     ace:	0f 93       	push	r16
     ad0:	1f 93       	push	r17
     ad2:	cf 93       	push	r28
     ad4:	df 93       	push	r29
     ad6:	00 d0       	rcall	.+0      	; 0xad8 <L0^A>

00000ad8 <L0^A>:
     ad8:	0f 92       	push	r0
     ada:	0f 92       	push	r0
     adc:	cd b7       	in	r28, 0x3d	; 61
     ade:	de b7       	in	r29, 0x3e	; 62
     ae0:	49 83       	std	Y+1, r20	; 0x01
     ae2:	5a 83       	std	Y+2, r21	; 0x02
     ae4:	6b 83       	std	Y+3, r22	; 0x03
     ae6:	7c 83       	std	Y+4, r23	; 0x04
     ae8:	8d 83       	std	Y+5, r24	; 0x05

00000aea <.Loc.87>:
    write_register(dev, MFRC522_BIT_FRAMING_REG, 0x07); // Set bitframing to 7 bits
     aea:	07 e0       	ldi	r16, 0x07	; 7
     aec:	2d e0       	ldi	r18, 0x0D	; 13
     aee:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000af2 <.LVL34>:
    write_register(dev, MFRC522_COMMAND_REG, 0x00); // Set to idle
     af2:	00 e0       	ldi	r16, 0x00	; 0
     af4:	21 e0       	ldi	r18, 0x01	; 1
     af6:	49 81       	ldd	r20, Y+1	; 0x01
     af8:	5a 81       	ldd	r21, Y+2	; 0x02
     afa:	6b 81       	ldd	r22, Y+3	; 0x03
     afc:	7c 81       	ldd	r23, Y+4	; 0x04
     afe:	8d 81       	ldd	r24, Y+5	; 0x05
     b00:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000b04 <.LVL35>:
    write_register(dev, MFRC522_FIFO_DATA_REG, PICC_CMD_REQA); // Reqa command
     b04:	06 e2       	ldi	r16, 0x26	; 38
     b06:	29 e0       	ldi	r18, 0x09	; 9
     b08:	49 81       	ldd	r20, Y+1	; 0x01
     b0a:	5a 81       	ldd	r21, Y+2	; 0x02
     b0c:	6b 81       	ldd	r22, Y+3	; 0x03
     b0e:	7c 81       	ldd	r23, Y+4	; 0x04
     b10:	8d 81       	ldd	r24, Y+5	; 0x05
     b12:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000b16 <.LVL36>:
    write_register(dev, MFRC522_COMMAND_REG, MFRC522_COMMAND_TRANSCEIVE); // Transceive
     b16:	0c e0       	ldi	r16, 0x0C	; 12
     b18:	21 e0       	ldi	r18, 0x01	; 1
     b1a:	49 81       	ldd	r20, Y+1	; 0x01
     b1c:	5a 81       	ldd	r21, Y+2	; 0x02
     b1e:	6b 81       	ldd	r22, Y+3	; 0x03
     b20:	7c 81       	ldd	r23, Y+4	; 0x04
     b22:	8d 81       	ldd	r24, Y+5	; 0x05
     b24:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000b28 <.LVL37>:
    write_register(dev, MFRC522_BIT_FRAMING_REG, 0x87);
     b28:	07 e8       	ldi	r16, 0x87	; 135
     b2a:	2d e0       	ldi	r18, 0x0D	; 13
     b2c:	49 81       	ldd	r20, Y+1	; 0x01
     b2e:	5a 81       	ldd	r21, Y+2	; 0x02
     b30:	6b 81       	ldd	r22, Y+3	; 0x03
     b32:	7c 81       	ldd	r23, Y+4	; 0x04
     b34:	8d 81       	ldd	r24, Y+5	; 0x05
     b36:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000b3a <.LVL38>:
     b3a:	18 ec       	ldi	r17, 0xC8	; 200

00000b3c <.L14>:

    uint8_t i = 0;
    for (i = 0; i < 200; i++) {
        uint8_t irq = read_register(dev, MFRC522_COM_IRQ_REG);
     b3c:	24 e0       	ldi	r18, 0x04	; 4
     b3e:	49 81       	ldd	r20, Y+1	; 0x01
     b40:	5a 81       	ldd	r21, Y+2	; 0x02
     b42:	6b 81       	ldd	r22, Y+3	; 0x03
     b44:	7c 81       	ldd	r23, Y+4	; 0x04
     b46:	8d 81       	ldd	r24, Y+5	; 0x05
     b48:	0e 94 40 04 	call	0x880	; 0x880 <read_register>

00000b4c <.LVL40>:
        if (irq & 0x30) break;
     b4c:	80 73       	andi	r24, 0x30	; 48

00000b4e <.Loc.100>:
     b4e:	81 11       	cpse	r24, r1
     b50:	03 c0       	rjmp	.+6      	; 0xb58 <.L13>

00000b52 <.LBE5>:
    for (i = 0; i < 200; i++) {
     b52:	11 50       	subi	r17, 0x01	; 1

00000b54 <.Loc.103>:
     b54:	11 11       	cpse	r17, r1
     b56:	f2 cf       	rjmp	.-28     	; 0xb3c <.L14>

00000b58 <.L13>:
    }

    uint8_t error = read_register(dev, 0x06); // ErrorReg
     b58:	26 e0       	ldi	r18, 0x06	; 6
     b5a:	49 81       	ldd	r20, Y+1	; 0x01
     b5c:	5a 81       	ldd	r21, Y+2	; 0x02
     b5e:	6b 81       	ldd	r22, Y+3	; 0x03
     b60:	7c 81       	ldd	r23, Y+4	; 0x04
     b62:	8d 81       	ldd	r24, Y+5	; 0x05
     b64:	0e 94 40 04 	call	0x880	; 0x880 <read_register>

00000b68 <.LVL45>:
    if (error & 0x1B) return false;
     b68:	8b 71       	andi	r24, 0x1B	; 27

00000b6a <.Loc.108>:
     b6a:	88 23       	and	r24, r24
     b6c:	59 f0       	breq	.+22     	; 0xb84 <.L19>

00000b6e <.Loc.109>:
     b6e:	80 e0       	ldi	r24, 0x00	; 0

00000b70 <.L12>:

    uint8_t len = read_register(dev, MFRC522_FIFO_LEVEL_REG);
    write_register(dev, MFRC522_FIFO_LEVEL_REG, 0x80); // Flush FIFO
    return (len != 0);
}
     b70:	0f 90       	pop	r0
     b72:	0f 90       	pop	r0
     b74:	0f 90       	pop	r0
     b76:	0f 90       	pop	r0
     b78:	0f 90       	pop	r0
     b7a:	df 91       	pop	r29
     b7c:	cf 91       	pop	r28
     b7e:	1f 91       	pop	r17
     b80:	0f 91       	pop	r16
     b82:	08 95       	ret

00000b84 <.L19>:
    uint8_t len = read_register(dev, MFRC522_FIFO_LEVEL_REG);
     b84:	2a e0       	ldi	r18, 0x0A	; 10
     b86:	49 81       	ldd	r20, Y+1	; 0x01
     b88:	5a 81       	ldd	r21, Y+2	; 0x02
     b8a:	6b 81       	ldd	r22, Y+3	; 0x03
     b8c:	7c 81       	ldd	r23, Y+4	; 0x04
     b8e:	8d 81       	ldd	r24, Y+5	; 0x05
     b90:	0e 94 40 04 	call	0x880	; 0x880 <read_register>

00000b94 <.LVL47>:
     b94:	18 2f       	mov	r17, r24

00000b96 <.Loc.113>:
    write_register(dev, MFRC522_FIFO_LEVEL_REG, 0x80); // Flush FIFO
     b96:	00 e8       	ldi	r16, 0x80	; 128
     b98:	2a e0       	ldi	r18, 0x0A	; 10
     b9a:	49 81       	ldd	r20, Y+1	; 0x01
     b9c:	5a 81       	ldd	r21, Y+2	; 0x02
     b9e:	6b 81       	ldd	r22, Y+3	; 0x03
     ba0:	7c 81       	ldd	r23, Y+4	; 0x04
     ba2:	8d 81       	ldd	r24, Y+5	; 0x05
     ba4:	0e 94 79 04 	call	0x8f2	; 0x8f2 <write_register>

00000ba8 <.LVL49>:
    return (len != 0);
     ba8:	81 e0       	ldi	r24, 0x01	; 1
     baa:	11 11       	cpse	r17, r1
     bac:	e1 cf       	rjmp	.-62     	; 0xb70 <.L12>
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	df cf       	rjmp	.-66     	; 0xb70 <.L12>

00000bb2 <rfid_tag_detected>:

bool rfid_tag_detected(spi_device dev){
     bb2:	cf 93       	push	r28
     bb4:	df 93       	push	r29
     bb6:	00 d0       	rcall	.+0      	; 0xbb8 <L0^A>

00000bb8 <L0^A>:
     bb8:	0f 92       	push	r0
     bba:	0f 92       	push	r0
     bbc:	cd b7       	in	r28, 0x3d	; 61
     bbe:	de b7       	in	r29, 0x3e	; 62
     bc0:	49 83       	std	Y+1, r20	; 0x01
     bc2:	5a 83       	std	Y+2, r21	; 0x02
     bc4:	6b 83       	std	Y+3, r22	; 0x03
     bc6:	7c 83       	std	Y+4, r23	; 0x04
     bc8:	8d 83       	std	Y+5, r24	; 0x05

00000bca <.Loc.117>:
    for(int i = 0; i < 2; i++){
        if(rfid_check_tag_present(dev)){
     bca:	0e 94 67 05 	call	0xace	; 0xace <rfid_check_tag_present>

00000bce <.LVL51>:
     bce:	81 11       	cpse	r24, r1
     bd0:	1d c0       	rjmp	.+58     	; 0xc0c <.L21>

00000bd2 <.LBI7>:
     bd2:	8f e9       	ldi	r24, 0x9F	; 159
     bd4:	9f e0       	ldi	r25, 0x0F	; 15

00000bd6 <.L1^B4>:
     bd6:	01 97       	sbiw	r24, 0x01	; 1
     bd8:	f1 f7       	brne	.-4      	; 0xbd6 <.L1^B4>
     bda:	00 c0       	rjmp	.+0      	; 0xbdc <L0^A>

00000bdc <L0^A>:
	...

00000bde <.Loc.131>:
     bde:	49 81       	ldd	r20, Y+1	; 0x01
     be0:	5a 81       	ldd	r21, Y+2	; 0x02
     be2:	6b 81       	ldd	r22, Y+3	; 0x03
     be4:	7c 81       	ldd	r23, Y+4	; 0x04
     be6:	8d 81       	ldd	r24, Y+5	; 0x05
     be8:	0e 94 67 05 	call	0xace	; 0xace <rfid_check_tag_present>

00000bec <.LVL54>:
     bec:	81 11       	cpse	r24, r1
     bee:	0e c0       	rjmp	.+28     	; 0xc0c <.L21>

00000bf0 <.Loc.137>:
     bf0:	ef e9       	ldi	r30, 0x9F	; 159
     bf2:	ff e0       	ldi	r31, 0x0F	; 15

00000bf4 <.L1^B5>:
     bf4:	31 97       	sbiw	r30, 0x01	; 1
     bf6:	f1 f7       	brne	.-4      	; 0xbf4 <.L1^B5>
     bf8:	00 c0       	rjmp	.+0      	; 0xbfa <L0^A>

00000bfa <L0^A>:
	...

00000bfc <.L20>:
        }
        // Very short delay needed, can be replaced with short timer
        _delay_ms(1);
    }
    return 0;
}
     bfc:	0f 90       	pop	r0
     bfe:	0f 90       	pop	r0
     c00:	0f 90       	pop	r0
     c02:	0f 90       	pop	r0
     c04:	0f 90       	pop	r0
     c06:	df 91       	pop	r29
     c08:	cf 91       	pop	r28
     c0a:	08 95       	ret

00000c0c <.L21>:
            return 1;
     c0c:	81 e0       	ldi	r24, 0x01	; 1
     c0e:	f6 cf       	rjmp	.-20     	; 0xbfc <.L20>

00000c10 <timer0_init>:

volatile unsigned long millis_count = 0;

void timer0_init() {
    // Timer0: CTC mode, prescaler 64
    TCCR0A = (1 << WGM01);             // CTC mode
     c10:	82 e0       	ldi	r24, 0x02	; 2
     c12:	84 bd       	out	0x24, r24	; 36

00000c14 <.Loc.3>:
    TCCR0B = (1 << CS01) | (1 << CS00); // prescaler 64
     c14:	83 e0       	ldi	r24, 0x03	; 3
     c16:	85 bd       	out	0x25, r24	; 37

00000c18 <.Loc.5>:
    OCR0A = 249; // 1 ms bij 16 MHz: (16e6 / (64 * 1000)) - 1
     c18:	89 ef       	ldi	r24, 0xF9	; 249
     c1a:	87 bd       	out	0x27, r24	; 39

00000c1c <.Loc.7>:

    TIMSK0 |= (1 << OCIE0A); // Enable compare match interrupt
     c1c:	ee e6       	ldi	r30, 0x6E	; 110
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z

00000c22 <.Loc.8>:
     c22:	82 60       	ori	r24, 0x02	; 2
     c24:	80 83       	st	Z, r24

00000c26 <.Loc.9>:
}
     c26:	08 95       	ret

00000c28 <__vector_21>:

ISR(TIMER0_COMPA_vect) {
     c28:	1f 92       	push	r1
     c2a:	1f b6       	in	r1, 0x3f	; 63
     c2c:	1f 92       	push	r1
     c2e:	11 24       	eor	r1, r1
     c30:	8f 93       	push	r24
     c32:	9f 93       	push	r25
     c34:	af 93       	push	r26
     c36:	bf 93       	push	r27

00000c38 <.Loc.11>:
    millis_count++;
     c38:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <millis_count>
     c3c:	90 91 33 02 	lds	r25, 0x0233	; 0x800233 <millis_count+0x1>
     c40:	a0 91 34 02 	lds	r26, 0x0234	; 0x800234 <millis_count+0x2>
     c44:	b0 91 35 02 	lds	r27, 0x0235	; 0x800235 <millis_count+0x3>
     c48:	01 96       	adiw	r24, 0x01	; 1
     c4a:	a1 1d       	adc	r26, r1
     c4c:	b1 1d       	adc	r27, r1
     c4e:	80 93 32 02 	sts	0x0232, r24	; 0x800232 <millis_count>
     c52:	90 93 33 02 	sts	0x0233, r25	; 0x800233 <millis_count+0x1>
     c56:	a0 93 34 02 	sts	0x0234, r26	; 0x800234 <millis_count+0x2>
     c5a:	b0 93 35 02 	sts	0x0235, r27	; 0x800235 <millis_count+0x3>

00000c5e <.Loc.13>:
}
     c5e:	bf 91       	pop	r27
     c60:	af 91       	pop	r26
     c62:	9f 91       	pop	r25
     c64:	8f 91       	pop	r24
     c66:	1f 90       	pop	r1
     c68:	1f be       	out	0x3f, r1	; 63
     c6a:	1f 90       	pop	r1
     c6c:	18 95       	reti

00000c6e <millis>:

unsigned long millis() {
     c6e:	cf 93       	push	r28
     c70:	df 93       	push	r29
     c72:	00 d0       	rcall	.+0      	; 0xc74 <L0^A>

00000c74 <L0^A>:
     c74:	0f 92       	push	r0
     c76:	cd b7       	in	r28, 0x3d	; 61
     c78:	de b7       	in	r29, 0x3e	; 62

00000c7a <.Loc.15>:
    unsigned long ms;
    cli();
     c7a:	f8 94       	cli

00000c7c <.Loc.17>:
    ms = millis_count;
     c7c:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <millis_count>
     c80:	90 91 33 02 	lds	r25, 0x0233	; 0x800233 <millis_count+0x1>
     c84:	a0 91 34 02 	lds	r26, 0x0234	; 0x800234 <millis_count+0x2>
     c88:	b0 91 35 02 	lds	r27, 0x0235	; 0x800235 <millis_count+0x3>
     c8c:	89 83       	std	Y+1, r24	; 0x01
     c8e:	9a 83       	std	Y+2, r25	; 0x02
     c90:	ab 83       	std	Y+3, r26	; 0x03
     c92:	bc 83       	std	Y+4, r27	; 0x04

00000c94 <.Loc.19>:
    sei();
     c94:	78 94       	sei

00000c96 <.Loc.20>:
    return ms;
}
     c96:	69 81       	ldd	r22, Y+1	; 0x01
     c98:	7a 81       	ldd	r23, Y+2	; 0x02
     c9a:	8b 81       	ldd	r24, Y+3	; 0x03
     c9c:	9c 81       	ldd	r25, Y+4	; 0x04
     c9e:	0f 90       	pop	r0
     ca0:	0f 90       	pop	r0
     ca2:	0f 90       	pop	r0
     ca4:	0f 90       	pop	r0
     ca6:	df 91       	pop	r29
     ca8:	cf 91       	pop	r28
     caa:	08 95       	ret

00000cac <uart3_init>:


// ---------------- UART3 ----------------

void uart3_init(void) {
    UBRR3H = (uint8_t)(UBRR_VALUE >> 8);
     cac:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <__TEXT_REGION_LENGTH__+0x700135>

00000cb0 <.Loc.3>:
    UBRR3L = (uint8_t)UBRR_VALUE;
     cb0:	87 e6       	ldi	r24, 0x67	; 103
     cb2:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <__TEXT_REGION_LENGTH__+0x700134>

00000cb6 <.Loc.5>:
    UCSR3B = (1 << TXEN3) | (1 << RXEN3) | (1 << RXCIE3);  // RX interrupt aan
     cb6:	88 e9       	ldi	r24, 0x98	; 152
     cb8:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <__TEXT_REGION_LENGTH__+0x700131>

00000cbc <.Loc.7>:
    UCSR3C = (1 << UCSZ31) | (1 << UCSZ30);
     cbc:	86 e0       	ldi	r24, 0x06	; 6
     cbe:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <__TEXT_REGION_LENGTH__+0x700132>

00000cc2 <.Loc.9>:
    sei(); // Globale interrupts aan
     cc2:	78 94       	sei

00000cc4 <.Loc.10>:
}
     cc4:	08 95       	ret

00000cc6 <uart3_transmit>:

void uart3_transmit(char data) {
    while (!(UCSR3A & (1 << UDRE3)));
     cc6:	e0 e3       	ldi	r30, 0x30	; 48
     cc8:	f1 e0       	ldi	r31, 0x01	; 1

00000cca <.L3>:
     cca:	90 81       	ld	r25, Z

00000ccc <.Loc.16>:
     ccc:	95 ff       	sbrs	r25, 5
     cce:	fd cf       	rjmp	.-6      	; 0xcca <.L3>

00000cd0 <.Loc.17>:
    UDR3 = data;
     cd0:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <__TEXT_REGION_LENGTH__+0x700136>

00000cd4 <.Loc.19>:
}
     cd4:	08 95       	ret

00000cd6 <uart3_print>:

void uart3_print(const char *str) {
     cd6:	cf 93       	push	r28
     cd8:	df 93       	push	r29
     cda:	c8 2f       	mov	r28, r24
     cdc:	d9 2f       	mov	r29, r25

00000cde <.Loc.22>:
    while (*str) {
     cde:	88 81       	ld	r24, Y
     ce0:	88 23       	and	r24, r24
     ce2:	31 f0       	breq	.+12     	; 0xcf0 <.L5>
     ce4:	21 96       	adiw	r28, 0x01	; 1

00000ce6 <.L7>:
        uart3_transmit(*str++);
     ce6:	0e 94 63 06 	call	0xcc6	; 0xcc6 <uart3_transmit>

00000cea <.LVL4>:
    while (*str) {
     cea:	89 91       	ld	r24, Y+

00000cec <.Loc.27>:
     cec:	81 11       	cpse	r24, r1
     cee:	fb cf       	rjmp	.-10     	; 0xce6 <.L7>

00000cf0 <.L5>:
    }
}
     cf0:	df 91       	pop	r29
     cf2:	cf 91       	pop	r28
     cf4:	08 95       	ret

00000cf6 <uart3_transmit_hex>:

void uart3_transmit_hex(uint8_t value) {
     cf6:	0f 93       	push	r16
     cf8:	1f 93       	push	r17
     cfa:	cf 93       	push	r28
     cfc:	df 93       	push	r29
     cfe:	00 d0       	rcall	.+0      	; 0xd00 <L0^A>

00000d00 <L0^A>:
     d00:	cd b7       	in	r28, 0x3d	; 61
     d02:	de b7       	in	r29, 0x3e	; 62

00000d04 <.Loc.31>:
    char hex[3];
    snprintf(hex, sizeof(hex), "%02X", value);
     d04:	1f 92       	push	r1
     d06:	8f 93       	push	r24
     d08:	8c e1       	ldi	r24, 0x1C	; 28
     d0a:	92 e0       	ldi	r25, 0x02	; 2

00000d0c <.Loc.33>:
     d0c:	9f 93       	push	r25
     d0e:	8f 93       	push	r24
     d10:	1f 92       	push	r1
     d12:	83 e0       	ldi	r24, 0x03	; 3
     d14:	8f 93       	push	r24
     d16:	8e 01       	movw	r16, r28
     d18:	0f 5f       	subi	r16, 0xFF	; 255
     d1a:	1f 4f       	sbci	r17, 0xFF	; 255
     d1c:	1f 93       	push	r17
     d1e:	0f 93       	push	r16
     d20:	0e 94 72 07 	call	0xee4	; 0xee4 <snprintf>

00000d24 <.LVL9>:
    uart3_print(hex);
     d24:	c8 01       	movw	r24, r16
     d26:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <uart3_print>

00000d2a <.LVL10>:
}
     d2a:	0f b6       	in	r0, 0x3f	; 63
     d2c:	f8 94       	cli
     d2e:	de bf       	out	0x3e, r29	; 62
     d30:	0f be       	out	0x3f, r0	; 63
     d32:	cd bf       	out	0x3d, r28	; 61
     d34:	0f 90       	pop	r0
     d36:	0f 90       	pop	r0
     d38:	0f 90       	pop	r0
     d3a:	df 91       	pop	r29
     d3c:	cf 91       	pop	r28
     d3e:	1f 91       	pop	r17
     d40:	0f 91       	pop	r16
     d42:	08 95       	ret

00000d44 <uart3_available>:

uint8_t uart3_available(void) {
    return (UART_BUFFER_SIZE + uart3_head - uart3_tail) % UART_BUFFER_SIZE;
     d44:	20 91 40 02 	lds	r18, 0x0240	; 0x800240 <uart3_head>

00000d48 <.Loc.39>:
     d48:	80 91 3f 02 	lds	r24, 0x023F	; 0x80023f <uart3_tail>

00000d4c <.Loc.40>:
     d4c:	30 e0       	ldi	r19, 0x00	; 0
     d4e:	20 5c       	subi	r18, 0xC0	; 192
     d50:	3f 4f       	sbci	r19, 0xFF	; 255

00000d52 <.Loc.41>:
     d52:	28 1b       	sub	r18, r24
     d54:	31 09       	sbc	r19, r1

00000d56 <.Loc.42>:
     d56:	c9 01       	movw	r24, r18
     d58:	8f 73       	andi	r24, 0x3F	; 63
     d5a:	90 78       	andi	r25, 0x80	; 128
     d5c:	33 23       	and	r19, r19
     d5e:	0c f0       	brlt	.+2      	; 0xd62 <.L12>

00000d60 <.L11>:
}
     d60:	08 95       	ret

00000d62 <.L12>:
    return (UART_BUFFER_SIZE + uart3_head - uart3_tail) % UART_BUFFER_SIZE;
     d62:	01 97       	sbiw	r24, 0x01	; 1
     d64:	80 6c       	ori	r24, 0xC0	; 192
     d66:	9f 6f       	ori	r25, 0xFF	; 255
     d68:	01 96       	adiw	r24, 0x01	; 1
     d6a:	fa cf       	rjmp	.-12     	; 0xd60 <.L11>

00000d6c <uart3_read>:

char uart3_read(void) {
    if (uart3_head == uart3_tail) return 0; // leeg
     d6c:	90 91 40 02 	lds	r25, 0x0240	; 0x800240 <uart3_head>
     d70:	80 91 3f 02 	lds	r24, 0x023F	; 0x80023f <uart3_tail>

00000d74 <.Loc.48>:
     d74:	98 17       	cp	r25, r24
     d76:	81 f0       	breq	.+32     	; 0xd98 <.L16>

00000d78 <.Loc.49>:
    char data = uart3_buffer[uart3_tail];
     d78:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <uart3_tail>
     d7c:	f0 e0       	ldi	r31, 0x00	; 0

00000d7e <.Loc.51>:
     d7e:	ef 5b       	subi	r30, 0xBF	; 191
     d80:	fd 4f       	sbci	r31, 0xFD	; 253
     d82:	80 81       	ld	r24, Z

00000d84 <.Loc.52>:
    uart3_tail = (uart3_tail + 1) % UART_BUFFER_SIZE;
     d84:	20 91 3f 02 	lds	r18, 0x023F	; 0x80023f <uart3_tail>
     d88:	30 e0       	ldi	r19, 0x00	; 0
     d8a:	2f 5f       	subi	r18, 0xFF	; 255
     d8c:	3f 4f       	sbci	r19, 0xFF	; 255

00000d8e <.Loc.54>:
     d8e:	2f 73       	andi	r18, 0x3F	; 63
     d90:	30 78       	andi	r19, 0x80	; 128

00000d92 <.Loc.55>:
     d92:	20 93 3f 02 	sts	0x023F, r18	; 0x80023f <uart3_tail>

00000d96 <.Loc.56>:
    return data;
     d96:	08 95       	ret

00000d98 <.L16>:
    if (uart3_head == uart3_tail) return 0; // leeg
     d98:	80 e0       	ldi	r24, 0x00	; 0

00000d9a <.Loc.59>:
}
     d9a:	08 95       	ret

00000d9c <__vector_54>:

ISR(USART3_RX_vect) {
     d9c:	1f 92       	push	r1
     d9e:	1f b6       	in	r1, 0x3f	; 63
     da0:	1f 92       	push	r1
     da2:	11 24       	eor	r1, r1
     da4:	8f 93       	push	r24
     da6:	8b b7       	in	r24, 0x3b	; 59
     da8:	8f 93       	push	r24
     daa:	9f 93       	push	r25
     dac:	ef 93       	push	r30
     dae:	ff 93       	push	r31

00000db0 <.Loc.61>:
    agv_buffer[agv_index++] = UDR3;
     db0:	e0 91 38 02 	lds	r30, 0x0238	; 0x800238 <agv_index>
     db4:	81 e0       	ldi	r24, 0x01	; 1
     db6:	8e 0f       	add	r24, r30
     db8:	80 93 38 02 	sts	0x0238, r24	; 0x800238 <agv_index>
     dbc:	f0 e0       	ldi	r31, 0x00	; 0

00000dbe <.Loc.63>:
     dbe:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <__TEXT_REGION_LENGTH__+0x700136>

00000dc2 <.Loc.64>:
     dc2:	e7 5c       	subi	r30, 0xC7	; 199
     dc4:	fd 4f       	sbci	r31, 0xFD	; 253
     dc6:	80 83       	st	Z, r24

00000dc8 <.Loc.65>:

    if (agv_index == 4) {
     dc8:	80 91 38 02 	lds	r24, 0x0238	; 0x800238 <agv_index>

00000dcc <.Loc.67>:
     dcc:	84 30       	cpi	r24, 0x04	; 4
     dce:	51 f0       	breq	.+20     	; 0xde4 <.L19>

00000dd0 <.L17>:
        agv_index = 0;
        if (cmd == 0x01) {
            AGV_flag = 1;
        }
    }
}
     dd0:	ff 91       	pop	r31
     dd2:	ef 91       	pop	r30
     dd4:	9f 91       	pop	r25
     dd6:	8f 91       	pop	r24
     dd8:	8b bf       	out	0x3b, r24	; 59
     dda:	8f 91       	pop	r24
     ddc:	1f 90       	pop	r1
     dde:	1f be       	out	0x3f, r1	; 63
     de0:	1f 90       	pop	r1
     de2:	18 95       	reti

00000de4 <.L19>:
        cmd = agv_buffer[0];
     de4:	e9 e3       	ldi	r30, 0x39	; 57
     de6:	f2 e0       	ldi	r31, 0x02	; 2
     de8:	80 81       	ld	r24, Z

00000dea <.Loc.71>:
     dea:	80 93 37 02 	sts	0x0237, r24	; 0x800237 <cmd>

00000dee <.Loc.72>:
        param = agv_buffer[1];
     dee:	81 81       	ldd	r24, Z+1	; 0x01

00000df0 <.Loc.74>:
     df0:	80 93 36 02 	sts	0x0236, r24	; 0x800236 <param>

00000df4 <.Loc.75>:
        agv_index = 0;
     df4:	10 92 38 02 	sts	0x0238, r1	; 0x800238 <agv_index>

00000df8 <.Loc.77>:
        if (cmd == 0x01) {
     df8:	80 91 37 02 	lds	r24, 0x0237	; 0x800237 <cmd>

00000dfc <.Loc.79>:
     dfc:	81 30       	cpi	r24, 0x01	; 1
     dfe:	41 f7       	brne	.-48     	; 0xdd0 <.L17>

00000e00 <.Loc.80>:
            AGV_flag = 1;
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	90 93 3e 02 	sts	0x023E, r25	; 0x80023e <AGV_flag+0x1>
     e08:	80 93 3d 02 	sts	0x023D, r24	; 0x80023d <AGV_flag>

00000e0c <.Loc.82>:
}
     e0c:	e1 cf       	rjmp	.-62     	; 0xdd0 <.L17>

00000e0e <agv_send_simple_command>:

// ---------------- AGV Commando's via UART3 ----------------

void agv_send_simple_command(uint8_t commando, uint8_t parameter) {
     e0e:	cf 93       	push	r28
     e10:	c6 2f       	mov	r28, r22

00000e12 <.Loc.85>:
    uart3_transmit(commando);
     e12:	0e 94 63 06 	call	0xcc6	; 0xcc6 <uart3_transmit>

00000e16 <.LVL14>:
    uart3_transmit(parameter);
     e16:	8c 2f       	mov	r24, r28
     e18:	0e 94 63 06 	call	0xcc6	; 0xcc6 <uart3_transmit>

00000e1c <.LVL15>:
    uart3_transmit(0xFF);
     e1c:	8f ef       	ldi	r24, 0xFF	; 255
     e1e:	0e 94 63 06 	call	0xcc6	; 0xcc6 <uart3_transmit>

00000e22 <.LVL16>:
    uart3_transmit(0xFF);
     e22:	8f ef       	ldi	r24, 0xFF	; 255
     e24:	0e 94 63 06 	call	0xcc6	; 0xcc6 <uart3_transmit>

00000e28 <.LVL17>:
}
     e28:	cf 91       	pop	r28

00000e2a <.Loc.90>:
     e2a:	08 95       	ret

00000e2c <agv_forward>:

void agv_forward(void) {
    agv_send_simple_command(0x01, 0x80);
     e2c:	60 e8       	ldi	r22, 0x80	; 128
     e2e:	81 e0       	ldi	r24, 0x01	; 1
     e30:	0e 94 07 07 	call	0xe0e	; 0xe0e <agv_send_simple_command>

00000e34 <.LVL19>:
}
     e34:	08 95       	ret

00000e36 <agv_backward>:

void agv_backward(void) {
    agv_send_simple_command(0x01, 0x00);
     e36:	60 e0       	ldi	r22, 0x00	; 0
     e38:	81 e0       	ldi	r24, 0x01	; 1
     e3a:	0e 94 07 07 	call	0xe0e	; 0xe0e <agv_send_simple_command>

00000e3e <.LVL20>:
}
     e3e:	08 95       	ret

00000e40 <agv_stop>:

void agv_stop(void) {
    agv_send_simple_command(0x01, 0x7F);
     e40:	6f e7       	ldi	r22, 0x7F	; 127
     e42:	81 e0       	ldi	r24, 0x01	; 1
     e44:	0e 94 07 07 	call	0xe0e	; 0xe0e <agv_send_simple_command>

00000e48 <.LVL21>:
}
     e48:	08 95       	ret

00000e4a <agv_turn_left>:

void agv_turn_left(void) {
    agv_send_simple_command(0x02, 0x01);
     e4a:	61 e0       	ldi	r22, 0x01	; 1
     e4c:	82 e0       	ldi	r24, 0x02	; 2
     e4e:	0e 94 07 07 	call	0xe0e	; 0xe0e <agv_send_simple_command>

00000e52 <.LVL22>:
}
     e52:	08 95       	ret

00000e54 <agv_turn_right>:

void agv_turn_right(void) {
    agv_send_simple_command(0x02, 0x02);
     e54:	62 e0       	ldi	r22, 0x02	; 2
     e56:	82 e0       	ldi	r24, 0x02	; 2
     e58:	0e 94 07 07 	call	0xe0e	; 0xe0e <agv_send_simple_command>

00000e5c <.LVL23>:
}
     e5c:	08 95       	ret

00000e5e <agv_shift_left>:

void agv_shift_left(void) {
    agv_send_simple_command(0x03, 0x01);
     e5e:	61 e0       	ldi	r22, 0x01	; 1
     e60:	83 e0       	ldi	r24, 0x03	; 3
     e62:	0e 94 07 07 	call	0xe0e	; 0xe0e <agv_send_simple_command>

00000e66 <.LVL24>:
}
     e66:	08 95       	ret

00000e68 <agv_shift_right>:

void agv_shift_right(void) {
    agv_send_simple_command(0x03, 0x02);
     e68:	62 e0       	ldi	r22, 0x02	; 2
     e6a:	83 e0       	ldi	r24, 0x03	; 3
     e6c:	0e 94 07 07 	call	0xe0e	; 0xe0e <agv_send_simple_command>

00000e70 <.LVL25>:
}
     e70:	08 95       	ret

00000e72 <__udivmodsi4>:
     e72:	a1 e2       	ldi	r26, 0x21	; 33

00000e74 <.Loc.1>:
     e74:	1a 2e       	mov	r1, r26

00000e76 <.Loc.2>:
     e76:	aa 1b       	sub	r26, r26

00000e78 <.Loc.3>:
     e78:	bb 1b       	sub	r27, r27

00000e7a <.Loc.4>:
     e7a:	fd 01       	movw	r30, r26

00000e7c <.Loc.5>:
     e7c:	0d c0       	rjmp	.+26     	; 0xe98 <__udivmodsi4_ep>

00000e7e <__udivmodsi4_loop>:
     e7e:	aa 1f       	adc	r26, r26

00000e80 <.Loc.7>:
     e80:	bb 1f       	adc	r27, r27

00000e82 <.Loc.8>:
     e82:	ee 1f       	adc	r30, r30

00000e84 <.Loc.9>:
     e84:	ff 1f       	adc	r31, r31

00000e86 <.Loc.10>:
     e86:	a2 17       	cp	r26, r18

00000e88 <.Loc.11>:
     e88:	b3 07       	cpc	r27, r19

00000e8a <.Loc.12>:
     e8a:	e4 07       	cpc	r30, r20

00000e8c <.Loc.13>:
     e8c:	f5 07       	cpc	r31, r21

00000e8e <.Loc.14>:
     e8e:	20 f0       	brcs	.+8      	; 0xe98 <__udivmodsi4_ep>

00000e90 <.Loc.15>:
     e90:	a2 1b       	sub	r26, r18

00000e92 <.Loc.16>:
     e92:	b3 0b       	sbc	r27, r19

00000e94 <.Loc.17>:
     e94:	e4 0b       	sbc	r30, r20

00000e96 <.Loc.18>:
     e96:	f5 0b       	sbc	r31, r21

00000e98 <__udivmodsi4_ep>:
     e98:	66 1f       	adc	r22, r22

00000e9a <.Loc.20>:
     e9a:	77 1f       	adc	r23, r23

00000e9c <.Loc.21>:
     e9c:	88 1f       	adc	r24, r24

00000e9e <.Loc.22>:
     e9e:	99 1f       	adc	r25, r25

00000ea0 <.Loc.23>:
     ea0:	1a 94       	dec	r1

00000ea2 <.Loc.24>:
     ea2:	69 f7       	brne	.-38     	; 0xe7e <__udivmodsi4_loop>

00000ea4 <.Loc.25>:
     ea4:	60 95       	com	r22

00000ea6 <.Loc.26>:
     ea6:	70 95       	com	r23

00000ea8 <.Loc.27>:
     ea8:	80 95       	com	r24

00000eaa <.Loc.28>:
     eaa:	90 95       	com	r25

00000eac <.Loc.29>:
     eac:	9b 01       	movw	r18, r22

00000eae <.Loc.30>:
     eae:	ac 01       	movw	r20, r24

00000eb0 <.Loc.31>:
     eb0:	bd 01       	movw	r22, r26

00000eb2 <.Loc.32>:
     eb2:	cf 01       	movw	r24, r30

00000eb4 <.Loc.33>:
     eb4:	08 95       	ret

00000eb6 <__tablejump2__>:
     eb6:	ee 0f       	add	r30, r30

00000eb8 <.Loc.1>:
     eb8:	ff 1f       	adc	r31, r31

00000eba <.Loc.2>:
     eba:	88 1f       	adc	r24, r24

00000ebc <.Loc.3>:
     ebc:	8b bf       	out	0x3b, r24	; 59

00000ebe <.Loc.4>:
     ebe:	07 90       	elpm	r0, Z+

00000ec0 <.Loc.5>:
     ec0:	f6 91       	elpm	r31, Z

00000ec2 <.Loc.6>:
     ec2:	e0 2d       	mov	r30, r0

00000ec4 <.Loc.7>:
     ec4:	19 94       	eijmp

00000ec6 <__umulhisi3>:
     ec6:	a2 9f       	mul	r26, r18

00000ec8 <.Loc.1>:
     ec8:	b0 01       	movw	r22, r0

00000eca <.Loc.2>:
     eca:	b3 9f       	mul	r27, r19

00000ecc <.Loc.3>:
     ecc:	c0 01       	movw	r24, r0

00000ece <.Loc.4>:
     ece:	a3 9f       	mul	r26, r19

00000ed0 <.Loc.5>:
     ed0:	70 0d       	add	r23, r0

00000ed2 <.Loc.6>:
     ed2:	81 1d       	adc	r24, r1

00000ed4 <.Loc.7>:
     ed4:	11 24       	eor	r1, r1

00000ed6 <.Loc.8>:
     ed6:	91 1d       	adc	r25, r1

00000ed8 <.Loc.9>:
     ed8:	b2 9f       	mul	r27, r18

00000eda <.Loc.10>:
     eda:	70 0d       	add	r23, r0

00000edc <.Loc.11>:
     edc:	81 1d       	adc	r24, r1

00000ede <.Loc.12>:
     ede:	11 24       	eor	r1, r1

00000ee0 <.Loc.13>:
     ee0:	91 1d       	adc	r25, r1

00000ee2 <.Loc.14>:
     ee2:	08 95       	ret

00000ee4 <snprintf>:
     ee4:	0f 93       	push	r16
     ee6:	1f 93       	push	r17
     ee8:	cf 93       	push	r28
     eea:	df 93       	push	r29
     eec:	cd b7       	in	r28, 0x3d	; 61
     eee:	de b7       	in	r29, 0x3e	; 62
     ef0:	2e 97       	sbiw	r28, 0x0e	; 14
     ef2:	0f b6       	in	r0, 0x3f	; 63
     ef4:	f8 94       	cli
     ef6:	de bf       	out	0x3e, r29	; 62
     ef8:	0f be       	out	0x3f, r0	; 63
     efa:	cd bf       	out	0x3d, r28	; 61
     efc:	0e 89       	ldd	r16, Y+22	; 0x16
     efe:	1f 89       	ldd	r17, Y+23	; 0x17
     f00:	86 e0       	ldi	r24, 0x06	; 6
     f02:	8c 83       	std	Y+4, r24	; 0x04
     f04:	1a 83       	std	Y+2, r17	; 0x02
     f06:	09 83       	std	Y+1, r16	; 0x01
     f08:	88 8d       	ldd	r24, Y+24	; 0x18
     f0a:	99 8d       	ldd	r25, Y+25	; 0x19
     f0c:	81 30       	cpi	r24, 0x01	; 1
     f0e:	20 e8       	ldi	r18, 0x80	; 128
     f10:	92 07       	cpc	r25, r18
     f12:	10 f0       	brcs	.+4      	; 0xf18 <.L2>
     f14:	80 e0       	ldi	r24, 0x00	; 0
     f16:	90 e8       	ldi	r25, 0x80	; 128

00000f18 <.L2>:
     f18:	01 97       	sbiw	r24, 0x01	; 1
     f1a:	9e 83       	std	Y+6, r25	; 0x06
     f1c:	8d 83       	std	Y+5, r24	; 0x05
     f1e:	ae 01       	movw	r20, r28
     f20:	44 5e       	subi	r20, 0xE4	; 228
     f22:	5f 4f       	sbci	r21, 0xFF	; 255
     f24:	6a 8d       	ldd	r22, Y+26	; 0x1a
     f26:	7b 8d       	ldd	r23, Y+27	; 0x1b
     f28:	ce 01       	movw	r24, r28
     f2a:	01 96       	adiw	r24, 0x01	; 1
     f2c:	0e 94 b1 07 	call	0xf62	; 0xf62 <vfprintf>
     f30:	4d 81       	ldd	r20, Y+5	; 0x05
     f32:	5e 81       	ldd	r21, Y+6	; 0x06
     f34:	57 fd       	sbrc	r21, 7
     f36:	0a c0       	rjmp	.+20     	; 0xf4c <.L1>
     f38:	2f 81       	ldd	r18, Y+7	; 0x07
     f3a:	38 85       	ldd	r19, Y+8	; 0x08
     f3c:	42 17       	cp	r20, r18
     f3e:	53 07       	cpc	r21, r19
     f40:	0c f4       	brge	.+2      	; 0xf44 <.L4>
     f42:	9a 01       	movw	r18, r20

00000f44 <.L4>:
     f44:	02 0f       	add	r16, r18
     f46:	13 1f       	adc	r17, r19
     f48:	f8 01       	movw	r30, r16
     f4a:	10 82       	st	Z, r1

00000f4c <.L1>:
     f4c:	2e 96       	adiw	r28, 0x0e	; 14
     f4e:	0f b6       	in	r0, 0x3f	; 63
     f50:	f8 94       	cli
     f52:	de bf       	out	0x3e, r29	; 62
     f54:	0f be       	out	0x3f, r0	; 63
     f56:	cd bf       	out	0x3d, r28	; 61
     f58:	df 91       	pop	r29
     f5a:	cf 91       	pop	r28
     f5c:	1f 91       	pop	r17
     f5e:	0f 91       	pop	r16
     f60:	08 95       	ret

00000f62 <vfprintf>:
     f62:	5f 92       	push	r5
     f64:	6f 92       	push	r6
     f66:	7f 92       	push	r7
     f68:	8f 92       	push	r8
     f6a:	9f 92       	push	r9
     f6c:	af 92       	push	r10
     f6e:	bf 92       	push	r11
     f70:	cf 92       	push	r12
     f72:	df 92       	push	r13
     f74:	ef 92       	push	r14
     f76:	ff 92       	push	r15
     f78:	0f 93       	push	r16
     f7a:	1f 93       	push	r17
     f7c:	cf 93       	push	r28
     f7e:	df 93       	push	r29
     f80:	cd b7       	in	r28, 0x3d	; 61
     f82:	de b7       	in	r29, 0x3e	; 62
     f84:	2f 97       	sbiw	r28, 0x0f	; 15
     f86:	0f b6       	in	r0, 0x3f	; 63
     f88:	f8 94       	cli
     f8a:	de bf       	out	0x3e, r29	; 62
     f8c:	0f be       	out	0x3f, r0	; 63
     f8e:	cd bf       	out	0x3d, r28	; 61
     f90:	6c 01       	movw	r12, r24
     f92:	7b 01       	movw	r14, r22
     f94:	8a 01       	movw	r16, r20
     f96:	dc 01       	movw	r26, r24
     f98:	17 96       	adiw	r26, 0x07	; 7
     f9a:	1c 92       	st	X, r1
     f9c:	1e 92       	st	-X, r1
     f9e:	16 97       	sbiw	r26, 0x06	; 6
     fa0:	13 96       	adiw	r26, 0x03	; 3
     fa2:	8c 91       	ld	r24, X
     fa4:	81 ff       	sbrs	r24, 1
     fa6:	fe c1       	rjmp	.+1020   	; 0x13a4 <.L79>
     fa8:	2a e0       	ldi	r18, 0x0A	; 10
     faa:	52 2e       	mov	r5, r18

00000fac <.L3>:
     fac:	f6 01       	movw	r30, r12
     fae:	93 81       	ldd	r25, Z+3	; 0x03
     fb0:	f7 01       	movw	r30, r14
     fb2:	93 fd       	sbrc	r25, 3
     fb4:	85 91       	lpm	r24, Z+
     fb6:	93 ff       	sbrs	r25, 3
     fb8:	81 91       	ld	r24, Z+
     fba:	7f 01       	movw	r14, r30
     fbc:	88 23       	and	r24, r24
     fbe:	09 f4       	brne	.+2      	; 0xfc2 <L0^A+0x2>

00000fc0 <L0^A>:
     fc0:	73 c0       	rjmp	.+230    	; 0x10a8 <.L4>
     fc2:	85 32       	cpi	r24, 0x25	; 37
     fc4:	39 f4       	brne	.+14     	; 0xfd4 <.L5>
     fc6:	93 fd       	sbrc	r25, 3
     fc8:	85 91       	lpm	r24, Z+
     fca:	93 ff       	sbrs	r25, 3
     fcc:	81 91       	ld	r24, Z+
     fce:	7f 01       	movw	r14, r30
     fd0:	85 32       	cpi	r24, 0x25	; 37
     fd2:	29 f4       	brne	.+10     	; 0xfde <.L80>

00000fd4 <.L5>:
     fd4:	b6 01       	movw	r22, r12
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>
     fdc:	e7 cf       	rjmp	.-50     	; 0xfac <.L3>

00000fde <.L80>:
     fde:	91 2c       	mov	r9, r1
     fe0:	61 2c       	mov	r6, r1
     fe2:	71 2c       	mov	r7, r1

00000fe4 <.L6>:
     fe4:	ff e1       	ldi	r31, 0x1F	; 31
     fe6:	f7 15       	cp	r31, r7
     fe8:	08 f4       	brcc	.+2      	; 0xfec <L0^A+0x2>

00000fea <L0^A>:
     fea:	46 c0       	rjmp	.+140    	; 0x1078 <.L8>
     fec:	8b 32       	cpi	r24, 0x2B	; 43
     fee:	c9 f1       	breq	.+114    	; 0x1062 <.L9>
     ff0:	f8 f4       	brcc	.+62     	; 0x1030 <.L10>
     ff2:	80 32       	cpi	r24, 0x20	; 32
     ff4:	c1 f1       	breq	.+112    	; 0x1066 <.L11>
     ff6:	83 32       	cpi	r24, 0x23	; 35
     ff8:	09 f4       	brne	.+2      	; 0xffc <.L13>

00000ffa <L0^A>:
     ffa:	3b c0       	rjmp	.+118    	; 0x1072 <.L12>

00000ffc <.L13>:
     ffc:	83 36       	cpi	r24, 0x63	; 99
     ffe:	09 f4       	brne	.+2      	; 0x1002 <L0^A+0x2>

00001000 <L0^A>:
    1000:	9c c0       	rjmp	.+312    	; 0x113a <.L25>
    1002:	83 37       	cpi	r24, 0x73	; 115
    1004:	09 f4       	brne	.+2      	; 0x1008 <L0^A+0x2>

00001006 <L0^A>:
    1006:	a5 c0       	rjmp	.+330    	; 0x1152 <.L26>
    1008:	83 35       	cpi	r24, 0x53	; 83
    100a:	09 f0       	breq	.+2      	; 0x100e <L0^A+0x2>

0000100c <L0^A>:
    100c:	c8 c0       	rjmp	.+400    	; 0x119e <.L128>
    100e:	f8 01       	movw	r30, r16
    1010:	a1 90       	ld	r10, Z+
    1012:	b1 90       	ld	r11, Z+
    1014:	8f 01       	movw	r16, r30
    1016:	69 2d       	mov	r22, r9
    1018:	70 e0       	ldi	r23, 0x00	; 0
    101a:	76 fc       	sbrc	r7, 6
    101c:	02 c0       	rjmp	.+4      	; 0x1022 <.L32>
    101e:	6f ef       	ldi	r22, 0xFF	; 255
    1020:	7f ef       	ldi	r23, 0xFF	; 255

00001022 <.L32>:
    1022:	c5 01       	movw	r24, r10
    1024:	0e 94 d5 09 	call	0x13aa	; 0x13aa <strnlen_P>
    1028:	4c 01       	movw	r8, r24
    102a:	68 94       	set
    102c:	77 f8       	bld	r7, 7
    102e:	71 c0       	rjmp	.+226    	; 0x1112 <.L31>

00001030 <.L10>:
    1030:	8d 32       	cpi	r24, 0x2D	; 45
    1032:	e1 f0       	breq	.+56     	; 0x106c <.L14>
    1034:	80 33       	cpi	r24, 0x30	; 48
    1036:	51 f0       	breq	.+20     	; 0x104c <.L15>
    1038:	20 ed       	ldi	r18, 0xD0	; 208
    103a:	28 0f       	add	r18, r24
    103c:	2a 30       	cpi	r18, 0x0A	; 10
    103e:	48 f1       	brcs	.+82     	; 0x1092 <.L16>
    1040:	8e 32       	cpi	r24, 0x2E	; 46
    1042:	09 f0       	breq	.+2      	; 0x1046 <.L21>

00001044 <L0^A>:
    1044:	4b c0       	rjmp	.+150    	; 0x10dc <.L22>

00001046 <.L21>:
    1046:	68 94       	set
    1048:	76 f8       	bld	r7, 6
    104a:	02 c0       	rjmp	.+4      	; 0x1050 <.L18>

0000104c <.L15>:
    104c:	68 94       	set
    104e:	70 f8       	bld	r7, 0

00001050 <.L18>:
    1050:	f7 01       	movw	r30, r14
    1052:	93 fd       	sbrc	r25, 3
    1054:	85 91       	lpm	r24, Z+
    1056:	93 ff       	sbrs	r25, 3
    1058:	81 91       	ld	r24, Z+
    105a:	7f 01       	movw	r14, r30
    105c:	81 11       	cpse	r24, r1
    105e:	c2 cf       	rjmp	.-124    	; 0xfe4 <.L6>
    1060:	45 c0       	rjmp	.+138    	; 0x10ec <.L19>

00001062 <.L9>:
    1062:	68 94       	set
    1064:	71 f8       	bld	r7, 1

00001066 <.L11>:
    1066:	68 94       	set
    1068:	72 f8       	bld	r7, 2
    106a:	f2 cf       	rjmp	.-28     	; 0x1050 <.L18>

0000106c <.L14>:
    106c:	68 94       	set
    106e:	73 f8       	bld	r7, 3
    1070:	ef cf       	rjmp	.-34     	; 0x1050 <.L18>

00001072 <.L12>:
    1072:	68 94       	set
    1074:	74 f8       	bld	r7, 4
    1076:	ec cf       	rjmp	.-40     	; 0x1050 <.L18>

00001078 <.L8>:
    1078:	77 fc       	sbrc	r7, 7
    107a:	38 c0       	rjmp	.+112    	; 0x10ec <.L19>
    107c:	20 ed       	ldi	r18, 0xD0	; 208
    107e:	28 0f       	add	r18, r24
    1080:	2a 30       	cpi	r18, 0x0A	; 10
    1082:	70 f4       	brcc	.+28     	; 0x10a0 <.L20>
    1084:	76 fe       	sbrs	r7, 6
    1086:	05 c0       	rjmp	.+10     	; 0x1092 <.L16>
    1088:	95 9c       	mul	r9, r5
    108a:	20 0d       	add	r18, r0
    108c:	11 24       	eor	r1, r1
    108e:	92 2e       	mov	r9, r18
    1090:	df cf       	rjmp	.-66     	; 0x1050 <.L18>

00001092 <.L16>:
    1092:	65 9c       	mul	r6, r5
    1094:	20 0d       	add	r18, r0
    1096:	11 24       	eor	r1, r1
    1098:	62 2e       	mov	r6, r18
    109a:	68 94       	set
    109c:	75 f8       	bld	r7, 5
    109e:	d8 cf       	rjmp	.-80     	; 0x1050 <.L18>

000010a0 <.L20>:
    10a0:	8e 32       	cpi	r24, 0x2E	; 46
    10a2:	e1 f4       	brne	.+56     	; 0x10dc <.L22>
    10a4:	76 fe       	sbrs	r7, 6
    10a6:	cf cf       	rjmp	.-98     	; 0x1046 <.L21>

000010a8 <.L4>:
    10a8:	d6 01       	movw	r26, r12
    10aa:	16 96       	adiw	r26, 0x06	; 6
    10ac:	8d 91       	ld	r24, X+
    10ae:	9c 91       	ld	r25, X

000010b0 <.L1>:
    10b0:	2f 96       	adiw	r28, 0x0f	; 15
    10b2:	0f b6       	in	r0, 0x3f	; 63
    10b4:	f8 94       	cli
    10b6:	de bf       	out	0x3e, r29	; 62
    10b8:	0f be       	out	0x3f, r0	; 63
    10ba:	cd bf       	out	0x3d, r28	; 61
    10bc:	df 91       	pop	r29
    10be:	cf 91       	pop	r28
    10c0:	1f 91       	pop	r17
    10c2:	0f 91       	pop	r16
    10c4:	ff 90       	pop	r15
    10c6:	ef 90       	pop	r14
    10c8:	df 90       	pop	r13
    10ca:	cf 90       	pop	r12
    10cc:	bf 90       	pop	r11
    10ce:	af 90       	pop	r10
    10d0:	9f 90       	pop	r9
    10d2:	8f 90       	pop	r8
    10d4:	7f 90       	pop	r7
    10d6:	6f 90       	pop	r6
    10d8:	5f 90       	pop	r5
    10da:	08 95       	ret

000010dc <.L22>:
    10dc:	8c 36       	cpi	r24, 0x6C	; 108
    10de:	19 f4       	brne	.+6      	; 0x10e6 <.L23>
    10e0:	68 94       	set
    10e2:	77 f8       	bld	r7, 7
    10e4:	b5 cf       	rjmp	.-150    	; 0x1050 <.L18>

000010e6 <.L23>:
    10e6:	88 36       	cpi	r24, 0x68	; 104
    10e8:	09 f4       	brne	.+2      	; 0x10ec <.L19>

000010ea <L0^A>:
    10ea:	b2 cf       	rjmp	.-156    	; 0x1050 <.L18>

000010ec <.L19>:
    10ec:	98 2f       	mov	r25, r24
    10ee:	9f 7d       	andi	r25, 0xDF	; 223
    10f0:	95 54       	subi	r25, 0x45	; 69
    10f2:	93 30       	cpi	r25, 0x03	; 3
    10f4:	08 f0       	brcs	.+2      	; 0x10f8 <L0^A+0x2>

000010f6 <L0^A>:
    10f6:	82 cf       	rjmp	.-252    	; 0xffc <.L13>
    10f8:	0c 5f       	subi	r16, 0xFC	; 252
    10fa:	1f 4f       	sbci	r17, 0xFF	; 255
    10fc:	8f e3       	ldi	r24, 0x3F	; 63
    10fe:	89 83       	std	Y+1, r24	; 0x01
    1100:	88 24       	eor	r8, r8
    1102:	83 94       	inc	r8
    1104:	91 2c       	mov	r9, r1
    1106:	ae 01       	movw	r20, r28
    1108:	4f 5f       	subi	r20, 0xFF	; 255
    110a:	5f 4f       	sbci	r21, 0xFF	; 255
    110c:	5a 01       	movw	r10, r20

0000110e <.L29>:
    110e:	e8 94       	clt
    1110:	77 f8       	bld	r7, 7

00001112 <.L31>:
    1112:	73 fc       	sbrc	r7, 3
    1114:	05 c0       	rjmp	.+10     	; 0x1120 <.L34>

00001116 <.L33>:
    1116:	86 2d       	mov	r24, r6
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	88 16       	cp	r8, r24
    111c:	99 06       	cpc	r9, r25
    111e:	40 f1       	brcs	.+80     	; 0x1170 <.L35>

00001120 <.L34>:
    1120:	81 14       	cp	r8, r1
    1122:	91 04       	cpc	r9, r1
    1124:	61 f5       	brne	.+88     	; 0x117e <.L38>

00001126 <.L39>:
    1126:	66 20       	and	r6, r6
    1128:	09 f4       	brne	.+2      	; 0x112c <L0^A+0x2>

0000112a <L0^A>:
    112a:	40 cf       	rjmp	.-384    	; 0xfac <.L3>
    112c:	b6 01       	movw	r22, r12
    112e:	80 e2       	ldi	r24, 0x20	; 32
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>
    1136:	6a 94       	dec	r6
    1138:	f6 cf       	rjmp	.-20     	; 0x1126 <.L39>

0000113a <.L25>:
    113a:	d8 01       	movw	r26, r16
    113c:	8c 91       	ld	r24, X
    113e:	89 83       	std	Y+1, r24	; 0x01
    1140:	0e 5f       	subi	r16, 0xFE	; 254
    1142:	1f 4f       	sbci	r17, 0xFF	; 255
    1144:	88 24       	eor	r8, r8
    1146:	83 94       	inc	r8
    1148:	91 2c       	mov	r9, r1
    114a:	fe 01       	movw	r30, r28
    114c:	31 96       	adiw	r30, 0x01	; 1
    114e:	5f 01       	movw	r10, r30
    1150:	de cf       	rjmp	.-68     	; 0x110e <.L29>

00001152 <.L26>:
    1152:	d8 01       	movw	r26, r16
    1154:	ad 90       	ld	r10, X+
    1156:	bd 90       	ld	r11, X+
    1158:	8d 01       	movw	r16, r26
    115a:	69 2d       	mov	r22, r9
    115c:	70 e0       	ldi	r23, 0x00	; 0
    115e:	76 fc       	sbrc	r7, 6
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <.L30>
    1162:	6f ef       	ldi	r22, 0xFF	; 255
    1164:	7f ef       	ldi	r23, 0xFF	; 255

00001166 <.L30>:
    1166:	c5 01       	movw	r24, r10
    1168:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <strnlen>
    116c:	4c 01       	movw	r8, r24
    116e:	cf cf       	rjmp	.-98     	; 0x110e <.L29>

00001170 <.L35>:
    1170:	b6 01       	movw	r22, r12
    1172:	80 e2       	ldi	r24, 0x20	; 32
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>
    117a:	6a 94       	dec	r6
    117c:	cc cf       	rjmp	.-104    	; 0x1116 <.L33>

0000117e <.L38>:
    117e:	f5 01       	movw	r30, r10
    1180:	77 fc       	sbrc	r7, 7
    1182:	85 91       	lpm	r24, Z+
    1184:	77 fe       	sbrs	r7, 7
    1186:	81 91       	ld	r24, Z+
    1188:	5f 01       	movw	r10, r30
    118a:	b6 01       	movw	r22, r12
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>
    1192:	61 10       	cpse	r6, r1
    1194:	6a 94       	dec	r6
    1196:	f1 e0       	ldi	r31, 0x01	; 1
    1198:	8f 1a       	sub	r8, r31
    119a:	91 08       	sbc	r9, r1
    119c:	c1 cf       	rjmp	.-126    	; 0x1120 <.L34>

0000119e <.L128>:
    119e:	84 36       	cpi	r24, 0x64	; 100
    11a0:	19 f0       	breq	.+6      	; 0x11a8 <.L40>
    11a2:	89 36       	cpi	r24, 0x69	; 105
    11a4:	09 f0       	breq	.+2      	; 0x11a8 <.L40>

000011a6 <L0^A>:
    11a6:	81 c0       	rjmp	.+258    	; 0x12aa <.L41>

000011a8 <.L40>:
    11a8:	f8 01       	movw	r30, r16
    11aa:	77 fe       	sbrs	r7, 7
    11ac:	77 c0       	rjmp	.+238    	; 0x129c <.L42>
    11ae:	61 91       	ld	r22, Z+
    11b0:	71 91       	ld	r23, Z+
    11b2:	81 91       	ld	r24, Z+
    11b4:	91 91       	ld	r25, Z+

000011b6 <.L129>:
    11b6:	8f 01       	movw	r16, r30
    11b8:	27 2d       	mov	r18, r7
    11ba:	2f 76       	andi	r18, 0x6F	; 111
    11bc:	82 2e       	mov	r8, r18
    11be:	97 ff       	sbrs	r25, 7
    11c0:	09 c0       	rjmp	.+18     	; 0x11d4 <.L44>
    11c2:	90 95       	com	r25
    11c4:	80 95       	com	r24
    11c6:	70 95       	com	r23
    11c8:	61 95       	neg	r22
    11ca:	7f 4f       	sbci	r23, 0xFF	; 255
    11cc:	8f 4f       	sbci	r24, 0xFF	; 255
    11ce:	9f 4f       	sbci	r25, 0xFF	; 255
    11d0:	68 94       	set
    11d2:	87 f8       	bld	r8, 7

000011d4 <.L44>:
    11d4:	2a e0       	ldi	r18, 0x0A	; 10
    11d6:	30 e0       	ldi	r19, 0x00	; 0
    11d8:	ae 01       	movw	r20, r28
    11da:	4f 5f       	subi	r20, 0xFF	; 255
    11dc:	5f 4f       	sbci	r21, 0xFF	; 255
    11de:	5a 01       	movw	r10, r20
    11e0:	0e 94 1b 0a 	call	0x1436	; 0x1436 <__ultoa_invert>
    11e4:	8a 19       	sub	r24, r10
    11e6:	a8 2e       	mov	r10, r24

000011e8 <.L45>:
    11e8:	ba 2c       	mov	r11, r10
    11ea:	78 2c       	mov	r7, r8
    11ec:	86 fe       	sbrs	r8, 6
    11ee:	0c c0       	rjmp	.+24     	; 0x1208 <.L54>
    11f0:	e8 94       	clt
    11f2:	70 f8       	bld	r7, 0
    11f4:	a9 14       	cp	r10, r9
    11f6:	40 f4       	brcc	.+16     	; 0x1208 <.L54>
    11f8:	84 fe       	sbrs	r8, 4
    11fa:	05 c0       	rjmp	.+10     	; 0x1206 <.L89>
    11fc:	82 fc       	sbrc	r8, 2
    11fe:	03 c0       	rjmp	.+6      	; 0x1206 <.L89>
    1200:	78 2d       	mov	r23, r8
    1202:	7e 7e       	andi	r23, 0xEE	; 238
    1204:	77 2e       	mov	r7, r23

00001206 <.L89>:
    1206:	b9 2c       	mov	r11, r9

00001208 <.L54>:
    1208:	74 fe       	sbrs	r7, 4
    120a:	a5 c0       	rjmp	.+330    	; 0x1356 <.L55>
    120c:	fe 01       	movw	r30, r28
    120e:	ea 0d       	add	r30, r10
    1210:	f1 1d       	adc	r31, r1
    1212:	80 81       	ld	r24, Z
    1214:	80 33       	cpi	r24, 0x30	; 48
    1216:	09 f0       	breq	.+2      	; 0x121a <L0^A+0x2>

00001218 <L0^A>:
    1218:	97 c0       	rjmp	.+302    	; 0x1348 <.L56>
    121a:	87 2d       	mov	r24, r7
    121c:	89 7e       	andi	r24, 0xE9	; 233
    121e:	78 2e       	mov	r7, r24

00001220 <.L57>:
    1220:	73 fc       	sbrc	r7, 3
    1222:	0e c0       	rjmp	.+28     	; 0x1240 <.L59>
    1224:	70 fe       	sbrs	r7, 0
    1226:	a6 c0       	rjmp	.+332    	; 0x1374 <.L90>
    1228:	9a 2c       	mov	r9, r10
    122a:	b6 14       	cp	r11, r6
    122c:	18 f4       	brcc	.+6      	; 0x1234 <.L78>
    122e:	96 0c       	add	r9, r6
    1230:	9b 18       	sub	r9, r11
    1232:	b6 2c       	mov	r11, r6

00001234 <.L78>:
    1234:	86 2d       	mov	r24, r6
    1236:	8b 19       	sub	r24, r11
    1238:	6b 14       	cp	r6, r11
    123a:	08 f4       	brcc	.+2      	; 0x123e <.L64>
    123c:	80 e0       	ldi	r24, 0x00	; 0

0000123e <.L64>:
    123e:	b8 0e       	add	r11, r24

00001240 <.L59>:
    1240:	b6 14       	cp	r11, r6
    1242:	08 f0       	brcs	.+2      	; 0x1246 <L0^A+0x2>

00001244 <L0^A>:
    1244:	99 c0       	rjmp	.+306    	; 0x1378 <.L92>
    1246:	6b 18       	sub	r6, r11

00001248 <.L65>:
    1248:	74 fe       	sbrs	r7, 4
    124a:	98 c0       	rjmp	.+304    	; 0x137c <.L66>
    124c:	b6 01       	movw	r22, r12
    124e:	80 e3       	ldi	r24, 0x30	; 48
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>
    1256:	72 fe       	sbrs	r7, 2
    1258:	09 c0       	rjmp	.+18     	; 0x126c <.L73>
    125a:	88 e5       	ldi	r24, 0x58	; 88
    125c:	90 e0       	ldi	r25, 0x00	; 0
    125e:	71 fc       	sbrc	r7, 1
    1260:	02 c0       	rjmp	.+4      	; 0x1266 <.L69>
    1262:	88 e7       	ldi	r24, 0x78	; 120
    1264:	90 e0       	ldi	r25, 0x00	; 0

00001266 <.L69>:
    1266:	b6 01       	movw	r22, r12

00001268 <.L132>:
    1268:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>

0000126c <.L73>:
    126c:	a9 14       	cp	r10, r9
    126e:	08 f4       	brcc	.+2      	; 0x1272 <L0^A+0x2>

00001270 <L0^A>:
    1270:	92 c0       	rjmp	.+292    	; 0x1396 <.L74>
    1272:	aa 94       	dec	r10
    1274:	b1 2c       	mov	r11, r1
    1276:	9f ef       	ldi	r25, 0xFF	; 255
    1278:	a9 1a       	sub	r10, r25
    127a:	b9 0a       	sbc	r11, r25
    127c:	de 01       	movw	r26, r28
    127e:	11 96       	adiw	r26, 0x01	; 1
    1280:	4d 01       	movw	r8, r26
    1282:	aa 0e       	add	r10, r26
    1284:	bb 1e       	adc	r11, r27

00001286 <.L75>:
    1286:	f5 01       	movw	r30, r10
    1288:	82 91       	ld	r24, -Z
    128a:	5f 01       	movw	r10, r30
    128c:	b6 01       	movw	r22, r12
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>
    1294:	8a 14       	cp	r8, r10
    1296:	9b 04       	cpc	r9, r11
    1298:	b1 f7       	brne	.-20     	; 0x1286 <.L75>
    129a:	45 cf       	rjmp	.-374    	; 0x1126 <.L39>

0000129c <.L42>:
    129c:	61 91       	ld	r22, Z+
    129e:	71 91       	ld	r23, Z+
    12a0:	07 2e       	mov	r0, r23
    12a2:	00 0c       	add	r0, r0
    12a4:	88 0b       	sbc	r24, r24
    12a6:	99 0b       	sbc	r25, r25
    12a8:	86 cf       	rjmp	.-244    	; 0x11b6 <.L129>

000012aa <.L41>:
    12aa:	87 2c       	mov	r8, r7
    12ac:	e8 94       	clt
    12ae:	84 f8       	bld	r8, 4
    12b0:	2a e0       	ldi	r18, 0x0A	; 10
    12b2:	30 e0       	ldi	r19, 0x00	; 0
    12b4:	85 37       	cpi	r24, 0x75	; 117
    12b6:	69 f0       	breq	.+26     	; 0x12d2 <.L47>
    12b8:	57 2d       	mov	r21, r7
    12ba:	59 7f       	andi	r21, 0xF9	; 249
    12bc:	85 2e       	mov	r8, r21
    12be:	80 37       	cpi	r24, 0x70	; 112
    12c0:	71 f1       	breq	.+92     	; 0x131e <.L48>
    12c2:	18 f5       	brcc	.+70     	; 0x130a <.L49>
    12c4:	88 35       	cpi	r24, 0x58	; 88
    12c6:	71 f1       	breq	.+92     	; 0x1324 <.L50>
    12c8:	8f 36       	cpi	r24, 0x6F	; 111
    12ca:	09 f0       	breq	.+2      	; 0x12ce <L0^A+0x2>

000012cc <L0^A>:
    12cc:	ed ce       	rjmp	.-550    	; 0x10a8 <.L4>
    12ce:	28 e0       	ldi	r18, 0x08	; 8
    12d0:	30 e0       	ldi	r19, 0x00	; 0

000012d2 <.L47>:
    12d2:	f8 01       	movw	r30, r16
    12d4:	87 fe       	sbrs	r8, 7
    12d6:	2e c0       	rjmp	.+92     	; 0x1334 <.L52>
    12d8:	81 91       	ld	r24, Z+
    12da:	91 91       	ld	r25, Z+
    12dc:	a1 91       	ld	r26, Z+
    12de:	b1 91       	ld	r27, Z+
    12e0:	8c 87       	std	Y+12, r24	; 0x0c
    12e2:	9d 87       	std	Y+13, r25	; 0x0d
    12e4:	ae 87       	std	Y+14, r26	; 0x0e
    12e6:	bf 87       	std	Y+15, r27	; 0x0f

000012e8 <.L130>:
    12e8:	8f 01       	movw	r16, r30
    12ea:	be 01       	movw	r22, r28
    12ec:	6f 5f       	subi	r22, 0xFF	; 255
    12ee:	7f 4f       	sbci	r23, 0xFF	; 255
    12f0:	5b 01       	movw	r10, r22
    12f2:	ab 01       	movw	r20, r22
    12f4:	6c 85       	ldd	r22, Y+12	; 0x0c
    12f6:	7d 85       	ldd	r23, Y+13	; 0x0d
    12f8:	8e 85       	ldd	r24, Y+14	; 0x0e
    12fa:	9f 85       	ldd	r25, Y+15	; 0x0f
    12fc:	0e 94 1b 0a 	call	0x1436	; 0x1436 <__ultoa_invert>
    1300:	8a 19       	sub	r24, r10
    1302:	a8 2e       	mov	r10, r24
    1304:	e8 94       	clt
    1306:	87 f8       	bld	r8, 7
    1308:	6f cf       	rjmp	.-290    	; 0x11e8 <.L45>

0000130a <.L49>:
    130a:	88 37       	cpi	r24, 0x78	; 120
    130c:	09 f0       	breq	.+2      	; 0x1310 <.L51>

0000130e <L0^A>:
    130e:	cc ce       	rjmp	.-616    	; 0x10a8 <.L4>

00001310 <.L51>:
    1310:	84 fe       	sbrs	r8, 4
    1312:	02 c0       	rjmp	.+4      	; 0x1318 <.L84>
    1314:	68 94       	set
    1316:	82 f8       	bld	r8, 2

00001318 <.L84>:
    1318:	20 e1       	ldi	r18, 0x10	; 16
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	da cf       	rjmp	.-76     	; 0x12d2 <.L47>

0000131e <.L48>:
    131e:	68 94       	set
    1320:	84 f8       	bld	r8, 4
    1322:	f6 cf       	rjmp	.-20     	; 0x1310 <.L51>

00001324 <.L50>:
    1324:	74 fe       	sbrs	r7, 4
    1326:	03 c0       	rjmp	.+6      	; 0x132e <.L85>
    1328:	65 2f       	mov	r22, r21
    132a:	66 60       	ori	r22, 0x06	; 6
    132c:	86 2e       	mov	r8, r22

0000132e <.L85>:
    132e:	20 e1       	ldi	r18, 0x10	; 16
    1330:	32 e0       	ldi	r19, 0x02	; 2
    1332:	cf cf       	rjmp	.-98     	; 0x12d2 <.L47>

00001334 <.L52>:
    1334:	81 91       	ld	r24, Z+
    1336:	91 91       	ld	r25, Z+
    1338:	ac 01       	movw	r20, r24
    133a:	60 e0       	ldi	r22, 0x00	; 0
    133c:	70 e0       	ldi	r23, 0x00	; 0
    133e:	4c 87       	std	Y+12, r20	; 0x0c
    1340:	5d 87       	std	Y+13, r21	; 0x0d
    1342:	6e 87       	std	Y+14, r22	; 0x0e
    1344:	7f 87       	std	Y+15, r23	; 0x0f
    1346:	d0 cf       	rjmp	.-96     	; 0x12e8 <.L130>

00001348 <.L56>:
    1348:	72 fc       	sbrc	r7, 2
    134a:	02 c0       	rjmp	.+4      	; 0x1350 <.L58>

0000134c <.L131>:
    134c:	b3 94       	inc	r11
    134e:	68 cf       	rjmp	.-304    	; 0x1220 <.L57>

00001350 <.L58>:
    1350:	b3 94       	inc	r11
    1352:	b3 94       	inc	r11
    1354:	65 cf       	rjmp	.-310    	; 0x1220 <.L57>

00001356 <.L55>:
    1356:	87 2d       	mov	r24, r7
    1358:	86 78       	andi	r24, 0x86	; 134
    135a:	88 23       	and	r24, r24
    135c:	09 f4       	brne	.+2      	; 0x1360 <L0^A+0x2>

0000135e <L0^A>:
    135e:	60 cf       	rjmp	.-320    	; 0x1220 <.L57>
    1360:	f5 cf       	rjmp	.-22     	; 0x134c <.L131>

00001362 <.L62>:
    1362:	b6 01       	movw	r22, r12
    1364:	80 e2       	ldi	r24, 0x20	; 32
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>
    136c:	83 94       	inc	r8

0000136e <.L60>:
    136e:	86 14       	cp	r8, r6
    1370:	c0 f3       	brcs	.-16     	; 0x1362 <.L62>
    1372:	60 cf       	rjmp	.-320    	; 0x1234 <.L78>

00001374 <.L90>:
    1374:	8b 2c       	mov	r8, r11
    1376:	fb cf       	rjmp	.-10     	; 0x136e <.L60>

00001378 <.L92>:
    1378:	61 2c       	mov	r6, r1
    137a:	66 cf       	rjmp	.-308    	; 0x1248 <.L65>

0000137c <.L66>:
    137c:	87 2d       	mov	r24, r7
    137e:	86 78       	andi	r24, 0x86	; 134
    1380:	88 23       	and	r24, r24
    1382:	09 f4       	brne	.+2      	; 0x1386 <L0^A+0x2>

00001384 <L0^A>:
    1384:	73 cf       	rjmp	.-282    	; 0x126c <.L73>
    1386:	8b e2       	ldi	r24, 0x2B	; 43
    1388:	71 fe       	sbrs	r7, 1
    138a:	80 e2       	ldi	r24, 0x20	; 32
    138c:	77 fc       	sbrc	r7, 7
    138e:	8d e2       	ldi	r24, 0x2D	; 45
    1390:	b6 01       	movw	r22, r12
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	69 cf       	rjmp	.-302    	; 0x1268 <.L132>

00001396 <.L74>:
    1396:	b6 01       	movw	r22, r12
    1398:	80 e3       	ldi	r24, 0x30	; 48
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <fputc>
    13a0:	9a 94       	dec	r9
    13a2:	64 cf       	rjmp	.-312    	; 0x126c <.L73>

000013a4 <.L79>:
    13a4:	8f ef       	ldi	r24, 0xFF	; 255
    13a6:	9f ef       	ldi	r25, 0xFF	; 255
    13a8:	83 ce       	rjmp	.-762    	; 0x10b0 <.L1>

000013aa <strnlen_P>:
    13aa:	fc 01       	movw	r30, r24

000013ac <.L_strnlen_P_loop>:
    13ac:	05 90       	lpm	r0, Z+
    13ae:	61 50       	subi	r22, 0x01	; 1
    13b0:	70 40       	sbci	r23, 0x00	; 0
    13b2:	01 10       	cpse	r0, r1
    13b4:	d8 f7       	brcc	.-10     	; 0x13ac <.L_strnlen_P_loop>
    13b6:	80 95       	com	r24
    13b8:	90 95       	com	r25
    13ba:	8e 0f       	add	r24, r30
    13bc:	9f 1f       	adc	r25, r31
    13be:	08 95       	ret

000013c0 <strnlen>:
    13c0:	fc 01       	movw	r30, r24

000013c2 <.L_strnlen_loop>:
    13c2:	61 50       	subi	r22, 0x01	; 1
    13c4:	70 40       	sbci	r23, 0x00	; 0
    13c6:	01 90       	ld	r0, Z+
    13c8:	01 10       	cpse	r0, r1
    13ca:	d8 f7       	brcc	.-10     	; 0x13c2 <.L_strnlen_loop>
    13cc:	80 95       	com	r24
    13ce:	90 95       	com	r25
    13d0:	8e 0f       	add	r24, r30
    13d2:	9f 1f       	adc	r25, r31
    13d4:	08 95       	ret

000013d6 <fputc>:
    13d6:	0f 93       	push	r16
    13d8:	1f 93       	push	r17
    13da:	cf 93       	push	r28
    13dc:	df 93       	push	r29
    13de:	18 2f       	mov	r17, r24
    13e0:	09 2f       	mov	r16, r25
    13e2:	eb 01       	movw	r28, r22
    13e4:	8b 81       	ldd	r24, Y+3	; 0x03
    13e6:	81 fd       	sbrc	r24, 1
    13e8:	09 c0       	rjmp	.+18     	; 0x13fc <.L2>

000013ea <.L7>:
    13ea:	1f ef       	ldi	r17, 0xFF	; 255
    13ec:	0f ef       	ldi	r16, 0xFF	; 255

000013ee <.L3>:
    13ee:	81 2f       	mov	r24, r17
    13f0:	90 2f       	mov	r25, r16
    13f2:	df 91       	pop	r29
    13f4:	cf 91       	pop	r28
    13f6:	1f 91       	pop	r17
    13f8:	0f 91       	pop	r16
    13fa:	08 95       	ret

000013fc <.L2>:
    13fc:	82 ff       	sbrs	r24, 2
    13fe:	14 c0       	rjmp	.+40     	; 0x1428 <.L4>
    1400:	2e 81       	ldd	r18, Y+6	; 0x06
    1402:	3f 81       	ldd	r19, Y+7	; 0x07
    1404:	8c 81       	ldd	r24, Y+4	; 0x04
    1406:	9d 81       	ldd	r25, Y+5	; 0x05
    1408:	28 17       	cp	r18, r24
    140a:	39 07       	cpc	r19, r25
    140c:	3c f4       	brge	.+14     	; 0x141c <.L8>
    140e:	e8 81       	ld	r30, Y
    1410:	f9 81       	ldd	r31, Y+1	; 0x01
    1412:	cf 01       	movw	r24, r30
    1414:	01 96       	adiw	r24, 0x01	; 1
    1416:	99 83       	std	Y+1, r25	; 0x01
    1418:	88 83       	st	Y, r24
    141a:	10 83       	st	Z, r17

0000141c <.L8>:
    141c:	8e 81       	ldd	r24, Y+6	; 0x06
    141e:	9f 81       	ldd	r25, Y+7	; 0x07
    1420:	01 96       	adiw	r24, 0x01	; 1
    1422:	9f 83       	std	Y+7, r25	; 0x07
    1424:	8e 83       	std	Y+6, r24	; 0x06
    1426:	e3 cf       	rjmp	.-58     	; 0x13ee <.L3>

00001428 <.L4>:
    1428:	e8 85       	ldd	r30, Y+8	; 0x08
    142a:	f9 85       	ldd	r31, Y+9	; 0x09
    142c:	81 2f       	mov	r24, r17
    142e:	19 95       	eicall
    1430:	89 2b       	or	r24, r25
    1432:	a1 f3       	breq	.-24     	; 0x141c <.L8>
    1434:	da cf       	rjmp	.-76     	; 0x13ea <.L7>

00001436 <__ultoa_invert>:
    1436:	fa 01       	movw	r30, r20
    1438:	aa 27       	eor	r26, r26
    143a:	28 30       	cpi	r18, 0x08	; 8
    143c:	51 f1       	breq	.+84     	; 0x1492 <.L_oct>
    143e:	20 31       	cpi	r18, 0x10	; 16
    1440:	81 f1       	breq	.+96     	; 0x14a2 <.L_hex>
    1442:	e8 94       	clt

00001444 <.L_dec_loop>:
    1444:	6f 93       	push	r22
    1446:	6e 7f       	andi	r22, 0xFE	; 254
    1448:	6e 5f       	subi	r22, 0xFE	; 254
    144a:	7f 4f       	sbci	r23, 0xFF	; 255
    144c:	8f 4f       	sbci	r24, 0xFF	; 255
    144e:	9f 4f       	sbci	r25, 0xFF	; 255
    1450:	af 4f       	sbci	r26, 0xFF	; 255
    1452:	b1 e0       	ldi	r27, 0x01	; 1
    1454:	3e d0       	rcall	.+124    	; 0x14d2 <.L_div_add>
    1456:	b4 e0       	ldi	r27, 0x04	; 4
    1458:	3c d0       	rcall	.+120    	; 0x14d2 <.L_div_add>
    145a:	67 0f       	add	r22, r23
    145c:	78 1f       	adc	r23, r24
    145e:	89 1f       	adc	r24, r25
    1460:	9a 1f       	adc	r25, r26
    1462:	a1 1d       	adc	r26, r1
    1464:	68 0f       	add	r22, r24
    1466:	79 1f       	adc	r23, r25
    1468:	8a 1f       	adc	r24, r26
    146a:	91 1d       	adc	r25, r1
    146c:	a1 1d       	adc	r26, r1
    146e:	6a 0f       	add	r22, r26
    1470:	71 1d       	adc	r23, r1
    1472:	81 1d       	adc	r24, r1
    1474:	91 1d       	adc	r25, r1
    1476:	a1 1d       	adc	r26, r1
    1478:	20 d0       	rcall	.+64     	; 0x14ba <.L_lsr_4>
    147a:	09 f4       	brne	.+2      	; 0x147e <.L1^B1>
    147c:	68 94       	set

0000147e <.L1^B1>:
    147e:	3f 91       	pop	r19
    1480:	2a e0       	ldi	r18, 0x0A	; 10
    1482:	26 9f       	mul	r18, r22
    1484:	11 24       	eor	r1, r1
    1486:	30 19       	sub	r19, r0
    1488:	30 5d       	subi	r19, 0xD0	; 208
    148a:	31 93       	st	Z+, r19
    148c:	de f6       	brtc	.-74     	; 0x1444 <.L_dec_loop>

0000148e <.L_eos>:
    148e:	cf 01       	movw	r24, r30
    1490:	08 95       	ret

00001492 <.L_oct>:
    1492:	46 2f       	mov	r20, r22
    1494:	47 70       	andi	r20, 0x07	; 7
    1496:	40 5d       	subi	r20, 0xD0	; 208
    1498:	41 93       	st	Z+, r20
    149a:	b3 e0       	ldi	r27, 0x03	; 3
    149c:	0f d0       	rcall	.+30     	; 0x14bc <.L_lsr>
    149e:	c9 f7       	brne	.-14     	; 0x1492 <.L_oct>
    14a0:	f6 cf       	rjmp	.-20     	; 0x148e <.L_eos>

000014a2 <.L_hex>:
    14a2:	46 2f       	mov	r20, r22
    14a4:	4f 70       	andi	r20, 0x0F	; 15
    14a6:	40 5d       	subi	r20, 0xD0	; 208
    14a8:	4a 33       	cpi	r20, 0x3A	; 58
    14aa:	18 f0       	brcs	.+6      	; 0x14b2 <.L3^B1>
    14ac:	49 5d       	subi	r20, 0xD9	; 217
    14ae:	31 fd       	sbrc	r19, 1
    14b0:	40 52       	subi	r20, 0x20	; 32

000014b2 <.L3^B1>:
    14b2:	41 93       	st	Z+, r20
    14b4:	02 d0       	rcall	.+4      	; 0x14ba <.L_lsr_4>
    14b6:	a9 f7       	brne	.-22     	; 0x14a2 <.L_hex>
    14b8:	ea cf       	rjmp	.-44     	; 0x148e <.L_eos>

000014ba <.L_lsr_4>:
    14ba:	b4 e0       	ldi	r27, 0x04	; 4

000014bc <.L_lsr>:
    14bc:	a6 95       	lsr	r26
    14be:	97 95       	ror	r25
    14c0:	87 95       	ror	r24
    14c2:	77 95       	ror	r23
    14c4:	67 95       	ror	r22
    14c6:	ba 95       	dec	r27
    14c8:	c9 f7       	brne	.-14     	; 0x14bc <.L_lsr>
    14ca:	00 97       	sbiw	r24, 0x00	; 0
    14cc:	61 05       	cpc	r22, r1
    14ce:	71 05       	cpc	r23, r1
    14d0:	08 95       	ret

000014d2 <.L_div_add>:
    14d2:	9b 01       	movw	r18, r22
    14d4:	ac 01       	movw	r20, r24
    14d6:	0a 2e       	mov	r0, r26

000014d8 <.L7^B1>:
    14d8:	06 94       	lsr	r0
    14da:	57 95       	ror	r21
    14dc:	47 95       	ror	r20
    14de:	37 95       	ror	r19
    14e0:	27 95       	ror	r18
    14e2:	ba 95       	dec	r27
    14e4:	c9 f7       	brne	.-14     	; 0x14d8 <.L7^B1>
    14e6:	62 0f       	add	r22, r18
    14e8:	73 1f       	adc	r23, r19
    14ea:	84 1f       	adc	r24, r20
    14ec:	95 1f       	adc	r25, r21
    14ee:	a0 1d       	adc	r26, r0
    14f0:	08 95       	ret

000014f2 <_exit>:
    14f2:	f8 94       	cli

000014f4 <__stop_program>:
    14f4:	ff cf       	rjmp	.-2      	; 0x14f4 <__stop_program>

000014f6 <L0^A>:
    14f6:	e6 00       	.word	0x00e6	; ????
    14f8:	e8 00       	.word	0x00e8	; ????
    14fa:	e8 00       	.word	0x00e8	; ????
    14fc:	e8 00       	.word	0x00e8	; ????
    14fe:	e8 00       	.word	0x00e8	; ????
    1500:	e8 00       	.word	0x00e8	; ????
    1502:	e8 00       	.word	0x00e8	; ????
    1504:	e8 00       	.word	0x00e8	; ????
    1506:	e8 00       	.word	0x00e8	; ????
    1508:	e8 00       	.word	0x00e8	; ????
    150a:	e8 00       	.word	0x00e8	; ????
    150c:	e8 00       	.word	0x00e8	; ????
    150e:	e8 00       	.word	0x00e8	; ????
    1510:	e8 00       	.word	0x00e8	; ????
    1512:	e8 00       	.word	0x00e8	; ????
    1514:	e8 00       	.word	0x00e8	; ????
    1516:	c7 00       	.word	0x00c7	; ????
    1518:	c7 00       	.word	0x00c7	; ????
    151a:	c7 00       	.word	0x00c7	; ????
    151c:	c7 00       	.word	0x00c7	; ????
    151e:	c7 00       	.word	0x00c7	; ????
    1520:	c7 00       	.word	0x00c7	; ????
    1522:	c7 00       	.word	0x00c7	; ????
    1524:	c7 00       	.word	0x00c7	; ????
    1526:	c7 00       	.word	0x00c7	; ????
    1528:	c7 00       	.word	0x00c7	; ????
    152a:	e8 00       	.word	0x00e8	; ????
    152c:	e8 00       	.word	0x00e8	; ????
    152e:	e8 00       	.word	0x00e8	; ????
    1530:	e8 00       	.word	0x00e8	; ????
    1532:	e8 00       	.word	0x00e8	; ????
    1534:	e8 00       	.word	0x00e8	; ????
    1536:	e8 00       	.word	0x00e8	; ????
    1538:	c5 00       	.word	0x00c5	; ????
    153a:	ea 00       	.word	0x00ea	; ????
    153c:	ce 00       	.word	0x00ce	; ????
    153e:	d0 00       	.word	0x00d0	; ????
    1540:	d2 00       	.word	0x00d2	; ????
    1542:	d4 00       	.word	0x00d4	; ????
    1544:	e8 00       	.word	0x00e8	; ????
    1546:	e8 00       	.word	0x00e8	; ????
    1548:	e8 00       	.word	0x00e8	; ????
    154a:	e8 00       	.word	0x00e8	; ????
    154c:	e8 00       	.word	0x00e8	; ????
    154e:	d6 00       	.word	0x00d6	; ????
    1550:	e8 00       	.word	0x00e8	; ????
    1552:	d8 00       	.word	0x00d8	; ????
    1554:	da 00       	.word	0x00da	; ????
    1556:	dc 00       	.word	0x00dc	; ????
    1558:	e8 00       	.word	0x00e8	; ????
    155a:	de 00       	.word	0x00de	; ????
    155c:	e0 00       	.word	0x00e0	; ????
    155e:	e2 00       	.word	0x00e2	; ????
    1560:	e4 00       	.word	0x00e4	; ????
