<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Nov 30 00:17:23 2017" VIVADOVERSION="2017.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="DataSel8b41" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="1" NAME="Sel" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Core" PORT="sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Core" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Core" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="C" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_C">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Core" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_D">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Core" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="Y" RIGHT="0" SIGIS="undef" SIGNAME="Core_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Core" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/Core" HWVERSION="1.0" INSTANCE="Core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_4_to_1_mux_vector" VLNV="xilinx.com:xup:xup_4_to_1_mux_vector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="8"/>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="DataSel8b41_xup_4_to_1_mux_vector_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="Core_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
