# âš™ï¸ Week 6 â€” Day 2

## ğŸ§© Good Floorplan vs Bad Floorplan & Introduction to Library Cells

**Objective:**

The second day of Week 6 dives into one of the most essential parts of ASIC physical design â€” **floorplanning** and **placement**, followed by a conceptual look at how **standard cells are designed and characterized**.

This session builds upon the synthesized netlist generated earlier and introduces how the chip area, pins, and cell positions are decided within the silicon die.

---

## ğŸ§± 1. Chip Floorplanning

### ğŸ”¹ What is Floorplanning?

Floorplanning is the stage where logical blocks, standard cells, and I/O pins are arranged inside the chipâ€™s core area.

A well-designed floorplan ensures:

- Proper connectivity among modules and pins
- Efficient utilization of silicon area
- Minimal routing congestion and timing issues
- A balanced power network across the die
    
    ![1.png](attachment:37b0d7dc-06ea-465d-ade3-f64b475d2e4b:1.png)
    

---

### âš™ï¸ Key Parameters

### â¤ Utilization Factor

The ratio between the area occupied by standard cells and the total core area:

UtilizationÂ Factor=AreaÂ ofÂ StandardÂ CellsTotalÂ CoreÂ AreaUtilization\ Factor = \frac{Area\ of\ Standard\ Cells}{Total\ Core\ Area}

UtilizationÂ Factor=TotalÂ CoreÂ AreaAreaÂ ofÂ StandardÂ Cells

For good design practices, itâ€™s kept between **0.5â€“0.7 (50â€“70%)**, allowing enough whitespace for routing and future optimizations.

### â¤ Aspect Ratio

Defined as:

AspectÂ Ratio=HeightWidthAspect\ Ratio = \frac{Height}{Width}

AspectÂ Ratio=WidthHeight

A near-square aspect ratio (**â‰ˆ 1**) helps in maintaining uniform routing density and balanced performance across the chip.

---

## âš¡ 2. Power Planning

Power planning defines how **VDD** and **VSS** lines are distributed across the die.

Its goal is to reduce **IR drop** and **ground bounce** by ensuring a steady supply of power to every region of the chip.

- **IR Drop:** Voltage reduction due to metal line resistance.
- **Ground Bounce:** Voltage fluctuation in ground due to switching current.

A strong power grid ensures consistent performance and minimizes noise effects.

![2.png](attachment:05e84176-b3d2-41a3-b3dd-b81ee82ee570:2.png)

---

## ğŸ“ 3. Pin Placement

Pin placement is critical for timing and congestion optimization.

The positioning of pins affects how long interconnections will be and how many buffers are needed.

Common methods include:

- **Equidistant Pin Placement:** Pins spaced evenly on the boundary.
- **Clustered Pin Placement:** Pins grouped based on module connectivity.

![3.png](attachment:5fd5a8c2-aa50-45c5-b7f2-1847a3e4ed1c:3.png)

---

## ğŸ§° 4. Running Floorplan in OpenLANE

Once synthesis is complete, floorplanning can be executed using OpenLANEâ€™s interactive shell:

AS usually follow the day1 steps to open the docker frome openlane folder and proceed from the synthesis part of day1 task 

![4.png](attachment:b3fa075b-e4a2-4a41-85ec-6a976795a120:4.png)

1st move to the openlane folder and follow the below cmds :

```bash
cd Desktop/work/tools/openlane_working_dir/openlane/
```

```bash
docker

%./flow.tcl -interactive

%package require openlane 0.9

%prep -design picorv32a

%run_synthesis

%run_floorplan

```

![5.png](attachment:62eb0b48-1891-4eab-9eb9-694617f9c6fc:5.png)

This generates a **DEF file (`.def`)**, which defines the die size, core area, pin positions, and power grid structure.

---

### ğŸ“Š Floorplan Output Example

```
[INFO]: Running Floorplan...
[STEP 1]: Reading config.tcl
[STEP 2]: Creating Core Area
[STEP 3]: Inserting Tapcells & Decaps
[STEP 4]: Generating pin placement
[INFO]: Floorplan completed successfully.

```

![6.png](attachment:dd25ca57-b076-4421-aac5-94811089af22:6.png)

---

## â¡ï¸ 5. **ğŸ“ Die Area Calculation Â in microns**

FromÂ `picorv32a.floorplan.def`Â :

```
DIEAREA ( 0 0 ) ( 660685 671405 )
1000 unit distance = 1 micron
```

**Die Width**Â = 660685 / 1000 = 660.685 Î¼m

**Die Height**Â = 671405 / 1000 = 671.405 Î¼m

**Area**Â = 660.685 Ã— 671.405 = 443,587.21 Î¼mÂ²

![7.png](attachment:384c77bf-5faf-40cf-84e5-6868f428a8a9:7.png)

---

## ğŸ§® 6. Viewing Floorplan in Magic

After running the floorplan, visualize the result using **Magic Layout Tool**.

Make sure the following files are present:

1. `sky130A.tech` â€” Technology file
2. `merged.lef` â€” Library Exchange Format
3. `picorv32a.floorplan.def` â€” Floorplan output

Command:

move to the repected folder accordingly, but in this cmd 

â€¼ï¸ cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/ (change according to yours) ğŸ‘‰ 10-11_16-17 ğŸ‘ˆ /results/floorplan/ â€¼ï¸

```bash
cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/11-11_08-25/results/floorplan/
```

Then follow the cmd below :

```bash
magic -T $PDK_ROOT/sky130A/libs.tech/magic/sky130A.tech \
      lef read ../../tmp/merged.lef \
      def read picorv32a.floorplan.def &
```

![8.png](attachment:e3ad75bc-9ea4-43f1-bb43-5dd5755c25fb:8.png)

![9.png](attachment:8e9b88b3-9f94-47ad-bbdf-b604d0eb4130:9.png)

You can now observe:

- Core boundaries
- Pin locations
- Tap and decap cell placements
    
    ![10.png](attachment:7dff9438-f4e3-4aee-a958-eed618b5c486:10.png)
    
    ![13.png](attachment:106f15ee-8733-4185-bb79-77146f81c52f:13.png)
    

---

## ğŸ§© 7. Placement Stage

### ğŸ”¸ What is Placement?

Placement determines **where each standard cell will physically sit** on the chip.

This step tries to minimize total wire length, meet timing constraints, and balance cell density.

It happens in **two phases**:

1. **Global Placement** â€” Initial coarse positioning
2. **Detailed Placement** â€” Fine-tuning and legalization (removes overlaps)

---

### ğŸ”§ Placement in OpenLANE

```bash
run_placement
```

![11.png](attachment:afac2753-0cb5-4771-a07a-be401192a4d7:11.png)

![12.png](attachment:f0c27cb6-3607-4382-8fdc-c37ee6744432:12.png)

![13.png](attachment:f0c04994-f807-4f6f-a7c7-4d89f130577d:13.png)

OpenLANE automatically optimizes cell positions and creates the **`picorv32a.placement.def`** file.

This file contains the coordinates of every placed cell and the finalized layout view.

![14.png](attachment:18d5fe5b-75f6-4f3e-9c63-8df337016c91:14.png)

---

### ğŸ” Viewing Placement in Magic

â€¼ï¸ cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/ (change according to yours) ğŸ‘‰ 10-11_16-17 ğŸ‘ˆ /results/floorplan/ â€¼ï¸

```bash
cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/11-11_08-25/results/floorplan/
```

To check placement visually:

```bash

magic -T $PDK_ROOT/sky130A/libs.tech/magic/sky130A.tech \
      lef read ../../tmp/merged.lef \
      def read picorv32a.placement.def &
```

![15.png](attachment:c0655b89-7aeb-4d97-8530-f6b5f509401c:15.png)

You can zoom in to verify the **standard-cell rows** and **cell orientations**.

Global and detailed placement steps can be verified through the Magic viewer.

![16.png](attachment:d373bdd5-f4a1-4c5e-9bae-0ec713a3dbe3:16.png)

---

## ğŸ§  8. Standard Cell Design & Characterization Flow

### ğŸ§© a) Cell Design Flow

Each standard cell (like inverter, NAND, etc.) goes through a series of steps before itâ€™s added to the library:

1. **Specification & Logic Design**
2. **Schematic Creation & Simulation**
3. **Layout Design (Physical view)**
4. **DRC & LVS Verification**
5. **Characterization (timing, power, function)**
6. **Library Generation (.lib, .lef, .gds)**

These verified cells become part of the standard cell library used in synthesis and placement.

---

### ğŸ§© b) Cell Characterization Flow

Characterization defines **how the cell behaves electrically** by extracting timing, power, and constraint data using SPICE simulations.

Steps:

1. Netlist Extraction
2. Parameter Specification
3. Model Selection
4. SPICE Simulation & Measurement
5. Model Generation
6. Verification & Validation

These models are stored in `.lib` format and help STA tools estimate delay and power accurately during synthesis.

---

## âœ… 9. Summary Table

| Step | Task | Tool / Command | Output File / Result |
| --- | --- | --- | --- |
| 1 | Run floorplan | `run_floorplan` | `picorv32a.floorplan.def` |
| 2 | Visualize layout | Magic | Floorplan view |
| 3 | Run placement | `run_placement` | `picorv32a.placement.def` |
| 4 | Visualize placement | Magic | Standard-cell arrangement |
| 5 | Study cell flow | Conceptual | Cell design & characterization diagrams |

---

## ğŸ”— Next Step

â¡ï¸ Proceed to **Day 3 â€” Custom Library Cell Design using Magic & ngspice**

Youâ€™ll create your own **CMOS inverter**, perform **DRC/LVS checks**, extract a **SPICE netlist**, and measure its **delay and power characteristics**.
