<map id="PlacementInfo::PlacementUnit::getNetsSetPtr" name="PlacementInfo::PlacementUnit::getNetsSetPtr">
<area shape="rect" id="node2" href="$class_parallel_c_l_b_packer.html#a921fb77be4e776ada5aeb0cc17e481e9" title="try to find a legal location for the given PlacementUnit when most of PlacementUnits are packed into ..." alt="" coords="269,5,413,47"/>
<area shape="rect" id="node6" href="$class_parallel_c_l_b_packer_1_1_packing_c_l_b_site.html#a8f89087f0c845cf7da3ca7cddf9b8f07" title="ParallelCLBPacker::\lPackingCLBSite::getHPWLChange\lForPU" alt="" coords="228,71,453,127"/>
<area shape="rect" id="node7" href="$class_placement_info.html#a95775eedfcf78e38eee85b5c6af6b72e" title="update the long path in the design and enhance their net weights " alt="" coords="251,152,431,193"/>
<area shape="rect" id="node3" href="$class_parallel_c_l_b_packer.html#a3760e55c0fd5a0b7898e106afa28f67f" title="handle the PlacementUnits that cannot be packed during the parallel procedure " alt="" coords="523,5,662,47"/>
<area shape="rect" id="node4" href="$class_parallel_c_l_b_packer.html#a2c5914557e975a42157ff48b25bebdc2" title="packing the PlacementUnits (which are compatible to CLB sites) into CLB sites " alt="" coords="732,5,871,47"/>
<area shape="rect" id="node5" href="$class_a_m_f_placer.html#aca812cc7fbc4d53806148d7034ae3981" title="launch the analytical mixed&#45;size FPGA placement procedure " alt="" coords="919,13,1029,39"/>
<area shape="rect" id="node8" href="$class_placement_info.html#ab3e0f7abb94737992d90bc284d1a7116" title="PlacementInfo::setBELType\lForCells" alt="" coords="501,152,684,193"/>
</map>
