#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555575317b0 .scope module, "tb_ramDmaCi" "tb_ramDmaCi" 2 3;
 .timescale 0 0;
v0x55555756dc90_0 .net "EXITci_addressDataOut", 31 0, L_0x55555757fea0;  1 drivers
v0x55555756dda0_0 .net "EXITci_beginTransactionOut", 0 0, L_0x55555757ff60;  1 drivers
v0x55555756de70_0 .net "EXITci_burstSizeOut", 7 0, v0x55555756b4c0_0;  1 drivers
v0x55555756df70_0 .net "EXITci_byteEnablesOut", 3 0, v0x55555756b8e0_0;  1 drivers
v0x55555756e040_0 .net "EXITci_dataValidOut", 0 0, L_0x555557580080;  1 drivers
v0x55555756e0e0_0 .net "EXITci_exitTransactionOut", 0 0, L_0x55555757fde0;  1 drivers
v0x55555756e1b0_0 .net "EXITci_readNotWriteOut", 0 0, v0x55555756c2c0_0;  1 drivers
v0x55555756e280_0 .net "EXITci_requestTransaction", 0 0, L_0x555557580530;  1 drivers
v0x55555756e350_0 .var "block_output", 31 0;
v0x55555756e3f0_0 .var "clock", 0 0;
v0x55555756e490_0 .net "data_out", 31 0, v0x55555756c4e0_0;  1 drivers
v0x55555756e530_0 .net "done", 0 0, L_0x55555754ed50;  1 drivers
v0x55555756e600_0 .var "reset", 0 0;
v0x55555756e6d0_0 .var "s_addressDataIn", 31 0;
v0x55555756e7a0_0 .var "s_busErrorIn", 0 0;
v0x55555756e870_0 .var "s_busyIn", 0 0;
v0x55555756e940_0 .var "s_ciN", 7 0;
v0x55555756ea10_0 .var "s_dataValidIn", 0 0;
v0x55555756eae0_0 .var "s_endTransactionIn", 0 0;
v0x55555756ebb0_0 .var "s_start", 0 0;
v0x55555756ec80_0 .var "s_transactionGranted", 0 0;
v0x55555756ed50_0 .var "s_valueA", 31 0;
v0x55555756ee20_0 .var "s_valueB", 31 0;
E_0x5555574effb0 .event negedge, v0x55555756c420_0;
S_0x5555574ecd20 .scope module, "DUT" "ramDmaCi" 2 46, 3 1 0, S_0x5555575317b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "requestTransaction";
    .port_info 7 /INPUT 1 "transactionGranted";
    .port_info 8 /INPUT 32 "addressDataIn";
    .port_info 9 /INPUT 1 "endTransactionIn";
    .port_info 10 /INPUT 1 "dataValidIn";
    .port_info 11 /INPUT 1 "busErrorIn";
    .port_info 12 /INPUT 1 "busyIn";
    .port_info 13 /OUTPUT 32 "addressDataOut";
    .port_info 14 /OUTPUT 4 "byteEnablesOut";
    .port_info 15 /OUTPUT 8 "burstSizeOut";
    .port_info 16 /OUTPUT 1 "readNotWriteOut";
    .port_info 17 /OUTPUT 1 "beginTransactionOut";
    .port_info 18 /OUTPUT 1 "endTransactionOut";
    .port_info 19 /OUTPUT 1 "dataValidOut";
    .port_info 20 /OUTPUT 1 "done";
    .port_info 21 /OUTPUT 32 "result";
P_0x555557517f50 .param/l "CAZZO" 1 3 45, C4<1100>;
P_0x555557517f90 .param/l "ERROR" 1 3 44, C4<1011>;
P_0x555557517fd0 .param/l "FINISH_WRITE" 1 3 42, C4<1001>;
P_0x555557518010 .param/l "FINISH_WRITE_2" 1 3 43, C4<1010>;
P_0x555557518050 .param/l "IDLE" 1 3 33, C4<0000>;
P_0x555557518090 .param/l "INIT_BURST_R" 1 3 37, C4<0100>;
P_0x5555575180d0 .param/l "INIT_BURST_W" 1 3 40, C4<0111>;
P_0x555557518110 .param/l "INIT_R" 1 3 34, C4<0001>;
P_0x555557518150 .param/l "INIT_W" 1 3 35, C4<0010>;
P_0x555557518190 .param/l "READ" 1 3 38, C4<0101>;
P_0x5555575181d0 .param/l "REQUEST_BUS_R" 1 3 36, C4<0011>;
P_0x555557518210 .param/l "REQUEST_BUS_W" 1 3 39, C4<0110>;
P_0x555557518250 .param/l "WRITE" 1 3 41, C4<1000>;
P_0x555557518290 .param/l "customId" 0 3 1, C4<00001111>;
L_0x55555754e9a0 .functor AND 1, L_0x55555756ef10, v0x55555756ebb0_0, C4<1>, C4<1>;
L_0x55555754ed50 .functor BUFZ 1, v0x55555756bee0_0, C4<0>, C4<0>, C4<0>;
L_0x55555754f110 .functor NOT 1, v0x55555756e3f0_0, C4<0>, C4<0>, C4<0>;
L_0x55555754f4c0 .functor AND 1, L_0x55555756f170, L_0x55555757f4e0, C4<1>, C4<1>;
L_0x555557535db0 .functor AND 1, L_0x55555754f4c0, L_0x55555754e9a0, C4<1>, C4<1>;
L_0x55555753bec0 .functor AND 1, L_0x555557535db0, L_0x55555757f7c0, C4<1>, C4<1>;
L_0x555557540600 .functor AND 1, L_0x55555757fa20, L_0x55555757fb60, C4<1>, C4<1>;
L_0x55555757fde0 .functor BUFZ 1, v0x55555756d220_0, C4<0>, C4<0>, C4<0>;
L_0x55555757fea0 .functor BUFZ 32, v0x55555756cc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555757ff60 .functor BUFZ 1, v0x55555756c5c0_0, C4<0>, C4<0>, C4<0>;
L_0x555557580080 .functor BUFZ 1, v0x55555756ce00_0, C4<0>, C4<0>, C4<0>;
L_0x555557580370 .functor OR 1, L_0x5555575800f0, L_0x555557580240, C4<0>, C4<0>;
L_0x555557580870 .functor BUFZ 32, v0x55555756c920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f2b483b7018 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v0x555557569da0_0 .net/2u *"_ivl_0", 7 0, L_0x7f2b483b7018;  1 drivers
v0x555557569ea0_0 .net *"_ivl_11", 0 0, L_0x55555756f170;  1 drivers
v0x555557569f80_0 .net *"_ivl_13", 21 0, L_0x55555756f260;  1 drivers
v0x55555756a040_0 .net *"_ivl_14", 31 0, L_0x55555756f300;  1 drivers
L_0x7f2b483b7060 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55555756a120_0 .net *"_ivl_17", 9 0, L_0x7f2b483b7060;  1 drivers
L_0x7f2b483b70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555756a200_0 .net/2u *"_ivl_18", 31 0, L_0x7f2b483b70a8;  1 drivers
v0x55555756a2e0_0 .net *"_ivl_2", 0 0, L_0x55555756ef10;  1 drivers
v0x55555756a3a0_0 .net *"_ivl_20", 0 0, L_0x55555757f4e0;  1 drivers
v0x55555756a460_0 .net *"_ivl_23", 0 0, L_0x55555754f4c0;  1 drivers
v0x55555756a520_0 .net *"_ivl_25", 0 0, L_0x555557535db0;  1 drivers
L_0x7f2b483b70f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55555756a5e0_0 .net/2u *"_ivl_26", 3 0, L_0x7f2b483b70f0;  1 drivers
v0x55555756a6c0_0 .net *"_ivl_28", 0 0, L_0x55555757f7c0;  1 drivers
L_0x7f2b483b7138 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55555756a780_0 .net/2u *"_ivl_32", 3 0, L_0x7f2b483b7138;  1 drivers
v0x55555756a860_0 .net *"_ivl_34", 0 0, L_0x55555757fa20;  1 drivers
L_0x7f2b483b7180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55555756a920_0 .net/2u *"_ivl_36", 8 0, L_0x7f2b483b7180;  1 drivers
v0x55555756aa00_0 .net *"_ivl_38", 0 0, L_0x55555757fb60;  1 drivers
L_0x7f2b483b71c8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55555756aac0_0 .net/2u *"_ivl_52", 3 0, L_0x7f2b483b71c8;  1 drivers
v0x55555756aba0_0 .net *"_ivl_54", 0 0, L_0x5555575800f0;  1 drivers
L_0x7f2b483b7210 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55555756ac60_0 .net/2u *"_ivl_56", 3 0, L_0x7f2b483b7210;  1 drivers
v0x55555756ad40_0 .net *"_ivl_58", 0 0, L_0x555557580240;  1 drivers
v0x55555756ae00_0 .net *"_ivl_61", 0 0, L_0x555557580370;  1 drivers
L_0x7f2b483b7258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555756aec0_0 .net/2u *"_ivl_62", 0 0, L_0x7f2b483b7258;  1 drivers
L_0x7f2b483b72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555756afa0_0 .net/2u *"_ivl_64", 0 0, L_0x7f2b483b72a0;  1 drivers
L_0x7f2b483b72e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555756b080_0 .net *"_ivl_71", 7 0, L_0x7f2b483b72e8;  1 drivers
v0x55555756b160_0 .net "addressDataIn", 31 0, v0x55555756e6d0_0;  1 drivers
v0x55555756b240_0 .net "addressDataOut", 31 0, L_0x55555757fea0;  alias, 1 drivers
v0x55555756b320_0 .net "beginTransactionOut", 0 0, L_0x55555757ff60;  alias, 1 drivers
v0x55555756b3e0_0 .var "block_size", 9 0;
v0x55555756b4c0_0 .var "burstSizeOut", 7 0;
v0x55555756b5a0_0 .var "burst_size", 7 0;
v0x55555756b680_0 .net "busErrorIn", 0 0, v0x55555756e7a0_0;  1 drivers
v0x55555756b740_0 .var "bus_start_address", 31 0;
v0x55555756b820_0 .net "busyIn", 0 0, v0x55555756e870_0;  1 drivers
v0x55555756b8e0_0 .var "byteEnablesOut", 3 0;
v0x55555756b9c0_0 .net "ciN", 7 0, v0x55555756e940_0;  1 drivers
v0x55555756baa0_0 .net "clock", 0 0, v0x55555756e3f0_0;  1 drivers
v0x55555756bb40_0 .var "control_reg", 1 0;
v0x55555756bc00_0 .net "dataValidIn", 0 0, v0x55555756ea10_0;  1 drivers
v0x55555756bcc0_0 .net "dataValidOut", 0 0, L_0x555557580080;  alias, 1 drivers
v0x55555756bd80_0 .net "dataoutB", 31 0, v0x5555575698e0_0;  1 drivers
v0x55555756be40_0 .net "done", 0 0, L_0x55555754ed50;  alias, 1 drivers
v0x55555756bee0_0 .var "done_int", 0 0;
v0x55555756bfa0_0 .net "endTransactionIn", 0 0, v0x55555756eae0_0;  1 drivers
v0x55555756c060_0 .net "endTransactionOut", 0 0, L_0x55555757fde0;  alias, 1 drivers
v0x55555756c120_0 .var "memory_start_address", 8 0;
v0x55555756c200_0 .net "partial", 31 0, v0x555557540750_0;  1 drivers
v0x55555756c2c0_0 .var "readNotWriteOut", 0 0;
v0x55555756c360_0 .net "requestTransaction", 0 0, L_0x555557580530;  alias, 1 drivers
v0x55555756c420_0 .net "reset", 0 0, v0x55555756e600_0;  1 drivers
v0x55555756c4e0_0 .var "result", 31 0;
v0x55555756c5c0_0 .var "s_beginTransactionOutReg", 0 0;
v0x55555756c680_0 .var "s_blockCountReg", 9 0;
v0x55555756c760_0 .var "s_burstCountReg", 7 0;
v0x55555756c840_0 .var "s_busAddressReg", 31 0;
v0x55555756c920_0 .var "s_busDataInReg", 31 0;
v0x55555756ca00_0 .net "s_busDataInReg_input", 31 0, L_0x555557580870;  1 drivers
v0x55555756cac0_0 .var "s_busDataInValidReg", 0 0;
v0x55555756cb60_0 .net "s_busDataInValidReg_input", 8 0, L_0x555557580730;  1 drivers
v0x55555756cc40_0 .var "s_busDataOutReg", 31 0;
v0x55555756cd20_0 .var "s_cazzo", 31 0;
v0x55555756ce00_0 .var "s_dataValidOutReg", 0 0;
v0x55555756cec0_0 .var "s_dmaState", 3 0;
v0x55555756cfa0_0 .var "s_dmaStateNext", 3 0;
v0x55555756d080_0 .var "s_eddai", 31 0;
v0x55555756d160_0 .var "s_endTransactionInReg", 0 0;
v0x55555756d220_0 .var "s_endTransactionOutReg", 0 0;
v0x55555756d2e0_0 .var "s_memoryAddressReg", 8 0;
v0x55555756d3a0_0 .var "s_reading", 0 0;
v0x55555756d440_0 .net "s_startCi", 0 0, L_0x55555754e9a0;  1 drivers
v0x55555756d500_0 .var "s_startTransactionReg", 0 0;
v0x55555756d5c0_0 .net "start", 0 0, v0x55555756ebb0_0;  1 drivers
v0x55555756d680_0 .var "status_reg", 1 0;
v0x55555756d760_0 .net "transactionGranted", 0 0, v0x55555756ec80_0;  1 drivers
v0x55555756d820_0 .net "valueA", 31 0, v0x55555756ed50_0;  1 drivers
v0x55555756d900_0 .net "valueB", 31 0, v0x55555756ee20_0;  1 drivers
E_0x5555574f0570 .event negedge, v0x55555754f260_0;
E_0x5555574b6600/0 .event anyedge, v0x55555756cec0_0, v0x55555756c840_0, v0x55555756b820_0, v0x55555756cfa0_0;
E_0x5555574b6600/1 .event anyedge, v0x55555756cd20_0, v0x5555575698e0_0;
E_0x5555574b6600 .event/or E_0x5555574b6600/0, E_0x5555574b6600/1;
E_0x555557530e20/0 .event anyedge, v0x55555756cec0_0, v0x55555756bb40_0, v0x55555756d760_0, v0x55555756b680_0;
E_0x555557530e20/1 .event anyedge, v0x55555756bfa0_0, v0x55555756d160_0, v0x55555756c680_0, v0x55555756c760_0;
E_0x555557530e20/2 .event anyedge, v0x55555756b820_0;
E_0x555557530e20 .event/or E_0x555557530e20/0, E_0x555557530e20/1, E_0x555557530e20/2;
L_0x55555756ef10 .cmp/eq 8, v0x55555756e940_0, L_0x7f2b483b7018;
L_0x55555756f170 .part v0x55555756ed50_0, 9, 1;
L_0x55555756f260 .part v0x55555756ed50_0, 10, 22;
L_0x55555756f300 .concat [ 22 10 0 0], L_0x55555756f260, L_0x7f2b483b7060;
L_0x55555757f4e0 .cmp/eq 32, L_0x55555756f300, L_0x7f2b483b70a8;
L_0x55555757f7c0 .cmp/eq 4, v0x55555756cec0_0, L_0x7f2b483b70f0;
L_0x55555757fa20 .cmp/eq 4, v0x55555756cec0_0, L_0x7f2b483b7138;
L_0x55555757fb60 .cmp/ne 9, L_0x555557580730, L_0x7f2b483b7180;
L_0x55555757fd40 .part v0x55555756ed50_0, 0, 9;
L_0x5555575800f0 .cmp/eq 4, v0x55555756cec0_0, L_0x7f2b483b71c8;
L_0x555557580240 .cmp/eq 4, v0x55555756cec0_0, L_0x7f2b483b7210;
L_0x555557580530 .functor MUXZ 1, L_0x7f2b483b72a0, L_0x7f2b483b7258, L_0x555557580370, C4<>;
L_0x555557580730 .concat [ 1 8 0 0], v0x55555756cac0_0, L_0x7f2b483b72e8;
S_0x555557530aa0 .scope module, "myDmaMemory" "dmaMemory" 3 70, 4 1 0, S_0x5555574ecd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
v0x55555754eaf0_0 .net "addressA", 8 0, L_0x55555757fd40;  1 drivers
v0x55555754ee60_0 .net "addressB", 8 0, v0x55555756d2e0_0;  1 drivers
v0x55555754f260_0 .net "clockA", 0 0, v0x55555756e3f0_0;  alias, 1 drivers
v0x55555754f5d0_0 .net "clockB", 0 0, L_0x55555754f110;  1 drivers
v0x555557535ec0_0 .net "dataInA", 31 0, v0x55555756ee20_0;  alias, 1 drivers
v0x55555753bfd0_0 .net "dataInB", 31 0, L_0x555557580870;  alias, 1 drivers
v0x555557540750_0 .var "dataOutA", 31 0;
v0x5555575698e0_0 .var "dataOutB", 31 0;
v0x5555575699c0 .array "ram", 0 511, 31 0;
v0x555557569a80_0 .net "writeEnableA", 0 0, L_0x55555753bec0;  1 drivers
v0x555557569b40_0 .net "writeEnableB", 0 0, L_0x555557540600;  1 drivers
E_0x5555574e6890 .event posedge, v0x55555754f5d0_0;
E_0x555557531600 .event posedge, v0x55555754f260_0;
    .scope S_0x555557530aa0;
T_0 ;
    %wait E_0x555557531600;
    %load/vec4 v0x555557569a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555557535ec0_0;
    %load/vec4 v0x55555754eaf0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575699c0, 0, 4;
    %load/vec4 v0x555557535ec0_0;
    %assign/vec4 v0x555557540750_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55555754eaf0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555575699c0, 4;
    %assign/vec4 v0x555557540750_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555557530aa0;
T_1 ;
    %wait E_0x5555574e6890;
    %load/vec4 v0x555557569b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55555753bfd0_0;
    %load/vec4 v0x55555754ee60_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575699c0, 0, 4;
    %load/vec4 v0x55555753bfd0_0;
    %assign/vec4 v0x5555575698e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55555754ee60_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555575699c0, 4;
    %assign/vec4 v0x5555575698e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555574ecd20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756d3a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756b740_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55555756c120_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55555756b3e0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555756b5a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555756d680_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555756bb40_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555756cec0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555756cfa0_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55555756c680_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555756c760_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756d500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756cac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756c5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ce00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756d220_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756cc40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756cd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756d080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756c920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756c840_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55555756d2e0_0, 0, 9;
    %end;
    .thread T_2;
    .scope S_0x5555574ecd20;
T_3 ;
    %wait E_0x555557531600;
    %load/vec4 v0x55555756d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55555756d820_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55555756d820_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555756bb40_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x55555756d900_0;
    %assign/vec4 v0x55555756b740_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x55555756d900_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x55555756c120_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x55555756d900_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x55555756b3e0_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x55555756d900_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55555756b5a0_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x55555756d900_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x55555756bb40_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555756bee0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555756d3a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555756bb40_0, 0;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555756c4e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55555756d3a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x55555756d820_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.13 ;
    %load/vec4 v0x55555756c200_0;
    %assign/vec4 v0x55555756c4e0_0, 0;
    %jmp T_3.19;
T_3.14 ;
    %load/vec4 v0x55555756b740_0;
    %assign/vec4 v0x55555756c4e0_0, 0;
    %jmp T_3.19;
T_3.15 ;
    %load/vec4 v0x55555756c120_0;
    %pad/u 32;
    %assign/vec4 v0x55555756c4e0_0, 0;
    %jmp T_3.19;
T_3.16 ;
    %load/vec4 v0x55555756b3e0_0;
    %pad/u 32;
    %assign/vec4 v0x55555756c4e0_0, 0;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x55555756b5a0_0;
    %pad/u 32;
    %assign/vec4 v0x55555756c4e0_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x55555756d680_0;
    %pad/u 32;
    %assign/vec4 v0x55555756c4e0_0, 0;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555756bee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555756d3a0_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555756c4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555756bee0_0, 0;
T_3.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555756bb40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5555574ecd20;
T_4 ;
    %wait E_0x555557530e20;
    %load/vec4 v0x55555756cec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.0 ;
    %load/vec4 v0x55555756bb40_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %load/vec4 v0x55555756bb40_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_4.16, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.17, 9;
T_4.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.17, 9;
 ; End of false expr.
    %blend;
T_4.17;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.3 ;
    %load/vec4 v0x55555756d760_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.5 ;
    %load/vec4 v0x55555756b680_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.22, 4;
    %load/vec4 v0x55555756bfa0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.22;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %load/vec4 v0x55555756b680_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_4.23, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.24, 9;
T_4.23 ; End of true expr.
    %load/vec4 v0x55555756d160_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_4.25, 10;
    %load/vec4 v0x55555756c680_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 11, 4;
    %jmp/0 T_4.27, 11;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.28, 11;
T_4.27 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.28, 11;
 ; End of false expr.
    %blend;
T_4.28;
    %jmp/1 T_4.26, 10;
T_4.25 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_4.26, 10;
 ; End of false expr.
    %blend;
T_4.26;
    %jmp/0 T_4.24, 9;
 ; End of false expr.
    %blend;
T_4.24;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.6 ;
    %load/vec4 v0x55555756d760_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.8 ;
    %load/vec4 v0x55555756b680_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.33, 4;
    %load/vec4 v0x55555756bfa0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.33;
    %flag_set/vec4 8;
    %jmp/0 T_4.31, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_4.32, 8;
T_4.31 ; End of true expr.
    %load/vec4 v0x55555756b680_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_4.34, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.35, 9;
T_4.34 ; End of true expr.
    %load/vec4 v0x55555756c760_0;
    %cmpi/e 255, 0, 8;
    %flag_mov 10, 4;
    %jmp/0 T_4.36, 10;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_4.37, 10;
T_4.36 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_4.37, 10;
 ; End of false expr.
    %blend;
T_4.37;
    %jmp/0 T_4.35, 9;
 ; End of false expr.
    %blend;
T_4.35;
    %jmp/0 T_4.32, 8;
 ; End of false expr.
    %blend;
T_4.32;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x55555756b820_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.38, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_4.39, 8;
T_4.38 ; End of true expr.
    %load/vec4 v0x55555756c680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.40, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.41, 9;
T_4.40 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_4.41, 9;
 ; End of false expr.
    %blend;
T_4.41;
    %jmp/0 T_4.39, 8;
 ; End of false expr.
    %blend;
T_4.39;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x55555756d160_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.42, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.43, 8;
T_4.42 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_4.43, 8;
 ; End of false expr.
    %blend;
T_4.43;
    %assign/vec4 v0x55555756cfa0_0, 0;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5555574ecd20;
T_5 ;
    %wait E_0x5555574f0570;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_5.2;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x55555756b740_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.6, 4;
    %load/vec4 v0x55555756cac0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 9;
    %jmp/1 T_5.5, 9;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v0x55555756b820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.5;
    %jmp/0 T_5.3, 9;
    %load/vec4 v0x55555756c840_0;
    %addi 4, 0, 32;
    %jmp/1 T_5.4, 9;
T_5.3 ; End of true expr.
    %load/vec4 v0x55555756c840_0;
    %jmp/0 T_5.4, 9;
 ; End of false expr.
    %blend;
T_5.4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x55555756c840_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_5.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_5.10;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0x55555756b3e0_0;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.14, 4;
    %load/vec4 v0x55555756cac0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.14;
    %flag_set/vec4 9;
    %jmp/1 T_5.13, 9;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.15, 4;
    %load/vec4 v0x55555756b820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.15;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.13;
    %jmp/0 T_5.11, 9;
    %load/vec4 v0x55555756c680_0;
    %subi 1, 0, 10;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %load/vec4 v0x55555756c680_0;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x55555756c680_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_5.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_5.18;
    %flag_mov 8, 4;
    %jmp/0 T_5.16, 8;
    %load/vec4 v0x55555756c120_0;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.22, 4;
    %load/vec4 v0x55555756cac0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.22;
    %flag_set/vec4 9;
    %jmp/1 T_5.21, 9;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.23, 4;
    %load/vec4 v0x55555756b820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.21;
    %jmp/0 T_5.19, 9;
    %load/vec4 v0x55555756d2e0_0;
    %addi 1, 0, 9;
    %jmp/1 T_5.20, 9;
T_5.19 ; End of true expr.
    %load/vec4 v0x55555756d2e0_0;
    %jmp/0 T_5.20, 9;
 ; End of false expr.
    %blend;
T_5.20;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %assign/vec4 v0x55555756d2e0_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.24, 8;
    %load/vec4 v0x55555756b5a0_0;
    %pad/u 32;
    %load/vec4 v0x55555756c680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x55555756b5a0_0;
    %pad/u 10;
    %jmp/1 T_5.27, 9;
T_5.26 ; End of true expr.
    %load/vec4 v0x55555756c680_0;
    %subi 1, 0, 10;
    %jmp/0 T_5.27, 9;
 ; End of false expr.
    %blend;
T_5.27;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.30, 4;
    %load/vec4 v0x55555756b820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.30;
    %flag_set/vec4 9;
    %jmp/0 T_5.28, 9;
    %load/vec4 v0x55555756c760_0;
    %pad/u 10;
    %subi 1, 0, 10;
    %jmp/1 T_5.29, 9;
T_5.28 ; End of true expr.
    %load/vec4 v0x55555756c760_0;
    %pad/u 10;
    %jmp/0 T_5.29, 9;
 ; End of false expr.
    %blend;
T_5.29;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %pad/u 8;
    %assign/vec4 v0x55555756c760_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5555574ecd20;
T_6 ;
    %wait E_0x5555574b6600;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_6.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_6.2;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x55555756c840_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_6.3, 9;
    %load/vec4 v0x55555756b820_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 9, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.8, 4;
    %load/vec4 v0x55555756cfa0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %inv;
    %and;
T_6.7;
    %flag_set/vec4 10;
    %jmp/0 T_6.5, 10;
    %load/vec4 v0x55555756cd20_0;
    %jmp/1 T_6.6, 10;
T_6.5 ; End of true expr.
    %load/vec4 v0x55555756bd80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55555756bd80_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555756bd80_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555756bd80_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.6, 10;
 ; End of false expr.
    %blend;
T_6.6;
    %jmp/1 T_6.4, 9;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 9;
 ; End of false expr.
    %blend;
T_6.4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x55555756cd20_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5555574ecd20;
T_7 ;
    %wait E_0x5555574f0570;
    %load/vec4 v0x55555756b820_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x55555756b240_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55555756b240_0;
    %store/vec4 v0x55555756d080_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555574ecd20;
T_8 ;
    %wait E_0x555557531600;
    %load/vec4 v0x55555756c420_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x55555756cfa0_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x55555756cec0_0, 0;
    %load/vec4 v0x55555756bfa0_0;
    %load/vec4 v0x55555756c420_0;
    %inv;
    %and;
    %assign/vec4 v0x55555756d160_0, 0;
    %load/vec4 v0x55555756bc00_0;
    %assign/vec4 v0x55555756cac0_0, 0;
    %load/vec4 v0x55555756b160_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55555756b160_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555756b160_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555756b160_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555756c920_0, 0;
    %load/vec4 v0x55555756cd20_0;
    %assign/vec4 v0x55555756cc40_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_8.4;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x55555756c5c0_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_8.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.6, 8;
T_8.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.6, 8;
 ; End of false expr.
    %blend;
T_8.6;
    %assign/vec4 v0x55555756c2c0_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_8.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_8.9;
    %flag_mov 8, 4;
    %jmp/0 T_8.7, 8;
    %load/vec4 v0x55555756b5a0_0;
    %pad/u 32;
    %load/vec4 v0x55555756c680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_8.10, 9;
    %load/vec4 v0x55555756b5a0_0;
    %pad/u 10;
    %jmp/1 T_8.11, 9;
T_8.10 ; End of true expr.
    %load/vec4 v0x55555756c680_0;
    %subi 1, 0, 10;
    %jmp/0 T_8.11, 9;
 ; End of false expr.
    %blend;
T_8.11;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %pad/u 8;
    %assign/vec4 v0x55555756b4c0_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555756d680_0, 4, 5;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_8.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.15, 8;
T_8.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.15, 8;
 ; End of false expr.
    %blend;
T_8.15;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555756d680_0, 4, 5;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 8, 0, 4;
    %jmp/1 T_8.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 9, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_8.19, 4;
    %load/vec4 v0x55555756cfa0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.19;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_8.18;
    %flag_mov 8, 4;
    %jmp/0 T_8.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %assign/vec4 v0x55555756ce00_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 9, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_8.22, 4;
    %load/vec4 v0x55555756cfa0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.22;
    %flag_set/vec4 8;
    %jmp/0 T_8.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.21, 8;
T_8.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.21, 8;
 ; End of false expr.
    %blend;
T_8.21;
    %assign/vec4 v0x55555756d220_0, 0;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_8.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555756cec0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_8.25;
    %flag_mov 8, 4;
    %jmp/0 T_8.23, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_8.24, 8;
T_8.23 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_8.24, 8;
 ; End of false expr.
    %blend;
T_8.24;
    %assign/vec4 v0x55555756b8e0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555575317b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756ed50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555756e940_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756e350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756e6d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756eae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e870_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5555575317b0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e3f0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x55555756e3f0_0;
    %inv;
    %store/vec4 v0x55555756e3f0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e600_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x55555756e3f0_0;
    %inv;
    %store/vec4 v0x55555756e3f0_0, 0, 1;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x5555575317b0;
T_11 ;
    %vpi_call 2 40 "$dumpfile", "OUTPUT.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5555574ecd20 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5555575317b0;
T_12 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x55555756e940_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756ed50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 1;
    %wait E_0x5555574effb0;
    %pushi/vec4 2, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %wait E_0x5555574f0570;
    %wait E_0x5555574f0570;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ea10_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55555756e6d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %load/vec4 v0x55555756e6d0_0;
    %addi 10, 0, 32;
    %store/vec4 v0x55555756e6d0_0, 0, 32;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ea10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756e6d0_0, 0, 32;
    %wait E_0x5555574f0570;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756eae0_0, 0, 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756eae0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_12.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.11, 5;
    %jmp/1 T_12.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.10;
T_12.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %wait E_0x5555574f0570;
    %wait E_0x5555574f0570;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ea10_0, 0, 1;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x55555756e6d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_12.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.13, 5;
    %jmp/1 T_12.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %load/vec4 v0x55555756e6d0_0;
    %addi 10, 0, 32;
    %store/vec4 v0x55555756e6d0_0, 0, 32;
    %jmp T_12.12;
T_12.13 ;
    %pop/vec4 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ea10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756e6d0_0, 0, 32;
    %wait E_0x5555574f0570;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756eae0_0, 0, 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756eae0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_12.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.15, 5;
    %jmp/1 T_12.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.14;
T_12.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %wait E_0x555557531600;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x55555756e940_0, 0, 8;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55555756ed50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %wait E_0x555557531600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_12.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.17, 5;
    %jmp/1 T_12.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.16;
T_12.17 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x55555756e940_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756ed50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_12.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.19, 5;
    %jmp/1 T_12.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.18;
T_12.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55555756ee20_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555756ed50_0, 4, 3;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ebb0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_12.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.21, 5;
    %jmp/1 T_12.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.20;
T_12.21 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_12.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.23, 5;
    %jmp/1 T_12.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.22;
T_12.23 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %wait E_0x555557531600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_12.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.25, 5;
    %jmp/1 T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555557531600;
    %jmp T_12.24;
T_12.25 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756e870_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_12.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.27, 5;
    %jmp/1 T_12.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555557531600;
    %jmp T_12.26;
T_12.27 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756e870_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_12.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.29, 5;
    %jmp/1 T_12.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.28;
T_12.29 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_12.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.31, 5;
    %jmp/1 T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555574f0570;
    %jmp T_12.30;
T_12.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %wait E_0x5555574f0570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555756ec80_0, 0, 1;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_ramDmaCi.v";
    "ramDmaCi.v";
    "memory.v";
