m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/ADC_INT_driver
Pbasic_package
Z0 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 124
Z6 w1651766516
Z7 dC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger
Z8 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/basic_package.vhd
Z9 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/basic_package.vhd
l0
Z10 L15 1
VCh4mcUEb5J:KdAdGDdd]i0
!s100 82[3bhAW=NI`1YI`;hEfS2
Z11 OV;C;2020.1;71
32
b1
Z12 !s110 1657034270
!i10b 1
Z13 !s108 1657034270.000000
Z14 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/basic_package.vhd|
Z15 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/basic_package.vhd|
!i113 1
Z16 o-work work -2002 -explicit
Z17 tExplicit 1 CvgOpt 0
Bbody
Z18 DPx4 work 13 basic_package 0 22 Ch4mcUEb5J:KdAdGDdd]i0
R0
R1
R2
R3
R4
R5
!i122 124
l0
L175 1
V=K7SSWIJOm8<Wa2@Rjd1L2
!s100 Xh<iOJo0>C=VTXmI_a6GS1
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Eclock_divider_2
R6
R2
R18
R3
R0
R1
R4
R5
!i122 125
R7
Z19 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/clock_divider_2.vhd
Z20 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/clock_divider_2.vhd
l0
Z21 L16 1
Vc^HfHL^3<<aDm5EQQZnCD1
!s100 ZX7lYMBm^P;0mb:=BQ?im2
R11
32
R12
!i10b 1
R13
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/clock_divider_2.vhd|
Z23 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/clock_divider_2.vhd|
!i113 1
R16
R17
Abehavioral
R2
R18
R3
R0
R1
R4
R5
DEx4 work 15 clock_divider_2 0 22 c^HfHL^3<<aDm5EQQZnCD1
!i122 125
l51
L42 59
VJZF;3F`i:_TKP2J<mXf1E0
!s100 F:?SeTWh0D@7j5gXk[`YF2
R11
32
R12
!i10b 1
R13
R22
R23
!i113 1
R16
R17
Ecountgenerator
Z24 w1656661349
R2
R18
R3
R0
R1
R4
R5
!i122 126
R7
Z25 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/countGenerator.vhd
Z26 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/countGenerator.vhd
l0
R21
V0YPjG8LI:JS:Q]9h3Kbdo0
!s100 >N07:7N<00Cb<?1`F5]oM2
R11
32
R12
!i10b 1
R13
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/countGenerator.vhd|
Z28 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/countGenerator.vhd|
!i113 1
R16
R17
Abehavioral
R2
R18
R3
R0
R1
R4
R5
Z29 DEx4 work 14 countgenerator 0 22 0YPjG8LI:JS:Q]9h3Kbdo0
!i122 126
l52
L42 100
VcMg:Hg:[Q9G0hk=NE_34J0
!s100 z5Jl6KjS0kF[gnn1I>Q7I2
R11
32
R12
!i10b 1
R13
R27
R28
!i113 1
R16
R17
Eedge_detector
Z30 w1656592896
R4
R5
!i122 127
R7
Z31 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/edge_detector.vhd
Z32 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/edge_detector.vhd
l0
R10
V_4[Fi:?<4hb?_:Vi>7EnL2
!s100 8Vb42nB>OHQ@J@]oS[ZNG1
R11
32
R12
!i10b 1
R13
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/edge_detector.vhd|
Z34 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/edge_detector.vhd|
!i113 1
R16
R17
Astd
R4
R5
DEx4 work 13 edge_detector 0 22 _4[Fi:?<4hb?_:Vi>7EnL2
!i122 127
l29
L27 20
VdEf<>3Zf=1UMMzBDSnbhz1
!s100 fSiFJ0b5Z[7L_67m^aFIf1
R11
32
R12
!i10b 1
R13
R33
R34
!i113 1
R16
R17
Eerlangrandomtrigger
Z35 w1656679664
Z36 DPx4 work 11 footpackage 0 22 m3`[5kdhi=zU7N?NjPe6E2
R2
R18
Z37 DPx4 work 13 paperopackage 0 22 E<o_DziiBn709?HkZNQN:3
R3
R0
R1
R4
R5
!i122 128
R7
Z38 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/erlangRandomTrigger.vhd
Z39 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/erlangRandomTrigger.vhd
l0
L18 1
Vg5F7>[gN3>MPMmnEZ1=VC0
!s100 >`I^QoSY4z5@dGNJlOgn=3
R11
32
R12
!i10b 1
R13
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/erlangRandomTrigger.vhd|
Z41 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/erlangRandomTrigger.vhd|
!i113 1
R16
R17
Abehavior
R29
R36
R2
R18
R37
R3
R0
R1
R4
R5
Z42 DEx4 work 19 erlangrandomtrigger 0 22 g5F7>[gN3>MPMmnEZ1=VC0
!i122 128
l49
L40 47
VCcAJ:>ijmZA3LZKXBfW8o3
!s100 GY2cP4mX_i@:>98L1gGdk3
R11
32
R12
!i10b 1
R13
R40
R41
!i113 1
R16
R17
Effd
R6
R3
R0
R1
R4
R5
!i122 129
R7
Z43 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FFD.vhd
Z44 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FFD.vhd
l0
R10
VOY:h5l[WhGfB9E:c5IaGl3
!s100 gC6g0dnUE<al=FgAdF7PI3
R11
32
R12
!i10b 1
R13
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FFD.vhd|
Z46 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FFD.vhd|
!i113 1
R16
R17
Abehavior
R3
R0
R1
R4
R5
DEx4 work 3 ffd 0 22 OY:h5l[WhGfB9E:c5IaGl3
!i122 129
l29
L27 16
VQQ9i?G`3Vnf;8U`LP3oM31
!s100 5D3MQfQ1@a1Wkl7ID2fzB3
R11
32
R12
!i10b 1
R13
R45
R46
!i113 1
R16
R17
Pfootpackage
R2
R18
R0
R1
R3
R4
R5
!i122 130
R6
R7
8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FOOTpackage.vhd
FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FOOTpackage.vhd
l0
R21
Vm3`[5kdhi=zU7N?NjPe6E2
!s100 UHen6fJ2lEgHi5Rz@dVYo2
R11
32
R12
!i10b 1
R13
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FOOTpackage.vhd|
!s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FOOTpackage.vhd|
!i113 1
R16
R17
Ppaperopackage
R36
R2
R18
R0
R1
R3
R4
R5
!i122 131
Z47 w1652202007
R7
Z48 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/paperoPackage.vhd
Z49 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/paperoPackage.vhd
l0
R10
VE<o_DziiBn709?HkZNQN:3
!s100 O@mVZiGbhcMXW:YU^^Qg_0
R11
32
b1
R12
!i10b 1
R13
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/paperoPackage.vhd|
Z51 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/paperoPackage.vhd|
!i113 1
R16
R17
Bbody
R37
R36
R2
R18
R0
R1
R3
R4
R5
!i122 131
l0
L567 1
V==[?hfTVbWRJ<?T11lC0@3
!s100 Mkf[Q^oWDZ=?cUU5azK4V0
R11
32
R12
!i10b 1
R13
R50
R51
!i113 1
R16
R17
Eprbs32
R6
R36
R2
R18
R37
R3
R0
R1
R4
R5
!i122 132
R7
Z52 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32.vhd
Z53 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32.vhd
l0
R21
VGD6d6JemJC72o1D46YV1Y3
!s100 E2gkWmHhh1oM3^NDk[ie;2
R11
32
R12
!i10b 1
R13
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32.vhd|
Z55 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32.vhd|
!i113 1
R16
R17
Abehavior
R36
R2
R18
R37
R3
R0
R1
R4
R5
DEx4 work 6 prbs32 0 22 GD6d6JemJC72o1D46YV1Y3
!i122 132
l30
L26 43
VDoDOmH2iQ8_zQDg^i_JlB2
!s100 >MO]7Q9zLfKE8ASdZ3iCC0
R11
32
R12
!i10b 1
R13
R54
R55
!i113 1
R16
R17
Eprbs32_sr
Z56 w1653470164
R3
R0
R1
R4
R5
!i122 133
R7
Z57 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32_sr.vhd
Z58 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32_sr.vhd
l0
L14 1
VNf23><gCH02TcLolRG]Y^2
!s100 ]0H`bQZ3YEi8bl7G1IFgn1
R11
32
R12
!i10b 1
R13
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32_sr.vhd|
Z60 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32_sr.vhd|
!i113 1
R16
R17
Abehavior
R3
R0
R1
R4
R5
DEx4 work 9 prbs32_sr 0 22 Nf23><gCH02TcLolRG]Y^2
!i122 133
l31
L27 41
V3AAHoohZTb]ZM6UjGfz2j0
!s100 aO^bXQ^Hh8NViHfSeY<AX0
R11
32
R12
!i10b 1
R13
R59
R60
!i113 1
R16
R17
Erandomtrigger
Z61 w1657035517
R36
R2
R18
R37
R3
R0
R1
R4
R5
!i122 140
R7
Z62 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger.vhd
Z63 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger.vhd
l0
Z64 L22 1
VEzQ5`Mde>7@`GOn9bnjaK1
!s100 ml_;4hX6C@bGKcAP^6DCI1
R11
32
Z65 !s110 1657035524
!i10b 1
Z66 !s108 1657035524.000000
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger.vhd|
Z68 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger.vhd|
!i113 1
R16
R17
Abehavior
R36
R2
R18
R37
R3
R0
R1
R4
R5
Z69 DEx4 work 13 randomtrigger 0 22 EzQ5`Mde>7@`GOn9bnjaK1
!i122 140
l55
L42 110
VdAmDU]T^hoVnPnoXE[[Hg0
!s100 88mb6kPg=2jVO9FdRz[Ud1
R11
32
R65
!i10b 1
R66
R67
R68
!i113 1
R16
R17
Erandomtrigger_tb
Z70 w1657034246
R36
R2
R18
R0
R1
R3
R37
R4
R5
!i122 135
R7
Z71 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger_tb.vhd
Z72 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger_tb.vhd
l0
L7 1
V1MRWP;L:j;T:AR]Xg]@a30
!s100 @IBDI@Iz6g3ZEi[8VPaR_3
R11
32
Z73 !s110 1657034271
!i10b 1
Z74 !s108 1657034271.000000
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger_tb.vhd|
Z76 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger_tb.vhd|
!i113 1
R16
R17
Abehavior
R42
R36
R2
R18
R0
R1
R3
R37
R4
R5
DEx4 work 16 randomtrigger_tb 0 22 1MRWP;L:j;T:AR]Xg]@a30
!i122 135
l24
L11 186
VXm0Qgl7[WObEOPc8l_4ea0
!s100 IhaE^[g4QoHmo96AlZB>72
R11
32
R73
!i10b 1
R74
R75
R76
!i113 1
R16
R17
Esync_stage
Z77 w1656668481
R4
R5
!i122 136
R7
Z78 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/sync_stage.vhd
Z79 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/sync_stage.vhd
l0
L12 1
VAM805SF0C0idlgCSccm4F0
!s100 SoDK6J4C[aDNTI[6U9^zI2
R11
32
R73
!i10b 1
R74
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/sync_stage.vhd|
Z81 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/sync_stage.vhd|
!i113 1
R16
R17
Astd
R4
R5
DEx4 work 10 sync_stage 0 22 AM805SF0C0idlgCSccm4F0
!i122 136
l34
L24 24
V[E1X7_a]N^<imAF6L=g4@3
!s100 Jz9=EE]1Q;F9X<1Wl0>zd1
R11
32
R73
!i10b 1
R74
R80
R81
!i113 1
R16
R17
Etop_randomtrigger
Z82 w1652201806
R36
R2
R18
R37
R3
R0
R1
R4
R5
!i122 26
R7
Z83 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/top_randomTrigger.vhd
Z84 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/top_randomTrigger.vhd
l0
R64
V]fkjj]Si?FeZ0nDQ[<K1Q1
!s100 4`;`nXc0d?;oXkj`Gf]M53
R11
32
Z85 !s110 1652252899
!i10b 1
Z86 !s108 1652252899.000000
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/top_randomTrigger.vhd|
Z88 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/top_randomTrigger.vhd|
!i113 1
R16
R17
Abehavior
R36
R2
R18
R37
R3
R0
R1
R4
R5
DEx4 work 17 top_randomtrigger 0 22 ]fkjj]Si?FeZ0nDQ[<K1Q1
!i122 26
l52
L37 127
VBem1I<YbDndd30D?^gd6H2
!s100 ;mPIlzRlaV?oPW4XGKHF]2
R11
32
R85
!i10b 1
R86
R87
R88
!i113 1
R16
R17
