Analysis & Synthesis report for sobel
Wed May 16 17:53:10 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2
 14. Source assignments for MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 15. Source assignments for MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 16. Source assignments for MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 17. Source assignments for MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 18. Source assignments for MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 19. Source assignments for MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 20. Source assignments for MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 21. Source assignments for MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 22. Source assignments for MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 23. Source assignments for MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 24. Source assignments for MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 25. Source assignments for MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 26. Source assignments for MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 27. Source assignments for MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 28. Source assignments for MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 29. Source assignments for MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 30. Source assignments for MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 31. Source assignments for MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 32. Source assignments for MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 33. Source assignments for MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 34. Source assignments for MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 35. Source assignments for MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 36. Source assignments for MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 37. Source assignments for MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 38. Source assignments for PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated
 39. Source assignments for PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated
 40. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay
 41. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]
 42. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]
 43. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]
 44. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]
 45. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]
 46. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]
 47. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]
 48. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]
 49. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]
 50. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]
 51. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]
 52. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]
 53. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]
 54. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]
 55. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]
 56. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]
 57. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]
 58. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]
 59. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]
 60. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]
 61. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]
 62. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]
 63. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]
 64. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]
 65. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]
 66. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]
 67. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]
 68. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]
 69. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]
 70. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]
 71. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]
 72. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]
 73. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff
 74. Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff
 75. Parameter Settings for User Entity Instance: Top-level Entity: |sobel
 76. Parameter Settings for User Entity Instance: LineBuffer_3:b0|altshift_taps:altshift_taps_component
 77. Parameter Settings for User Entity Instance: MAC_3:x0|altmult_add:ALTMULT_ADD_component
 78. Parameter Settings for User Entity Instance: MAC_3:x1|altmult_add:ALTMULT_ADD_component
 79. Parameter Settings for User Entity Instance: MAC_3:x2|altmult_add:ALTMULT_ADD_component
 80. Parameter Settings for User Entity Instance: MAC_3:y0|altmult_add:ALTMULT_ADD_component
 81. Parameter Settings for User Entity Instance: MAC_3:y1|altmult_add:ALTMULT_ADD_component
 82. Parameter Settings for User Entity Instance: MAC_3:y2|altmult_add:ALTMULT_ADD_component
 83. Parameter Settings for User Entity Instance: PA_3:pa0|parallel_add:parallel_add_component
 84. Parameter Settings for User Entity Instance: PA_3:pa1|parallel_add:parallel_add_component
 85. Parameter Settings for User Entity Instance: SQRT:sqrt0|altsqrt:altsqrt_component
 86. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 87. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 88. altshift_taps Parameter Settings by Entity Instance
 89. altmult_add Parameter Settings by Entity Instance
 90. lpm_mult Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "SQRT:sqrt0"
 92. Port Connectivity Checks: "MAC_3:y2"
 93. Port Connectivity Checks: "MAC_3:y1"
 94. Port Connectivity Checks: "MAC_3:y0"
 95. Port Connectivity Checks: "MAC_3:x2"
 96. Port Connectivity Checks: "MAC_3:x1"
 97. Port Connectivity Checks: "MAC_3:x0"
 98. Port Connectivity Checks: "LineBuffer_3:b0"
 99. Post-Synthesis Netlist Statistics for Top Partition
100. Elapsed Time Per Partition
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 16 17:53:10 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; sobel                                           ;
; Top-level Entity Name              ; sobel                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 657                                             ;
;     Total combinational functions  ; 564                                             ;
;     Dedicated logic registers      ; 329                                             ;
; Total registers                    ; 329                                             ;
; Total pins                         ; 31                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 15,312                                          ;
; Embedded Multiplier 9-bit elements ; 30                                              ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; sobel              ; sobel              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; sobel.v                          ; yes             ; User Verilog HDL File        ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v                ;         ;
; SQRT.v                           ; yes             ; User Wizard-Generated File   ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v                 ;         ;
; PA_3.v                           ; yes             ; User Wizard-Generated File   ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v                 ;         ;
; MAC_3.v                          ; yes             ; User Wizard-Generated File   ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v                ;         ;
; LineBuffer_3.v                   ; yes             ; User Wizard-Generated File   ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v         ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                      ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                      ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                     ;         ;
; db/shift_taps_9mn.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf  ;         ;
; db/altsyncram_qn81.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/altsyncram_qn81.tdf ;         ;
; db/cntr_3uf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cntr_3uf.tdf        ;         ;
; db/cmpr_7ic.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cmpr_7ic.tdf        ;         ;
; altmult_add.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altmult_add.tdf                      ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                       ;         ;
; stratix_mac_mult.inc             ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                 ;         ;
; stratix_mac_out.inc              ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_mac_out.inc                  ;         ;
; db/mult_add_si74.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf   ;         ;
; db/ded_mult_oaa1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_oaa1.tdf   ;         ;
; db/dffpipe_b3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/dffpipe_b3c.tdf     ;         ;
; db/ded_mult_qe91.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_qe91.tdf   ;         ;
; parallel_add.tdf                 ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/parallel_add.tdf                     ;         ;
; pcpa_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/pcpa_add.inc                         ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/csa_add.inc                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                         ;         ;
; db/par_add_o9f.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/par_add_o9f.tdf     ;         ;
; altsqrt.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffpipe.inc                          ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                      ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/addcore.inc                          ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/look_add.inc                         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                         ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc              ;         ;
; db/add_sub_vqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_vqc.tdf     ;         ;
; db/add_sub_uqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_uqc.tdf     ;         ;
; db/add_sub_tqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_tqc.tdf     ;         ;
; db/add_sub_sqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_sqc.tdf     ;         ;
; db/add_sub_rqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_rqc.tdf     ;         ;
; db/add_sub_qqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_qqc.tdf     ;         ;
; db/add_sub_pqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_pqc.tdf     ;         ;
; db/add_sub_oqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_oqc.tdf     ;         ;
; db/add_sub_nqc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_nqc.tdf     ;         ;
; db/add_sub_fpc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_fpc.tdf     ;         ;
; db/add_sub_epc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_epc.tdf     ;         ;
; db/add_sub_dpc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_dpc.tdf     ;         ;
; db/add_sub_cpc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_cpc.tdf     ;         ;
; db/add_sub_bpc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_bpc.tdf     ;         ;
; db/add_sub_apc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_apc.tdf     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_8pc.tdf     ;         ;
; dffpipe.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffpipe.tdf                          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.inc                         ;         ;
; db/mult_rct.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 657        ;
;                                             ;            ;
; Total combinational functions               ; 564        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 13         ;
;     -- 3 input functions                    ; 421        ;
;     -- <=2 input functions                  ; 130        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 131        ;
;     -- arithmetic mode                      ; 433        ;
;                                             ;            ;
; Total registers                             ; 329        ;
;     -- Dedicated logic registers            ; 329        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 31         ;
; Total memory bits                           ; 15312      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 30         ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 389        ;
; Total fan-out                               ; 3105       ;
; Average fan-out                             ; 3.02       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name     ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |sobel                                        ; 564 (10)            ; 329 (0)                   ; 15312       ; 30           ; 18      ; 6         ; 31   ; 0            ; |sobel                                                                                                                   ; sobel           ; work         ;
;    |LineBuffer_3:b0|                          ; 15 (0)              ; 10 (0)                    ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|LineBuffer_3:b0                                                                                                   ; LineBuffer_3    ; work         ;
;       |altshift_taps:altshift_taps_component| ; 15 (0)              ; 10 (0)                    ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|LineBuffer_3:b0|altshift_taps:altshift_taps_component                                                             ; altshift_taps   ; work         ;
;          |shift_taps_9mn:auto_generated|      ; 15 (0)              ; 10 (0)                    ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated                               ; shift_taps_9mn  ; work         ;
;             |altsyncram_qn81:altsyncram2|     ; 0 (0)               ; 0 (0)                     ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2   ; altsyncram_qn81 ; work         ;
;             |cntr_3uf:cntr1|                  ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1                ; cntr_3uf        ; work         ;
;                |cmpr_7ic:cmpr4|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4 ; cmpr_7ic        ; work         ;
;    |MAC_3:x0|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x0                                                                                                          ; MAC_3           ; work         ;
;       |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                        ; altmult_add     ; work         ;
;          |mult_add_si74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                           ; mult_add_si74   ; work         ;
;             |ded_mult_oaa1:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_oaa1:ded_mult2|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_qe91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                   ; ded_mult_qe91   ; work         ;
;    |MAC_3:x1|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x1                                                                                                          ; MAC_3           ; work         ;
;       |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                        ; altmult_add     ; work         ;
;          |mult_add_si74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                           ; mult_add_si74   ; work         ;
;             |ded_mult_oaa1:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_oaa1:ded_mult2|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_qe91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                   ; ded_mult_qe91   ; work         ;
;    |MAC_3:x2|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x2                                                                                                          ; MAC_3           ; work         ;
;       |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                        ; altmult_add     ; work         ;
;          |mult_add_si74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                           ; mult_add_si74   ; work         ;
;             |ded_mult_oaa1:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_oaa1:ded_mult2|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_qe91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                   ; ded_mult_qe91   ; work         ;
;    |MAC_3:y0|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y0                                                                                                          ; MAC_3           ; work         ;
;       |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                        ; altmult_add     ; work         ;
;          |mult_add_si74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                           ; mult_add_si74   ; work         ;
;             |ded_mult_oaa1:ded_mult1|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_oaa1:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_qe91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                   ; ded_mult_qe91   ; work         ;
;    |MAC_3:y1|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y1                                                                                                          ; MAC_3           ; work         ;
;       |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                        ; altmult_add     ; work         ;
;          |mult_add_si74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                           ; mult_add_si74   ; work         ;
;             |ded_mult_oaa1:ded_mult1|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_oaa1:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_qe91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                   ; ded_mult_qe91   ; work         ;
;    |MAC_3:y2|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y2                                                                                                          ; MAC_3           ; work         ;
;       |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                        ; altmult_add     ; work         ;
;          |mult_add_si74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                           ; mult_add_si74   ; work         ;
;             |ded_mult_oaa1:ded_mult1|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_oaa1:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                   ; ded_mult_oaa1   ; work         ;
;             |ded_mult_qe91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sobel|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                   ; ded_mult_qe91   ; work         ;
;    |PA_3:pa0|                                 ; 40 (0)              ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|PA_3:pa0                                                                                                          ; PA_3            ; work         ;
;       |parallel_add:parallel_add_component|   ; 40 (0)              ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|PA_3:pa0|parallel_add:parallel_add_component                                                                      ; parallel_add    ; work         ;
;          |par_add_o9f:auto_generated|         ; 40 (40)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                           ; par_add_o9f     ; work         ;
;    |PA_3:pa1|                                 ; 40 (0)              ; 59 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|PA_3:pa1                                                                                                          ; PA_3            ; work         ;
;       |parallel_add:parallel_add_component|   ; 40 (0)              ; 59 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|PA_3:pa1|parallel_add:parallel_add_component                                                                      ; parallel_add    ; work         ;
;          |par_add_o9f:auto_generated|         ; 40 (40)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                           ; par_add_o9f     ; work         ;
;    |SQRT:sqrt0|                               ; 235 (0)             ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0                                                                                                        ; SQRT            ; work         ;
;       |altsqrt:altsqrt_component|             ; 235 (74)            ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component                                                                              ; altsqrt         ; work         ;
;          |dffpipe:a_delay|                    ; 20 (20)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay                                                              ; dffpipe         ; work         ;
;          |dffpipe:b_dffe[11]|                 ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]                                                           ; dffpipe         ; work         ;
;          |dffpipe:r_dffe[11]|                 ; 9 (9)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]                                                           ; dffpipe         ; work         ;
;          |lpm_add_sub:subtractors[10]|        ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]                                                  ; lpm_add_sub     ; work         ;
;             |add_sub_qqc:auto_generated|      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                       ; add_sub_qqc     ; work         ;
;          |lpm_add_sub:subtractors[11]|        ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]                                                  ; lpm_add_sub     ; work         ;
;             |add_sub_rqc:auto_generated|      ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                       ; add_sub_rqc     ; work         ;
;          |lpm_add_sub:subtractors[12]|        ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]                                                  ; lpm_add_sub     ; work         ;
;             |add_sub_sqc:auto_generated|      ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                       ; add_sub_sqc     ; work         ;
;          |lpm_add_sub:subtractors[13]|        ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]                                                  ; lpm_add_sub     ; work         ;
;             |add_sub_tqc:auto_generated|      ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated                       ; add_sub_tqc     ; work         ;
;          |lpm_add_sub:subtractors[14]|        ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]                                                  ; lpm_add_sub     ; work         ;
;             |add_sub_uqc:auto_generated|      ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated                       ; add_sub_uqc     ; work         ;
;          |lpm_add_sub:subtractors[15]|        ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]                                                  ; lpm_add_sub     ; work         ;
;             |add_sub_vqc:auto_generated|      ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated                       ; add_sub_vqc     ; work         ;
;          |lpm_add_sub:subtractors[6]|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]                                                   ; lpm_add_sub     ; work         ;
;             |add_sub_fpc:auto_generated|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                        ; add_sub_fpc     ; work         ;
;          |lpm_add_sub:subtractors[7]|         ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]                                                   ; lpm_add_sub     ; work         ;
;             |add_sub_nqc:auto_generated|      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                        ; add_sub_nqc     ; work         ;
;          |lpm_add_sub:subtractors[8]|         ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]                                                   ; lpm_add_sub     ; work         ;
;             |add_sub_oqc:auto_generated|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                        ; add_sub_oqc     ; work         ;
;          |lpm_add_sub:subtractors[9]|         ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]                                                   ; lpm_add_sub     ; work         ;
;             |add_sub_pqc:auto_generated|      ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                        ; add_sub_pqc     ; work         ;
;    |lpm_mult:Mult0|                           ; 4 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sobel|lpm_mult:Mult0                                                                                                    ; lpm_mult        ; work         ;
;       |mult_rct:auto_generated|               ; 4 (4)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sobel|lpm_mult:Mult0|mult_rct:auto_generated                                                                            ; mult_rct        ; work         ;
;    |lpm_mult:Mult1|                           ; 4 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sobel|lpm_mult:Mult1                                                                                                    ; lpm_mult        ; work         ;
;       |mult_rct:auto_generated|               ; 4 (4)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sobel|lpm_mult:Mult1|mult_rct:auto_generated                                                                            ; mult_rct        ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 638          ; 24           ; 638          ; 24           ; 15312 ; None ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 18          ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 18          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                       ; Reason for Removal                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][23]                                                      ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][22]                                                      ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][21]                                                      ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][20]                                                      ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][3]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][11]                                                   ; Stuck at GND due to stuck port data_in                                                                                          ;
; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61                                      ; Lost fanout                                                                                                                     ;
; PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61                                      ; Lost fanout                                                                                                                     ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][2]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][10]                                                   ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][1]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][9]                                                    ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][4]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][3]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][2]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][1]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][0]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][0]                                                     ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][8]                                                    ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][7]                                                    ; Stuck at GND due to stuck port data_in                                                                                          ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][6]                                                    ; Stuck at GND due to stuck port data_in                                                                                          ;
; PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe59                                      ; Merged with PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe59                                      ;
; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ; Merged with MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ; Merged with MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ; Merged with MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ; Merged with MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ; Merged with MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ; Merged with MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ; Merged with MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ; Merged with MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ; Merged with MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ; Merged with MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ; Merged with MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ; Merged with MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ; Merged with MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ; Merged with MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ; Merged with MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ; Merged with MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ; Merged with MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ; Merged with MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ; Merged with MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ; Merged with MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ; Merged with MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ; Merged with MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ; Merged with MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ; Merged with MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ; Merged with MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ; Merged with MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ; Merged with MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ; Merged with MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ; Merged with MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ; Merged with MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ; Merged with MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ; Merged with MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ; Merged with MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ; Merged with MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ; Merged with MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ; Merged with MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ; Merged with MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ; Merged with MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ; Merged with MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ; Merged with MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ; Merged with MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ; Merged with MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ; Merged with MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ; Merged with MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ; Merged with MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ; Merged with MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ; Merged with MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ; Merged with MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][12]                                                   ; Stuck at GND due to stuck port data_in                                                                                          ;
; Total Number of Removed Registers = 71                                                                              ;                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+-----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                             ;
+-----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][3] ; Stuck at GND              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][11], ;
;                                                                 ; due to stuck port data_in ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][7],  ;
;                                                                 ;                           ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][6]   ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][2] ; Stuck at GND              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][10]  ;
;                                                                 ; due to stuck port data_in ;                                                                    ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][1] ; Stuck at GND              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][9]   ;
;                                                                 ; due to stuck port data_in ;                                                                    ;
; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][0] ; Stuck at GND              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][8]   ;
;                                                                 ; due to stuck port data_in ;                                                                    ;
+-----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 329   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 156   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+--------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                 ;
+------------+-------+------+--------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                             ;
+------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+--------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                 ;
+------------+-------+------+--------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                             ;
+------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+--------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                 ;
+------------+-------+------+--------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                             ;
+------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+--------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                 ;
+------------+-------+------+--------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                             ;
+------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+--------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                 ;
+------------+-------+------+--------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                             ;
+------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+--------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                 ;
+------------+-------+------+--------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                             ;
+------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                             ;
+----------------+-------+------+----------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                          ;
+----------------+-------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                             ;
+----------------+-------+------+----------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                          ;
+----------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sobel ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; X1             ; 11111111 ; Unsigned Binary                           ;
; X2             ; 00000000 ; Unsigned Binary                           ;
; X3             ; 00000001 ; Unsigned Binary                           ;
; X4             ; 11111110 ; Unsigned Binary                           ;
; X5             ; 00000000 ; Unsigned Binary                           ;
; X6             ; 00000010 ; Unsigned Binary                           ;
; X7             ; 11111111 ; Unsigned Binary                           ;
; X8             ; 00000000 ; Unsigned Binary                           ;
; X9             ; 00000001 ; Unsigned Binary                           ;
; Y1             ; 00000001 ; Unsigned Binary                           ;
; Y2             ; 00000010 ; Unsigned Binary                           ;
; Y3             ; 00000001 ; Unsigned Binary                           ;
; Y4             ; 00000000 ; Unsigned Binary                           ;
; Y5             ; 00000000 ; Unsigned Binary                           ;
; Y6             ; 00000000 ; Unsigned Binary                           ;
; Y7             ; 11111111 ; Unsigned Binary                           ;
; Y8             ; 11111110 ; Unsigned Binary                           ;
; Y9             ; 11111111 ; Unsigned Binary                           ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LineBuffer_3:b0|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                   ;
; WIDTH          ; 8              ; Signed Integer                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_9mn ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------+
; Parameter Name                        ; Value             ; Type                        ;
+---------------------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                     ;
; ACCUMULATOR                           ; NO                ; Untyped                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                     ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                     ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                     ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer              ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                     ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                     ;
; WIDTH_MSB                             ; 17                ; Untyped                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                     ;
; SHIFT_MODE                            ; NO                ; Untyped                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                     ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                     ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                     ;
; WIDTH_A                               ; 8                 ; Signed Integer              ;
; WIDTH_B                               ; 8                 ; Signed Integer              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                     ;
; WIDTH_RESULT                          ; 18                ; Signed Integer              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                     ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                     ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                     ;
; WIDTH_C                               ; 22                ; Untyped                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                     ;
; COEF0_0                               ; 0                 ; Untyped                     ;
; COEF0_1                               ; 0                 ; Untyped                     ;
; COEF0_2                               ; 0                 ; Untyped                     ;
; COEF0_3                               ; 0                 ; Untyped                     ;
; COEF0_4                               ; 0                 ; Untyped                     ;
; COEF0_5                               ; 0                 ; Untyped                     ;
; COEF0_6                               ; 0                 ; Untyped                     ;
; COEF0_7                               ; 0                 ; Untyped                     ;
; COEF1_0                               ; 0                 ; Untyped                     ;
; COEF1_1                               ; 0                 ; Untyped                     ;
; COEF1_2                               ; 0                 ; Untyped                     ;
; COEF1_3                               ; 0                 ; Untyped                     ;
; COEF1_4                               ; 0                 ; Untyped                     ;
; COEF1_5                               ; 0                 ; Untyped                     ;
; COEF1_6                               ; 0                 ; Untyped                     ;
; COEF1_7                               ; 0                 ; Untyped                     ;
; COEF2_0                               ; 0                 ; Untyped                     ;
; COEF2_1                               ; 0                 ; Untyped                     ;
; COEF2_2                               ; 0                 ; Untyped                     ;
; COEF2_3                               ; 0                 ; Untyped                     ;
; COEF2_4                               ; 0                 ; Untyped                     ;
; COEF2_5                               ; 0                 ; Untyped                     ;
; COEF2_6                               ; 0                 ; Untyped                     ;
; COEF2_7                               ; 0                 ; Untyped                     ;
; COEF3_0                               ; 0                 ; Untyped                     ;
; COEF3_1                               ; 0                 ; Untyped                     ;
; COEF3_2                               ; 0                 ; Untyped                     ;
; COEF3_3                               ; 0                 ; Untyped                     ;
; COEF3_4                               ; 0                 ; Untyped                     ;
; COEF3_5                               ; 0                 ; Untyped                     ;
; COEF3_6                               ; 0                 ; Untyped                     ;
; COEF3_7                               ; 0                 ; Untyped                     ;
; WIDTH_COEF                            ; 18                ; Untyped                     ;
+---------------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------+
; Parameter Name                        ; Value             ; Type                        ;
+---------------------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                     ;
; ACCUMULATOR                           ; NO                ; Untyped                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                     ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                     ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                     ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer              ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                     ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                     ;
; WIDTH_MSB                             ; 17                ; Untyped                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                     ;
; SHIFT_MODE                            ; NO                ; Untyped                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                     ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                     ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                     ;
; WIDTH_A                               ; 8                 ; Signed Integer              ;
; WIDTH_B                               ; 8                 ; Signed Integer              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                     ;
; WIDTH_RESULT                          ; 18                ; Signed Integer              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                     ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                     ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                     ;
; WIDTH_C                               ; 22                ; Untyped                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                     ;
; COEF0_0                               ; 0                 ; Untyped                     ;
; COEF0_1                               ; 0                 ; Untyped                     ;
; COEF0_2                               ; 0                 ; Untyped                     ;
; COEF0_3                               ; 0                 ; Untyped                     ;
; COEF0_4                               ; 0                 ; Untyped                     ;
; COEF0_5                               ; 0                 ; Untyped                     ;
; COEF0_6                               ; 0                 ; Untyped                     ;
; COEF0_7                               ; 0                 ; Untyped                     ;
; COEF1_0                               ; 0                 ; Untyped                     ;
; COEF1_1                               ; 0                 ; Untyped                     ;
; COEF1_2                               ; 0                 ; Untyped                     ;
; COEF1_3                               ; 0                 ; Untyped                     ;
; COEF1_4                               ; 0                 ; Untyped                     ;
; COEF1_5                               ; 0                 ; Untyped                     ;
; COEF1_6                               ; 0                 ; Untyped                     ;
; COEF1_7                               ; 0                 ; Untyped                     ;
; COEF2_0                               ; 0                 ; Untyped                     ;
; COEF2_1                               ; 0                 ; Untyped                     ;
; COEF2_2                               ; 0                 ; Untyped                     ;
; COEF2_3                               ; 0                 ; Untyped                     ;
; COEF2_4                               ; 0                 ; Untyped                     ;
; COEF2_5                               ; 0                 ; Untyped                     ;
; COEF2_6                               ; 0                 ; Untyped                     ;
; COEF2_7                               ; 0                 ; Untyped                     ;
; COEF3_0                               ; 0                 ; Untyped                     ;
; COEF3_1                               ; 0                 ; Untyped                     ;
; COEF3_2                               ; 0                 ; Untyped                     ;
; COEF3_3                               ; 0                 ; Untyped                     ;
; COEF3_4                               ; 0                 ; Untyped                     ;
; COEF3_5                               ; 0                 ; Untyped                     ;
; COEF3_6                               ; 0                 ; Untyped                     ;
; COEF3_7                               ; 0                 ; Untyped                     ;
; WIDTH_COEF                            ; 18                ; Untyped                     ;
+---------------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------+
; Parameter Name                        ; Value             ; Type                        ;
+---------------------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                     ;
; ACCUMULATOR                           ; NO                ; Untyped                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                     ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                     ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                     ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer              ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                     ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                     ;
; WIDTH_MSB                             ; 17                ; Untyped                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                     ;
; SHIFT_MODE                            ; NO                ; Untyped                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                     ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                     ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                     ;
; WIDTH_A                               ; 8                 ; Signed Integer              ;
; WIDTH_B                               ; 8                 ; Signed Integer              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                     ;
; WIDTH_RESULT                          ; 18                ; Signed Integer              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                     ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                     ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                     ;
; WIDTH_C                               ; 22                ; Untyped                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                     ;
; COEF0_0                               ; 0                 ; Untyped                     ;
; COEF0_1                               ; 0                 ; Untyped                     ;
; COEF0_2                               ; 0                 ; Untyped                     ;
; COEF0_3                               ; 0                 ; Untyped                     ;
; COEF0_4                               ; 0                 ; Untyped                     ;
; COEF0_5                               ; 0                 ; Untyped                     ;
; COEF0_6                               ; 0                 ; Untyped                     ;
; COEF0_7                               ; 0                 ; Untyped                     ;
; COEF1_0                               ; 0                 ; Untyped                     ;
; COEF1_1                               ; 0                 ; Untyped                     ;
; COEF1_2                               ; 0                 ; Untyped                     ;
; COEF1_3                               ; 0                 ; Untyped                     ;
; COEF1_4                               ; 0                 ; Untyped                     ;
; COEF1_5                               ; 0                 ; Untyped                     ;
; COEF1_6                               ; 0                 ; Untyped                     ;
; COEF1_7                               ; 0                 ; Untyped                     ;
; COEF2_0                               ; 0                 ; Untyped                     ;
; COEF2_1                               ; 0                 ; Untyped                     ;
; COEF2_2                               ; 0                 ; Untyped                     ;
; COEF2_3                               ; 0                 ; Untyped                     ;
; COEF2_4                               ; 0                 ; Untyped                     ;
; COEF2_5                               ; 0                 ; Untyped                     ;
; COEF2_6                               ; 0                 ; Untyped                     ;
; COEF2_7                               ; 0                 ; Untyped                     ;
; COEF3_0                               ; 0                 ; Untyped                     ;
; COEF3_1                               ; 0                 ; Untyped                     ;
; COEF3_2                               ; 0                 ; Untyped                     ;
; COEF3_3                               ; 0                 ; Untyped                     ;
; COEF3_4                               ; 0                 ; Untyped                     ;
; COEF3_5                               ; 0                 ; Untyped                     ;
; COEF3_6                               ; 0                 ; Untyped                     ;
; COEF3_7                               ; 0                 ; Untyped                     ;
; WIDTH_COEF                            ; 18                ; Untyped                     ;
+---------------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------+
; Parameter Name                        ; Value             ; Type                        ;
+---------------------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                     ;
; ACCUMULATOR                           ; NO                ; Untyped                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                     ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                     ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                     ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer              ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                     ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                     ;
; WIDTH_MSB                             ; 17                ; Untyped                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                     ;
; SHIFT_MODE                            ; NO                ; Untyped                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                     ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                     ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                     ;
; WIDTH_A                               ; 8                 ; Signed Integer              ;
; WIDTH_B                               ; 8                 ; Signed Integer              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                     ;
; WIDTH_RESULT                          ; 18                ; Signed Integer              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                     ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                     ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                     ;
; WIDTH_C                               ; 22                ; Untyped                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                     ;
; COEF0_0                               ; 0                 ; Untyped                     ;
; COEF0_1                               ; 0                 ; Untyped                     ;
; COEF0_2                               ; 0                 ; Untyped                     ;
; COEF0_3                               ; 0                 ; Untyped                     ;
; COEF0_4                               ; 0                 ; Untyped                     ;
; COEF0_5                               ; 0                 ; Untyped                     ;
; COEF0_6                               ; 0                 ; Untyped                     ;
; COEF0_7                               ; 0                 ; Untyped                     ;
; COEF1_0                               ; 0                 ; Untyped                     ;
; COEF1_1                               ; 0                 ; Untyped                     ;
; COEF1_2                               ; 0                 ; Untyped                     ;
; COEF1_3                               ; 0                 ; Untyped                     ;
; COEF1_4                               ; 0                 ; Untyped                     ;
; COEF1_5                               ; 0                 ; Untyped                     ;
; COEF1_6                               ; 0                 ; Untyped                     ;
; COEF1_7                               ; 0                 ; Untyped                     ;
; COEF2_0                               ; 0                 ; Untyped                     ;
; COEF2_1                               ; 0                 ; Untyped                     ;
; COEF2_2                               ; 0                 ; Untyped                     ;
; COEF2_3                               ; 0                 ; Untyped                     ;
; COEF2_4                               ; 0                 ; Untyped                     ;
; COEF2_5                               ; 0                 ; Untyped                     ;
; COEF2_6                               ; 0                 ; Untyped                     ;
; COEF2_7                               ; 0                 ; Untyped                     ;
; COEF3_0                               ; 0                 ; Untyped                     ;
; COEF3_1                               ; 0                 ; Untyped                     ;
; COEF3_2                               ; 0                 ; Untyped                     ;
; COEF3_3                               ; 0                 ; Untyped                     ;
; COEF3_4                               ; 0                 ; Untyped                     ;
; COEF3_5                               ; 0                 ; Untyped                     ;
; COEF3_6                               ; 0                 ; Untyped                     ;
; COEF3_7                               ; 0                 ; Untyped                     ;
; WIDTH_COEF                            ; 18                ; Untyped                     ;
+---------------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------+
; Parameter Name                        ; Value             ; Type                        ;
+---------------------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                     ;
; ACCUMULATOR                           ; NO                ; Untyped                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                     ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                     ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                     ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer              ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                     ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                     ;
; WIDTH_MSB                             ; 17                ; Untyped                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                     ;
; SHIFT_MODE                            ; NO                ; Untyped                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                     ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                     ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                     ;
; WIDTH_A                               ; 8                 ; Signed Integer              ;
; WIDTH_B                               ; 8                 ; Signed Integer              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                     ;
; WIDTH_RESULT                          ; 18                ; Signed Integer              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                     ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                     ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                     ;
; WIDTH_C                               ; 22                ; Untyped                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                     ;
; COEF0_0                               ; 0                 ; Untyped                     ;
; COEF0_1                               ; 0                 ; Untyped                     ;
; COEF0_2                               ; 0                 ; Untyped                     ;
; COEF0_3                               ; 0                 ; Untyped                     ;
; COEF0_4                               ; 0                 ; Untyped                     ;
; COEF0_5                               ; 0                 ; Untyped                     ;
; COEF0_6                               ; 0                 ; Untyped                     ;
; COEF0_7                               ; 0                 ; Untyped                     ;
; COEF1_0                               ; 0                 ; Untyped                     ;
; COEF1_1                               ; 0                 ; Untyped                     ;
; COEF1_2                               ; 0                 ; Untyped                     ;
; COEF1_3                               ; 0                 ; Untyped                     ;
; COEF1_4                               ; 0                 ; Untyped                     ;
; COEF1_5                               ; 0                 ; Untyped                     ;
; COEF1_6                               ; 0                 ; Untyped                     ;
; COEF1_7                               ; 0                 ; Untyped                     ;
; COEF2_0                               ; 0                 ; Untyped                     ;
; COEF2_1                               ; 0                 ; Untyped                     ;
; COEF2_2                               ; 0                 ; Untyped                     ;
; COEF2_3                               ; 0                 ; Untyped                     ;
; COEF2_4                               ; 0                 ; Untyped                     ;
; COEF2_5                               ; 0                 ; Untyped                     ;
; COEF2_6                               ; 0                 ; Untyped                     ;
; COEF2_7                               ; 0                 ; Untyped                     ;
; COEF3_0                               ; 0                 ; Untyped                     ;
; COEF3_1                               ; 0                 ; Untyped                     ;
; COEF3_2                               ; 0                 ; Untyped                     ;
; COEF3_3                               ; 0                 ; Untyped                     ;
; COEF3_4                               ; 0                 ; Untyped                     ;
; COEF3_5                               ; 0                 ; Untyped                     ;
; COEF3_6                               ; 0                 ; Untyped                     ;
; COEF3_7                               ; 0                 ; Untyped                     ;
; WIDTH_COEF                            ; 18                ; Untyped                     ;
+---------------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------+
; Parameter Name                        ; Value             ; Type                        ;
+---------------------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                     ;
; ACCUMULATOR                           ; NO                ; Untyped                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                     ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                     ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                     ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                     ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer              ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                     ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                     ;
; WIDTH_MSB                             ; 17                ; Untyped                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                     ;
; SHIFT_MODE                            ; NO                ; Untyped                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                     ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                     ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                     ;
; WIDTH_A                               ; 8                 ; Signed Integer              ;
; WIDTH_B                               ; 8                 ; Signed Integer              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                     ;
; WIDTH_RESULT                          ; 18                ; Signed Integer              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                     ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                     ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                     ;
; WIDTH_C                               ; 22                ; Untyped                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                     ;
; COEF0_0                               ; 0                 ; Untyped                     ;
; COEF0_1                               ; 0                 ; Untyped                     ;
; COEF0_2                               ; 0                 ; Untyped                     ;
; COEF0_3                               ; 0                 ; Untyped                     ;
; COEF0_4                               ; 0                 ; Untyped                     ;
; COEF0_5                               ; 0                 ; Untyped                     ;
; COEF0_6                               ; 0                 ; Untyped                     ;
; COEF0_7                               ; 0                 ; Untyped                     ;
; COEF1_0                               ; 0                 ; Untyped                     ;
; COEF1_1                               ; 0                 ; Untyped                     ;
; COEF1_2                               ; 0                 ; Untyped                     ;
; COEF1_3                               ; 0                 ; Untyped                     ;
; COEF1_4                               ; 0                 ; Untyped                     ;
; COEF1_5                               ; 0                 ; Untyped                     ;
; COEF1_6                               ; 0                 ; Untyped                     ;
; COEF1_7                               ; 0                 ; Untyped                     ;
; COEF2_0                               ; 0                 ; Untyped                     ;
; COEF2_1                               ; 0                 ; Untyped                     ;
; COEF2_2                               ; 0                 ; Untyped                     ;
; COEF2_3                               ; 0                 ; Untyped                     ;
; COEF2_4                               ; 0                 ; Untyped                     ;
; COEF2_5                               ; 0                 ; Untyped                     ;
; COEF2_6                               ; 0                 ; Untyped                     ;
; COEF2_7                               ; 0                 ; Untyped                     ;
; COEF3_0                               ; 0                 ; Untyped                     ;
; COEF3_1                               ; 0                 ; Untyped                     ;
; COEF3_2                               ; 0                 ; Untyped                     ;
; COEF3_3                               ; 0                 ; Untyped                     ;
; COEF3_4                               ; 0                 ; Untyped                     ;
; COEF3_5                               ; 0                 ; Untyped                     ;
; COEF3_6                               ; 0                 ; Untyped                     ;
; COEF3_7                               ; 0                 ; Untyped                     ;
; WIDTH_COEF                            ; 18                ; Untyped                     ;
+---------------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PA_3:pa0|parallel_add:parallel_add_component ;
+------------------------+--------------+---------------------------------------------------+
; Parameter Name         ; Value        ; Type                                              ;
+------------------------+--------------+---------------------------------------------------+
; width                  ; 18           ; Signed Integer                                    ;
; size                   ; 3            ; Signed Integer                                    ;
; WIDTHR                 ; 20           ; Signed Integer                                    ;
; SHIFT                  ; 0            ; Signed Integer                                    ;
; REPRESENTATION         ; SIGNED       ; Untyped                                           ;
; PIPELINE               ; 2            ; Signed Integer                                    ;
; MSW_SUBTRACT           ; NO           ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                           ;
; CBXI_PARAMETER         ; par_add_o9f  ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                    ;
+------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PA_3:pa1|parallel_add:parallel_add_component ;
+------------------------+--------------+---------------------------------------------------+
; Parameter Name         ; Value        ; Type                                              ;
+------------------------+--------------+---------------------------------------------------+
; width                  ; 18           ; Signed Integer                                    ;
; size                   ; 3            ; Signed Integer                                    ;
; WIDTHR                 ; 20           ; Signed Integer                                    ;
; SHIFT                  ; 0            ; Signed Integer                                    ;
; REPRESENTATION         ; SIGNED       ; Untyped                                           ;
; PIPELINE               ; 2            ; Signed Integer                                    ;
; MSW_SUBTRACT           ; NO           ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                           ;
; CBXI_PARAMETER         ; par_add_o9f  ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                    ;
+------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SQRT:sqrt0|altsqrt:altsqrt_component ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                           ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                           ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                           ;
; PIPELINE       ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; LineBuffer_3:b0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 8                                                     ;
+----------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                  ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 6                                          ;
; Entity Instance                       ; MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                          ;
;     -- port_signa                     ; PORT_UNUSED                                ;
;     -- port_signb                     ; PORT_UNUSED                                ;
;     -- REPRESENTATION_A               ; UNSIGNED                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                     ;
;     -- WIDTH_A                        ; 8                                          ;
;     -- WIDTH_B                        ; 8                                          ;
;     -- WIDTH_RESULT                   ; 18                                         ;
; Entity Instance                       ; MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                          ;
;     -- port_signa                     ; PORT_UNUSED                                ;
;     -- port_signb                     ; PORT_UNUSED                                ;
;     -- REPRESENTATION_A               ; UNSIGNED                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                     ;
;     -- WIDTH_A                        ; 8                                          ;
;     -- WIDTH_B                        ; 8                                          ;
;     -- WIDTH_RESULT                   ; 18                                         ;
; Entity Instance                       ; MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                          ;
;     -- port_signa                     ; PORT_UNUSED                                ;
;     -- port_signb                     ; PORT_UNUSED                                ;
;     -- REPRESENTATION_A               ; UNSIGNED                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                     ;
;     -- WIDTH_A                        ; 8                                          ;
;     -- WIDTH_B                        ; 8                                          ;
;     -- WIDTH_RESULT                   ; 18                                         ;
; Entity Instance                       ; MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                          ;
;     -- port_signa                     ; PORT_UNUSED                                ;
;     -- port_signb                     ; PORT_UNUSED                                ;
;     -- REPRESENTATION_A               ; UNSIGNED                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                     ;
;     -- WIDTH_A                        ; 8                                          ;
;     -- WIDTH_B                        ; 8                                          ;
;     -- WIDTH_RESULT                   ; 18                                         ;
; Entity Instance                       ; MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                          ;
;     -- port_signa                     ; PORT_UNUSED                                ;
;     -- port_signb                     ; PORT_UNUSED                                ;
;     -- REPRESENTATION_A               ; UNSIGNED                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                     ;
;     -- WIDTH_A                        ; 8                                          ;
;     -- WIDTH_B                        ; 8                                          ;
;     -- WIDTH_RESULT                   ; 18                                         ;
; Entity Instance                       ; MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                          ;
;     -- port_signa                     ; PORT_UNUSED                                ;
;     -- port_signb                     ; PORT_UNUSED                                ;
;     -- REPRESENTATION_A               ; UNSIGNED                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                     ;
;     -- WIDTH_A                        ; 8                                          ;
;     -- WIDTH_B                        ; 8                                          ;
;     -- WIDTH_RESULT                   ; 18                                         ;
+---------------------------------------+--------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20             ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 40             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20             ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 40             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SQRT:sqrt0"                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "radical[31..20]" will be connected to GND. ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MAC_3:y2"            ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC ;
; datab_1[7..2] ; Input ; Info     ; Stuck at GND ;
; datab_1[1]    ; Input ; Info     ; Stuck at VCC ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND ;
; datab_2[7..1] ; Input ; Info     ; Stuck at GND ;
; datab_2[0]    ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "MAC_3:y1"      ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; datab_0 ; Input ; Info     ; Stuck at GND ;
; datab_1 ; Input ; Info     ; Stuck at GND ;
; datab_2 ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MAC_3:y0"            ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; datab_0       ; Input ; Info     ; Stuck at VCC ;
; datab_1[7..1] ; Input ; Info     ; Stuck at VCC ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND ;
; datab_2       ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MAC_3:x2"            ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC ;
; datab_1       ; Input ; Info     ; Stuck at GND ;
; datab_2       ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MAC_3:x1"            ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; datab_0[7..2] ; Input ; Info     ; Stuck at GND ;
; datab_0[1]    ; Input ; Info     ; Stuck at VCC ;
; datab_0[0]    ; Input ; Info     ; Stuck at GND ;
; datab_1       ; Input ; Info     ; Stuck at GND ;
; datab_2[7..1] ; Input ; Info     ; Stuck at VCC ;
; datab_2[0]    ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MAC_3:x0"            ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC ;
; datab_1       ; Input ; Info     ; Stuck at GND ;
; datab_2       ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LineBuffer_3:b0"                                                                                             ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 329                         ;
;     CLR               ; 156                         ;
;     ENA SLD           ; 10                          ;
;     SLD               ; 9                           ;
;     plain             ; 154                         ;
; cycloneiii_lcell_comb ; 565                         ;
;     arith             ; 433                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 356                         ;
;     normal            ; 132                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 13                          ;
; cycloneiii_mac_mult   ; 24                          ;
; cycloneiii_mac_out    ; 24                          ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 16.60                       ;
; Average LUT depth     ; 3.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Wed May 16 17:52:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sobel.v
    Info (12023): Found entity 1: sobel File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file sqrt.v
    Info (12023): Found entity 1: SQRT File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pa_3.v
    Info (12023): Found entity 1: PA_3 File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mac_3.v
    Info (12023): Found entity 1: MAC_3 File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file linebuffer_3.v
    Info (12023): Found entity 1: LineBuffer_3 File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file image_tb.v
    Info (12023): Found entity 1: image_TB File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/image_TB.v Line: 2
Info (12127): Elaborating entity "sobel" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sobel.v(46): truncated value with size 32 to match size of target (10) File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 46
Info (12128): Elaborating entity "LineBuffer_3" for hierarchy "LineBuffer_3:b0" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 55
Info (12128): Elaborating entity "altshift_taps" for hierarchy "LineBuffer_3:b0|altshift_taps:altshift_taps_component" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v Line: 72
Info (12130): Elaborated megafunction instantiation "LineBuffer_3:b0|altshift_taps:altshift_taps_component" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v Line: 72
Info (12133): Instantiated megafunction "LineBuffer_3:b0|altshift_taps:altshift_taps_component" with the following parameter: File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v Line: 72
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9mn.tdf
    Info (12023): Found entity 1: shift_taps_9mn File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_9mn" for hierarchy "LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qn81.tdf
    Info (12023): Found entity 1: altsyncram_qn81 File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/altsyncram_qn81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qn81" for hierarchy "LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cntr_3uf.tdf Line: 27
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cmpr_7ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cntr_3uf.tdf Line: 85
Info (12128): Elaborating entity "MAC_3" for hierarchy "MAC_3:x0" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 66
Info (12128): Elaborating entity "altmult_add" for hierarchy "MAC_3:x0|altmult_add:ALTMULT_ADD_component" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v Line: 113
Info (12130): Elaborated megafunction instantiation "MAC_3:x0|altmult_add:ALTMULT_ADD_component" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v Line: 113
Info (12133): Instantiated megafunction "MAC_3:x0|altmult_add:ALTMULT_ADD_component" with the following parameter: File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v Line: 113
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "SCANA"
    Info (12134): Parameter "input_source_a2" = "SCANA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_si74.tdf
    Info (12023): Found entity 1: mult_add_si74 File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf Line: 30
Info (12128): Elaborating entity "mult_add_si74" for hierarchy "MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_oaa1.tdf
    Info (12023): Found entity 1: ded_mult_oaa1 File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_oaa1.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_oaa1" for hierarchy "MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/dffpipe_b3c.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_oaa1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_qe91.tdf
    Info (12023): Found entity 1: ded_mult_qe91 File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_qe91.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_qe91" for hierarchy "MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf Line: 43
Info (12128): Elaborating entity "PA_3" for hierarchy "PA_3:pa0" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 125
Info (12128): Elaborating entity "parallel_add" for hierarchy "PA_3:pa0|parallel_add:parallel_add_component" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v Line: 68
Info (12130): Elaborated megafunction instantiation "PA_3:pa0|parallel_add:parallel_add_component" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v Line: 68
Info (12133): Instantiated megafunction "PA_3:pa0|parallel_add:parallel_add_component" with the following parameter: File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v Line: 68
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "3"
    Info (12134): Parameter "width" = "18"
    Info (12134): Parameter "widthr" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_o9f.tdf
    Info (12023): Found entity 1: par_add_o9f File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/par_add_o9f.tdf Line: 27
Info (12128): Elaborating entity "par_add_o9f" for hierarchy "PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 147
Info (12128): Elaborating entity "SQRT" for hierarchy "SQRT:sqrt0" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 139
Info (12128): Elaborating entity "altsqrt" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v Line: 65
Info (12130): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v Line: 65
Info (12133): Instantiated megafunction "SQRT:sqrt0|altsqrt:altsqrt_component" with the following parameter: File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v Line: 65
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_vqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_uqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_tqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_sqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_rqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_qqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_pqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_oqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_nqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_fpc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_epc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_dpc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_cpc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_bpc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_apc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_8pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "SQRT:sqrt0|altsqrt:altsqrt_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (13014): Ignored 359 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
    Info (13019): Ignored 344 SOFT buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 137
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 137
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 137
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 137
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rct.tdf
    Info (12023): Found entity 1: mult_rct File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf Line: 66
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_rct:auto_generated|mac_out8" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf Line: 90
        Warning (14320): Synthesized away node "lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf Line: 66
        Warning (14320): Synthesized away node "lpm_mult:Mult1|mult_rct:auto_generated|mac_out8" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 24 buffer(s)
    Info (13019): Ignored 24 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/output_files/sobel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iDATA[0]" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 13
    Warning (15610): No output dependent on input pin "iDATA[1]" File: C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v Line: 13
Info (21057): Implemented 752 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 667 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21062): Implemented 30 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 652 megabytes
    Info: Processing ended: Wed May 16 17:53:10 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/output_files/sobel.map.smsg.


