0.6
2018.2
Jun 14 2018
20:41:02
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/sim/Conv1_Weights.v,1654023138,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/sim/MemBlk_3.v,,Conv1_Weights,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/sim/Conv2_Weights.v,1654023133,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/sim/Conv1_Weights.v,,Conv2_Weights,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/sim/DenseW0.v,1654022451,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/sim/Conv2_Weights.v,,DenseW0,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/sim/DenseW1.v,1654022475,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/sim/DenseW0.v,,DenseW1,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/sim/DenseW2.v,1654022493,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/sim/DenseW1.v,,DenseW2,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/sim/DenseW3.v,1654022578,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/sim/DenseW2.v,,DenseW3,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/sim/DenseW4.v,1654022602,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/sim/DenseW3.v,,DenseW4,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/sim/MemBlk_1.v,1653957293,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v,,MemBlk_1,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/sim/MemBlk_2.v,1653957293,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/sim/MemBlk_1.v,,MemBlk_2,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/sim/MemBlk_3.v,1653957293,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/sim/MemBlk_2.v,,MemBlk_3,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v,1654003201,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v,,AdderTree,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v,1654020525,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v,,ControlUnit,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v,1654003201,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v,,Conv_Layer_Seq,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v,1654003201,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v,,Convolution,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v,1654012362,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v,,Dense_Seq,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v,1653854789,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v,,EMB_Layer,,,,,,,,
,,,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v,,MaxComp,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v,1653592452,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v,,MaxPoolLayer,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v,1653405166,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v,,MaxPoolUnit,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v,1653921192,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v,,Register,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v,1653921192,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v,,RegisterFile,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v,1654014872,verilog,,,,Top_Sequential_model,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v,1652118718,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v,,mux_emb,,,,,,,,
