
---------- Begin Simulation Statistics ----------
final_tick                                54299127500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296982                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720872                       # Number of bytes of host memory used
host_op_rate                                   324124                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   336.72                       # Real time elapsed on the host
host_tick_rate                              161258689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054299                       # Number of seconds simulated
sim_ticks                                 54299127500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.085983                       # CPI: cycles per instruction
system.cpu.discardedOps                        431023                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2353413                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.920825                       # IPC: instructions per cycle
system.cpu.numCycles                        108598255                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106244842                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72234                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            219                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19661965                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15821514                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88865                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076171                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062843                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.834971                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050589                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134809                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34993551                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34993551                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34996627                       # number of overall hits
system.cpu.dcache.overall_hits::total        34996627                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46058                       # number of overall misses
system.cpu.dcache.overall_misses::total         46058                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2575223000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2575223000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2575223000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2575223000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35039556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35039556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35042685                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35042685                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001314                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55977.024236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55977.024236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55912.610187                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55912.610187                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31866                       # number of writebacks
system.cpu.dcache.writebacks::total             31866                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35397                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1922536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1922536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1923618500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1923618500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001009                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001010                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54354.990105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54354.990105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54344.111083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54344.111083                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34885                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20839898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    265285500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    265285500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20858224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20858224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14475.908545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14475.908545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    212394000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    212394000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13135.877296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13135.877296                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14153653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14153653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2309937500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2309937500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83454.514253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83454.514253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1710142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1710142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89065.257018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89065.257018                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3076                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3076                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           53                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016938                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016938                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1082500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1082500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008629                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008629                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40092.592593                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40092.592593                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.469009                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35203244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35397                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            994.526203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.469009                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70463207                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70463207                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49127765                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17537271                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086702                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     25654988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25654988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25654988                       # number of overall hits
system.cpu.icache.overall_hits::total        25654988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1088                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1088                       # number of overall misses
system.cpu.icache.overall_misses::total          1088                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38101500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38101500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38101500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38101500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25656076                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25656076                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25656076                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25656076                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35019.761029                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35019.761029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35019.761029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35019.761029                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          864                       # number of writebacks
system.cpu.icache.writebacks::total               864                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1088                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1088                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1088                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1088                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37013500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37013500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37013500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37013500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34019.761029                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34019.761029                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34019.761029                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34019.761029                       # average overall mshr miss latency
system.cpu.icache.replacements                    864                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25654988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25654988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1088                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1088                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38101500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38101500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25656076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25656076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35019.761029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35019.761029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37013500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37013500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34019.761029                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34019.761029                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           223.800483                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25656076                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1088                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23580.952206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   223.800483                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51313240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51313240                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  54299127500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16185                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16940                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 755                       # number of overall hits
system.l2.overall_hits::.cpu.data               16185                       # number of overall hits
system.l2.overall_hits::total                   16940                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19212                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19545                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data             19212                       # number of overall misses
system.l2.overall_misses::total                 19545                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27291500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1700551500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1727843000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27291500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1700551500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1727843000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1088                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            35397                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36485                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1088                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           35397                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36485                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.306066                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.542758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.535700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.306066                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.542758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.535700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81956.456456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88515.068707                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88403.325659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81956.456456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88515.068707                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88403.325659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2799                       # number of writebacks
system.l2.writebacks::total                      2799                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19542                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19542                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1508228500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1532190000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1508228500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1532190000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.306066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.542673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.535617                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.306066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.542673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.535617                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71956.456456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78516.762976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78404.973902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71956.456456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78516.762976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78404.973902                       # average overall mshr miss latency
system.l2.replacements                           3161                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31866                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31866                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          857                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              857                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          857                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          857                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   225                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1678976500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1678976500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88478.947091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88478.947091                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1489216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1489216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78478.947091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78478.947091                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27291500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27291500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1088                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1088                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.306066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.306066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81956.456456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81956.456456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23961500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23961500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.306066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.306066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71956.456456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71956.456456                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.014571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91419.491525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91419.491525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19012000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19012000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.014386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81596.566524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81596.566524                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13133.139198                       # Cycle average of tags in use
system.l2.tags.total_refs                       72193                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19545                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.693681                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.380298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       226.206515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12906.552385                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.787753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801583                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14335                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    597129                       # Number of tag accesses
system.l2.tags.data_accesses                   597129                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018411045500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               75355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5281                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19542                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2799                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39084                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5598                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.06                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39084                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5598                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.077419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.574610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1811.207002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          309     99.68%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.009677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.126836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              308     99.35%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.32%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2501376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               358272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     46.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   54295666000                       # Total gap between requests
system.mem_ctrls.avgGap                    2430314.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2458752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       357312                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 784984.988939278992                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 45281611.569173000753                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6580437.227099090815                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38418                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5598                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18932500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1339743000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 454120269250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28427.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34872.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  81121877.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2458752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2501376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       358272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       358272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          333                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19209                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19542                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2799                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2799                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       784985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     45281612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         46066597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       784985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       784985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6598117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6598117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6598117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       784985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     45281612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        52664714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39084                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5583                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          304                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               625850500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             195420000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1358675500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16012.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34762.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               30467                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4811                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   304.490839                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   238.008044                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.471619                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           46      0.49%      0.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3901     41.55%     42.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3199     34.08%     76.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          579      6.17%     82.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          215      2.29%     84.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          430      4.58%     89.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          379      4.04%     93.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          204      2.17%     95.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          435      4.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2501376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             357312                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               46.066597                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.580437                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        33872160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18003480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      140372400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14699520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4285884720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   9968738550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12456137760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   26917708590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.730039                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32286308000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1812980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  20199839500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33165300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17623980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138687360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14443740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4285884720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   9895462200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12517844160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   26903111460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.461211                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32448579250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1812980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  20037568250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                566                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2799                       # Transaction distribution
system.membus.trans_dist::CleanEvict              145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           566                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        42028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  42028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2859648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2859648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19542                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            50136500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          182852250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             17284                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          864                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19201                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1088                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16196                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3040                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       105679                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                108719                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       249856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8609664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8859520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3161                       # Total snoops (count)
system.tol2bus.snoopTraffic                    358272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            39646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006508                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080408                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39388     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    258      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39646                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  54299127500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          101577000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2720000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          88493997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
