
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -195.21

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.31

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.31

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3489.71    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.36    1.11    1.55 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.55   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.88    1.88   library removal time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.16    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.09    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3489.71    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.36    1.11    1.55 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.27    1.93   library recovery time
                                  1.93   data required time
-----------------------------------------------------------------------------
                                  1.93   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.90    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.79    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.36    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.27    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   57.80    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   43.56    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.60    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.66    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.25    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18246_/A (BUF_X1)
    10   28.09    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   30.86    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.02    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.17    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    3.18    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   31.27    0.15    0.17    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.73    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    4.84    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20583_/A (BUF_X1)
    10   18.58    0.02    0.06    1.04 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.05 v _20659_/A2 (NOR2_X1)
     1    2.79    0.03    0.04    1.08 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.08 ^ _30198_/CI (FA_X1)
     1    1.62    0.01    0.09    1.18 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.18 v _21174_/A (INV_X1)
     1    3.13    0.01    0.02    1.20 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.20 ^ _30199_/CI (FA_X1)
     1    3.68    0.02    0.09    1.29 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.29 v _30202_/B (FA_X1)
     1    3.88    0.02    0.13    1.42 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.42 ^ _30207_/A (FA_X1)
     1    4.42    0.02    0.09    1.51 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.51 v _30211_/A (FA_X1)
     1    3.93    0.02    0.12    1.63 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.63 ^ _30212_/A (FA_X1)
     1    2.45    0.02    0.09    1.72 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.72 v _21502_/A (INV_X1)
     1    3.35    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    8.60    0.02    0.04    1.83 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.83 ^ _23632_/A2 (NAND3_X1)
     1    1.60    0.02    0.02    1.85 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.85 v _23633_/A3 (NOR3_X1)
     2    3.80    0.04    0.07    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.23    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   10.73    0.04    0.05    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.78    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23966_/A1 (NOR2_X1)
     1    3.34    0.01    0.01    2.07 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.07 v _23969_/B2 (AOI221_X2)
     2    4.61    0.05    0.08    2.16 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.16 ^ _23970_/B (XNOR2_X1)
     1    3.70    0.03    0.05    2.21 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.21 ^ _23971_/B (MUX2_X1)
     2    7.00    0.02    0.05    2.26 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.26 ^ _23972_/B2 (AOI221_X2)
     1    7.15    0.03    0.03    2.29 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.29 v _23981_/A1 (NOR4_X2)
     4   12.56    0.08    0.10    2.40 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.40 ^ _25172_/A (BUF_X2)
    10   20.30    0.03    0.05    2.45 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.45 ^ _25615_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.47 v _25615_/ZN (OAI21_X1)
                                         _02234_ (net)
                  0.01    0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.47   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3489.71    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.36    1.11    1.55 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[808]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.27    1.93   library recovery time
                                  1.93   data required time
-----------------------------------------------------------------------------
                                  1.93   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.90    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.79    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.36    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.27    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   57.80    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   43.56    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.60    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.66    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.25    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18246_/A (BUF_X1)
    10   28.09    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   30.86    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.02    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.17    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    3.18    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   31.27    0.15    0.17    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.73    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    4.84    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20583_/A (BUF_X1)
    10   18.58    0.02    0.06    1.04 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.05 v _20659_/A2 (NOR2_X1)
     1    2.79    0.03    0.04    1.08 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.08 ^ _30198_/CI (FA_X1)
     1    1.62    0.01    0.09    1.18 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.18 v _21174_/A (INV_X1)
     1    3.13    0.01    0.02    1.20 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.20 ^ _30199_/CI (FA_X1)
     1    3.68    0.02    0.09    1.29 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.29 v _30202_/B (FA_X1)
     1    3.88    0.02    0.13    1.42 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.42 ^ _30207_/A (FA_X1)
     1    4.42    0.02    0.09    1.51 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.51 v _30211_/A (FA_X1)
     1    3.93    0.02    0.12    1.63 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.63 ^ _30212_/A (FA_X1)
     1    2.45    0.02    0.09    1.72 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.72 v _21502_/A (INV_X1)
     1    3.35    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    8.60    0.02    0.04    1.83 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.83 ^ _23632_/A2 (NAND3_X1)
     1    1.60    0.02    0.02    1.85 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.85 v _23633_/A3 (NOR3_X1)
     2    3.80    0.04    0.07    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.23    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   10.73    0.04    0.05    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.78    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23966_/A1 (NOR2_X1)
     1    3.34    0.01    0.01    2.07 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.07 v _23969_/B2 (AOI221_X2)
     2    4.61    0.05    0.08    2.16 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.16 ^ _23970_/B (XNOR2_X1)
     1    3.70    0.03    0.05    2.21 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.21 ^ _23971_/B (MUX2_X1)
     2    7.00    0.02    0.05    2.26 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.26 ^ _23972_/B2 (AOI221_X2)
     1    7.15    0.03    0.03    2.29 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.29 v _23981_/A1 (NOR4_X2)
     4   12.56    0.08    0.10    2.40 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.40 ^ _25172_/A (BUF_X2)
    10   20.30    0.03    0.05    2.45 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.45 ^ _25615_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.47 v _25615_/ZN (OAI21_X1)
                                         _02234_ (net)
                  0.01    0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.47   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.43e-03   1.56e-04   1.29e-02  16.6%
Combinational          2.98e-02   3.43e-02   4.29e-04   6.45e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.61e-02   5.85e-04   7.78e-02 100.0%
                          52.9%      46.4%       0.8%
