<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="33"><twSigConn><twSig>CPU/the_datapath/the_ALU/O_shift0002&lt;31&gt;</twSig><twDriver>SLICE_X80Y25.B</twDriver><twLoad>SLICE_X80Y25.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twSig><twDriver>SLICE_X93Y16.AMUX</twDriver><twLoad>SLICE_X93Y16.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twSig><twDriver>SLICE_X93Y16.BMUX</twDriver><twLoad>SLICE_X93Y16.B4</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twSig><twDriver>SLICE_X93Y16.CMUX</twDriver><twLoad>SLICE_X93Y16.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twSig><twDriver>SLICE_X93Y16.DMUX</twDriver><twLoad>SLICE_X93Y16.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twSig><twDriver>SLICE_X93Y17.AMUX</twDriver><twLoad>SLICE_X93Y17.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twSig><twDriver>SLICE_X93Y17.BMUX</twDriver><twLoad>SLICE_X93Y17.B4</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twSig><twDriver>SLICE_X93Y17.CMUX</twDriver><twLoad>SLICE_X93Y17.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twSig><twDriver>SLICE_X93Y17.DMUX</twDriver><twLoad>SLICE_X93Y17.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twSig><twDriver>SLICE_X93Y18.AMUX</twDriver><twLoad>SLICE_X93Y18.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twSig><twDriver>SLICE_X93Y18.BMUX</twDriver><twLoad>SLICE_X93Y18.B4</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twSig><twDriver>SLICE_X93Y18.CMUX</twDriver><twLoad>SLICE_X93Y18.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twSig><twDriver>SLICE_X93Y18.DMUX</twDriver><twLoad>SLICE_X93Y18.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twSig><twDriver>SLICE_X93Y19.AMUX</twDriver><twLoad>SLICE_X93Y19.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twSig><twDriver>SLICE_X93Y19.BMUX</twDriver><twLoad>SLICE_X93Y19.B4</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twSig><twDriver>SLICE_X93Y19.CMUX</twDriver><twLoad>SLICE_X93Y19.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twSig><twDriver>SLICE_X93Y19.DMUX</twDriver><twLoad>SLICE_X93Y19.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twSig><twDriver>SLICE_X93Y20.AMUX</twDriver><twLoad>SLICE_X93Y20.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twSig><twDriver>SLICE_X93Y20.BMUX</twDriver><twLoad>SLICE_X93Y20.B4</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twSig><twDriver>SLICE_X93Y20.CMUX</twDriver><twLoad>SLICE_X93Y20.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twSig><twDriver>SLICE_X93Y20.DMUX</twDriver><twLoad>SLICE_X93Y20.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twSig><twDriver>SLICE_X93Y21.AMUX</twDriver><twLoad>SLICE_X93Y21.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twSig><twDriver>SLICE_X93Y21.BMUX</twDriver><twLoad>SLICE_X93Y21.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twSig><twDriver>SLICE_X93Y21.CMUX</twDriver><twLoad>SLICE_X93Y21.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twSig><twDriver>SLICE_X93Y21.DMUX</twDriver><twLoad>SLICE_X93Y21.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twSig><twDriver>SLICE_X93Y22.AMUX</twDriver><twLoad>SLICE_X93Y22.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twSig><twDriver>SLICE_X93Y22.BMUX</twDriver><twLoad>SLICE_X93Y22.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twSig><twDriver>SLICE_X93Y22.CMUX</twDriver><twLoad>SLICE_X93Y22.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twSig><twDriver>SLICE_X93Y22.DMUX</twDriver><twLoad>SLICE_X93Y22.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twSig><twDriver>SLICE_X93Y23.AMUX</twDriver><twLoad>SLICE_X93Y23.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twSig><twDriver>SLICE_X93Y23.BMUX</twDriver><twLoad>SLICE_X93Y23.B4</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twSig><twDriver>SLICE_X93Y23.CMUX</twDriver><twLoad>SLICE_X93Y23.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twSig><twDriver>SLICE_X93Y23.DMUX</twDriver><twLoad>SLICE_X93Y23.D3</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.702</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.102</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twNet><twDel>0.702</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.102</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.DQ</twSrc><twDest>IODELAY_X0Y274.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.DQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.703</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.103</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twNet><twDel>0.703</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.103</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.DQ</twSrc><twDest>IODELAY_X0Y244.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.371</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.229</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twNet><twDel>0.371</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.229</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.DQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.371</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.DQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.702</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.102</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.702</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.102</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.DQ</twSrc><twDest>IODELAY_X0Y75.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.DQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.716</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.116</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.716</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.116</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.DQ</twSrc><twDest>IODELAY_X0Y87.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.716</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="23" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT1" logResource="user_clk_pll/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="clk200"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT2" logResource="user_clk_pll/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="clk0"/><twPinLimit anchorID="25" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT3" logResource="user_clk_pll/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="clk90"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.877</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathFromToDelay"><twSlack>0.973</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.877</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.716</twRouteDel><twTotDel>2.877</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>0.986</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>2.864</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>1.318</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>2.532</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="43"><twSlack>2.618</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="44"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="45"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="46"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="47"><twSlack>2.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.922</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>2.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.922</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>2.923</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="50"><twSlack>2.934</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>2.934</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="51" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.047</twMaxDel><twMinPer>4.046</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathFromToDelay"><twSlack>0.353</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.076</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathFromToDelay"><twSlack>0.377</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.052</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>2.052</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathFromToDelay"><twSlack>0.376</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.067</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.067</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>0.400</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.043</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.043</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>0.376</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.067</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.067</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>0.400</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.043</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.043</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>0.411</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.030</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>2.030</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>0.435</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.006</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>2.006</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>0.480</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.834</twTotPathDel><twClkSkew dest = "0.260" src = "0.311">0.051</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.736</twRouteDel><twTotDel>1.834</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>0.504</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.810</twTotPathDel><twClkSkew dest = "0.260" src = "0.311">0.051</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.736</twRouteDel><twTotDel>1.810</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>0.499</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.951</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.853</twRouteDel><twTotDel>1.951</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>0.523</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.927</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.853</twRouteDel><twTotDel>1.927</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>0.516</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.898</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>0.540</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.874</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.874</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>0.516</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.898</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>0.540</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.874</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.874</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>0.568</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.870</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>0.592</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>0.568</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.870</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.592</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="92"><twSlack>0.920</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="93"><twSlack>0.946</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.921</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="95"><twSlack>0.947</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="96"><twSlack>1.001</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.073</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="97"><twSlack>1.027</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="98"><twSlack>1.005</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="99"><twSlack>1.031</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="100"><twSlack>1.013</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.051</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="101"><twSlack>1.039</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="102"><twSlack>1.014</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.339</twRouteDel><twTotDel>1.076</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="103"><twSlack>1.040</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.339</twRouteDel><twTotDel>1.102</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="104"><twSlack>1.018</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="105"><twSlack>1.044</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="106"><twSlack>1.021</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="107"><twSlack>1.047</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.109</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="108"><twSlack>1.036</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y277.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="109"><twSlack>1.062</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y277.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y276.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="110"><twSlack>1.036</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y276.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y276.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="111"><twSlack>1.062</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y276.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y276.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>7458872055539</twItemCnt><twErrCntSetup>1450</twErrCntSetup><twErrCntEndPt>1450</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7861</twEndPtCnt><twPathErrCnt>7455884953553</twPathErrCnt><twMinPer>80.268</twMinPer></twConstHead><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_6_31 (SLICE_X89Y48.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.134</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twTotPathDel>39.426</twTotPathDel><twClkSkew dest = "3.448" src = "3.899">0.451</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_31</twBEL></twPathDel><twLogDel>19.605</twLogDel><twRouteDel>19.821</twRouteDel><twTotDel>39.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.381</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twTotPathDel>38.673</twTotPathDel><twClkSkew dest = "3.448" src = "3.899">0.451</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_31</twBEL></twPathDel><twLogDel>19.222</twLogDel><twRouteDel>19.451</twRouteDel><twTotDel>38.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.326</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twTotPathDel>38.618</twTotPathDel><twClkSkew dest = "3.448" src = "3.899">0.451</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_31</twBEL></twPathDel><twLogDel>19.174</twLogDel><twRouteDel>19.444</twRouteDel><twTotDel>38.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_2_31 (SLICE_X91Y48.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.127</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_2_31</twDest><twTotPathDel>39.429</twTotPathDel><twClkSkew dest = "3.458" src = "3.899">0.441</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_2_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_2_31</twBEL></twPathDel><twLogDel>19.605</twLogDel><twRouteDel>19.824</twRouteDel><twTotDel>39.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.374</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_2_31</twDest><twTotPathDel>38.676</twTotPathDel><twClkSkew dest = "3.458" src = "3.899">0.441</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_2_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_2_31</twBEL></twPathDel><twLogDel>19.222</twLogDel><twRouteDel>19.454</twRouteDel><twTotDel>38.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.319</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_2_31</twDest><twTotPathDel>38.621</twTotPathDel><twClkSkew dest = "3.458" src = "3.899">0.441</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_2_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_2_31</twBEL></twPathDel><twLogDel>19.174</twLogDel><twRouteDel>19.447</twRouteDel><twTotDel>38.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_9_31 (SLICE_X89Y47.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.105</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>39.403</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>19.605</twLogDel><twRouteDel>19.798</twRouteDel><twTotDel>39.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.352</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>38.650</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>19.222</twLogDel><twRouteDel>19.428</twRouteDel><twTotDel>38.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.297</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>38.595</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>19.174</twLogDel><twRouteDel>19.421</twRouteDel><twTotDel>38.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_30_31 (SLICE_X87Y45.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.104</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twTotPathDel>39.402</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y45.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_30_31</twBEL></twPathDel><twLogDel>19.605</twLogDel><twRouteDel>19.797</twRouteDel><twTotDel>39.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.351</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twTotPathDel>38.649</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y45.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_30_31</twBEL></twPathDel><twLogDel>19.222</twLogDel><twRouteDel>19.427</twRouteDel><twTotDel>38.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.296</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twTotPathDel>38.594</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y45.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_30_31</twBEL></twPathDel><twLogDel>19.174</twLogDel><twRouteDel>19.420</twRouteDel><twTotDel>38.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_8_31 (SLICE_X87Y46.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.102</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twTotPathDel>39.396</twTotPathDel><twClkSkew dest = "3.450" src = "3.899">0.449</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_8_31</twBEL></twPathDel><twLogDel>19.605</twLogDel><twRouteDel>19.791</twRouteDel><twTotDel>39.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.349</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twTotPathDel>38.643</twTotPathDel><twClkSkew dest = "3.450" src = "3.899">0.449</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_8_31</twBEL></twPathDel><twLogDel>19.222</twLogDel><twRouteDel>19.421</twRouteDel><twTotDel>38.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.294</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twTotPathDel>38.588</twTotPathDel><twClkSkew dest = "3.450" src = "3.899">0.449</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_8_31</twBEL></twPathDel><twLogDel>19.174</twLogDel><twRouteDel>19.414</twRouteDel><twTotDel>38.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_13_31 (SLICE_X88Y47.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.098</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twTotPathDel>39.396</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_31</twBEL></twPathDel><twLogDel>19.598</twLogDel><twRouteDel>19.798</twRouteDel><twTotDel>39.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.345</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twTotPathDel>38.643</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_31</twBEL></twPathDel><twLogDel>19.215</twLogDel><twRouteDel>19.428</twRouteDel><twTotDel>38.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.290</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twTotPathDel>38.588</twTotPathDel><twClkSkew dest = "3.454" src = "3.899">0.445</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_31</twBEL></twPathDel><twLogDel>19.167</twLogDel><twRouteDel>19.421</twRouteDel><twTotDel>38.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X91Y47.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.096</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>39.405</twTotPathDel><twClkSkew dest = "3.465" src = "3.899">0.434</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>19.605</twLogDel><twRouteDel>19.800</twRouteDel><twTotDel>39.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.343</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>38.652</twTotPathDel><twClkSkew dest = "3.465" src = "3.899">0.434</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>19.222</twLogDel><twRouteDel>19.430</twRouteDel><twTotDel>38.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.288</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>38.597</twTotPathDel><twClkSkew dest = "3.465" src = "3.899">0.434</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>19.174</twLogDel><twRouteDel>19.423</twRouteDel><twTotDel>38.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_17_31 (SLICE_X89Y46.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.095</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twTotPathDel>39.398</twTotPathDel><twClkSkew dest = "3.459" src = "3.899">0.440</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_17_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_17_31</twBEL></twPathDel><twLogDel>19.605</twLogDel><twRouteDel>19.793</twRouteDel><twTotDel>39.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.342</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twTotPathDel>38.645</twTotPathDel><twClkSkew dest = "3.459" src = "3.899">0.440</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_17_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_17_31</twBEL></twPathDel><twLogDel>19.222</twLogDel><twRouteDel>19.423</twRouteDel><twTotDel>38.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.287</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twTotPathDel>38.590</twTotPathDel><twClkSkew dest = "3.459" src = "3.899">0.440</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_17_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_17_31</twBEL></twPathDel><twLogDel>19.174</twLogDel><twRouteDel>19.416</twRouteDel><twTotDel>38.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_1_31 (SLICE_X90Y47.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.091</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_1_31</twDest><twTotPathDel>39.425</twTotPathDel><twClkSkew dest = "3.490" src = "3.899">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_1_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_1_31</twBEL></twPathDel><twLogDel>19.605</twLogDel><twRouteDel>19.820</twRouteDel><twTotDel>39.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.338</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_1_31</twDest><twTotPathDel>38.672</twTotPathDel><twClkSkew dest = "3.490" src = "3.899">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_1_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_1_31</twBEL></twPathDel><twLogDel>19.222</twLogDel><twRouteDel>19.450</twRouteDel><twTotDel>38.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.283</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_1_31</twDest><twTotPathDel>38.617</twTotPathDel><twClkSkew dest = "3.490" src = "3.899">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_1_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_1_31</twBEL></twPathDel><twLogDel>19.174</twLogDel><twRouteDel>19.443</twRouteDel><twTotDel>38.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259001296" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_15_31 (SLICE_X88Y46.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.088</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_15_31</twDest><twTotPathDel>39.391</twTotPathDel><twClkSkew dest = "3.459" src = "3.899">0.440</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_15_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_15_31</twBEL></twPathDel><twLogDel>19.598</twLogDel><twRouteDel>19.793</twRouteDel><twTotDel>39.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.335</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_15_31</twDest><twTotPathDel>38.638</twTotPathDel><twClkSkew dest = "3.459" src = "3.899">0.440</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_15_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_15_31</twBEL></twPathDel><twLogDel>19.215</twLogDel><twRouteDel>19.423</twRouteDel><twTotDel>38.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.280</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_15_31</twDest><twTotPathDel>38.583</twTotPathDel><twClkSkew dest = "3.459" src = "3.899">0.440</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_15_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y16.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y18.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_16</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y20.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y21.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y23.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_15_31</twBEL></twPathDel><twLogDel>19.167</twLogDel><twRouteDel>19.416</twRouteDel><twTotDel>38.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_129 (SLICE_X31Y10.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_1</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_129</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew dest = "0.581" src = "0.547">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_1</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_129</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X29Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;3&gt;</twComp><twBEL>mem_arch/icache/first_read_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>mem_arch/icache/first_read&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;131&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;129&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_129</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/PC_IF_RA_30 (SLICE_X66Y26.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.455</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_30</twSrc><twDest BELType="FF">CPU/the_datapath/PC_IF_RA_30</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "0.173" src = "0.130">-0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_30</twSrc><twDest BELType='FF'>CPU/the_datapath/PC_IF_RA_30</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X67Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;30&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y26.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>CPU/the_datapath/PC_IF_RA&lt;31&gt;</twComp><twBEL>CPU/the_datapath/PC_IF_RA_30</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_131 (SLICE_X31Y10.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_3</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_131</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew dest = "0.581" src = "0.547">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_3</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_131</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X29Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;3&gt;</twComp><twBEL>mem_arch/icache/first_read_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y10.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>mem_arch/icache/first_read&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;131&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;131&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_131</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_130 (SLICE_X31Y10.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_2</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_130</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew dest = "0.581" src = "0.547">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_2</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_130</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X29Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;3&gt;</twComp><twBEL>mem_arch/icache/first_read_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>mem_arch/icache/first_read&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;131&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;130&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_130</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_251 (SLICE_X34Y23.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_123</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_251</twDest><twTotPathDel>0.516</twTotPathDel><twClkSkew dest = "0.597" src = "0.543">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_123</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_251</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X32Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/icache/first_read&lt;123&gt;</twComp><twBEL>mem_arch/icache/first_read_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>mem_arch/icache/first_read&lt;123&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;251&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;251&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_251</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_153 (SLICE_X35Y11.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_25</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_153</twDest><twTotPathDel>0.488</twTotPathDel><twClkSkew dest = "0.547" src = "0.521">-0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_25</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_153</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X33Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;27&gt;</twComp><twBEL>mem_arch/icache/first_read_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>mem_arch/icache/first_read&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;155&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;153&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_153</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_190 (SLICE_X34Y12.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_62</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_190</twDest><twTotPathDel>0.520</twTotPathDel><twClkSkew dest = "0.579" src = "0.527">-0.052</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_62</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_190</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X32Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/icache/first_read&lt;63&gt;</twComp><twBEL>mem_arch/icache/first_read_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/icache/first_read&lt;62&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;191&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;190&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_190</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_146 (SLICE_X31Y14.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.469</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_18</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_146</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew dest = "0.604" src = "0.564">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_18</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_146</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X28Y13.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/icache/first_read&lt;19&gt;</twComp><twBEL>mem_arch/icache/first_read_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>mem_arch/icache/first_read&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;147&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;146&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_146</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_225 (SLICE_X31Y21.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.471</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_97</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_225</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew dest = "0.156" src = "0.141">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_97</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_225</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X31Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;99&gt;</twComp><twBEL>mem_arch/icache/first_read_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>mem_arch/icache/first_read&lt;97&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;227&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;225&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_225</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_sr_1 (SLICE_X64Y30.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">rst_sr_0</twSrc><twDest BELType="FF">rst_sr_1</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rst_sr_0</twSrc><twDest BELType='FF'>rst_sr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X64Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>rst_sr&lt;2&gt;</twComp><twBEL>rst_sr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>rst_sr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>rst_sr&lt;2&gt;</twComp><twBEL>rst_sr_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X3Y4.CLKARDCLKL" clockNet="cpu_clk_g"/><twPinLimit anchorID="195" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X3Y4.CLKARDCLKU" clockNet="cpu_clk_g"/><twPinLimit anchorID="196" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" locationPin="RAMB36_X3Y4.CLKBWRCLKL" clockNet="cpu_clk_g"/></twPinLimitRpt></twConst><twConst anchorID="197" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X47Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.431</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twTotPathDel>1.397</twTotPathDel><twClkSkew dest = "1.167" src = "1.229">0.062</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X54Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X36Y69.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.606</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twTotPathDel>1.284</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.818</twRouteDel><twTotDel>1.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X44Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.610</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X44Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X56Y64.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.610</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X56Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X56Y65.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.610</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X56Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X54Y65.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.615</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X54Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X44Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.769</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twTotPathDel>1.079</twTotPathDel><twClkSkew dest = "0.472" src = "0.514">0.042</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.641</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X36Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.804</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twTotPathDel>1.071</twTotPathDel><twClkSkew dest = "0.492" src = "0.507">0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X44Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.612</twRouteDel><twTotDel>1.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X30Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.811</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twTotPathDel>1.090</twTotPathDel><twClkSkew dest = "0.540" src = "0.529">-0.011</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.631</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X54Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.892</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twTotPathDel>0.983</twTotPathDel><twClkSkew dest = "0.454" src = "0.469">0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X56Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>0.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X47Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X56Y64.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X56Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X56Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X56Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X47Y65.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X36Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X44Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X44Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X36Y69.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (SLICE_X44Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X44Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X56Y65.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X56Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X54Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X54Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="238"><twPinLimitBanner>Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="239" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clk200_buf/I0" logResource="clk200_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk200"/><twPinLimit anchorID="240" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12/SR" locationPin="SLICE_X47Y65.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="241" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12/SR" locationPin="SLICE_X47Y65.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="242" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>4038</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2424</twEndPtCnt><twPathErrCnt>5</twPathErrCnt><twMinPer>6.741</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X57Y101.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.741</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twDest><twTotPathDel>5.926</twTotPathDel><twClkSkew dest = "3.326" src = "3.899">0.573</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.453</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>5.453</twRouteDel><twTotDel>5.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="3" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (SLICE_X25Y83.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.351</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twDest><twTotPathDel>4.916</twTotPathDel><twClkSkew dest = "3.397" src = "3.590">0.193</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.244</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>4.349</twRouteDel><twTotDel>4.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.183</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twDest><twTotPathDel>4.683</twTotPathDel><twClkSkew dest = "1.293" src = "1.683">0.390</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>4.137</twRouteDel><twTotDel>4.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.085</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twDest><twTotPathDel>4.585</twTotPathDel><twClkSkew dest = "1.293" src = "1.683">0.390</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>4.039</twRouteDel><twTotDel>4.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 5 paths
</twPathRptBanner><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.135</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.921</twTotPathDel><twClkSkew dest = "3.599" src = "3.571">-0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>3.943</twRouteDel><twTotDel>4.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.543</twTotPathDel><twClkSkew dest = "3.599" src = "3.668">0.069</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>3.544</twRouteDel><twTotDel>4.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.150</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.772</twTotPathDel><twClkSkew dest = "0.716" src = "0.684">-0.032</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X22Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.794</twRouteDel><twTotDel>3.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2 (SLICE_X52Y111.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twDest><twTotPathDel>4.529</twTotPathDel><twClkSkew dest = "1.190" src = "1.481">0.291</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.028</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.438</twRouteDel><twTotDel>4.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twDest><twTotPathDel>4.269</twTotPathDel><twClkSkew dest = "1.190" src = "1.500">0.310</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X38Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.178</twRouteDel><twTotDel>4.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.641</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twDest><twTotPathDel>3.971</twTotPathDel><twClkSkew dest = "1.190" src = "1.468">0.278</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X39Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1 (SLICE_X52Y111.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twDest><twTotPathDel>4.526</twTotPathDel><twClkSkew dest = "1.190" src = "1.481">0.291</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.028</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>3.438</twRouteDel><twTotDel>4.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twDest><twTotPathDel>4.266</twTotPathDel><twClkSkew dest = "1.190" src = "1.500">0.310</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X38Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>3.178</twRouteDel><twTotDel>4.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.644</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew dest = "1.190" src = "1.468">0.278</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X39Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0 (SLICE_X52Y111.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twDest><twTotPathDel>4.523</twTotPathDel><twClkSkew dest = "1.190" src = "1.481">0.291</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.028</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>3.438</twRouteDel><twTotDel>4.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twDest><twTotPathDel>4.263</twTotPathDel><twClkSkew dest = "1.190" src = "1.500">0.310</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X38Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>3.178</twRouteDel><twTotDel>4.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.647</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twDest><twTotPathDel>3.965</twTotPathDel><twClkSkew dest = "1.190" src = "1.468">0.278</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X39Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y10.DIBDIL9), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.088</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.748</twTotPathDel><twClkSkew dest = "1.487" src = "1.541">0.054</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y10.DIBDIL9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.956</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y10.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>3.956</twRouteDel><twTotDel>4.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54 (SLICE_X12Y109.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twDest><twTotPathDel>4.571</twTotPathDel><twClkSkew dest = "3.498" src = "3.590">0.092</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y120.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>4.018</twRouteDel><twTotDel>4.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.942</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twDest><twTotPathDel>2.695</twTotPathDel><twClkSkew dest = "1.394" src = "1.647">0.253</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>2.142</twRouteDel><twTotDel>2.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.995</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twDest><twTotPathDel>2.642</twTotPathDel><twClkSkew dest = "1.394" src = "1.647">0.253</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y120.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>2.089</twRouteDel><twTotDel>2.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (OLOGIC_X0Y231.D1), 5 paths
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twDest><twTotPathDel>4.567</twTotPathDel><twClkSkew dest = "3.597" src = "3.668">0.071</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.209</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y231.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y231.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_CS_B_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twBEL></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>4.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.275</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twDest><twTotPathDel>3.714</twTotPathDel><twClkSkew dest = "0.714" src = "0.615">-0.099</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y231.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y231.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_CS_B_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twBEL></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>3.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twDest><twTotPathDel>3.580</twTotPathDel><twClkSkew dest = "1.493" src = "1.406">-0.087</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y231.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y231.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_CS_B_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.602</twRouteDel><twTotDel>3.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y9.DIBDIU13), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.746</twTotPathDel><twClkSkew dest = "1.487" src = "1.511">0.024</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X13Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.DIBDIU13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.954</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y9.CLKBWRCLKU</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>3.954</twRouteDel><twTotDel>4.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X44Y77.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew dest = "3.531" src = "3.297">-0.234</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.217</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X64Y55.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew dest = "3.595" src = "3.345">-0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X64Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X68Y92.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "3.499" src = "3.254">-0.245</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X68Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;38&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X92Y80.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>0.595</twTotPathDel><twClkSkew dest = "3.662" src = "3.421">-0.241</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X97Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>0.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X68Y92.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.619</twTotPathDel><twClkSkew dest = "3.499" src = "3.254">-0.245</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X68Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (SLICE_X36Y55.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twDest><twTotPathDel>0.647</twTotPathDel><twClkSkew dest = "3.650" src = "3.384">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X40Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>0.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y91.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.629</twTotPathDel><twClkSkew dest = "3.510" src = "3.290">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X46Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.434</twRouteDel><twTotDel>0.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X92Y80.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.210</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>0.704</twTotPathDel><twClkSkew dest = "3.662" src = "3.410">-0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.490</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y91.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.704</twTotPathDel><twClkSkew dest = "3.510" src = "3.260">-0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.490</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X64Y48.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.214</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.709</twTotPathDel><twClkSkew dest = "3.580" src = "3.327">-0.253</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X63Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>0.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="311"><twPinLimitBanner>Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="312" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="DDR2_CS_B_OBUF/REV" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="313" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="314" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR" locationPin="OLOGIC_X0Y58.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="315" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>926</twItemCnt><twErrCntSetup>274</twErrCntSetup><twErrCntEndPt>274</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>790</twEndPtCnt><twPathErrCnt>274</twPathErrCnt><twMinPer>11.328</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88 (SLICE_X23Y74.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.582</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88</twDest><twTotPathDel>2.320</twTotPathDel><twClkSkew dest = "3.398" src = "3.668">0.270</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;76&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;88&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>2.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.123</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88</twDest><twTotPathDel>2.668</twTotPathDel><twClkSkew dest = "1.294" src = "1.393">0.099</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X25Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;76&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;88&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.577</twRouteDel><twTotDel>2.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72 (SLICE_X23Y74.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.580</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72</twDest><twTotPathDel>2.318</twTotPathDel><twClkSkew dest = "3.398" src = "3.668">0.270</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;76&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;88&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>2.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.125</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72</twDest><twTotPathDel>2.666</twTotPathDel><twClkSkew dest = "1.294" src = "1.393">0.099</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X25Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;76&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;88&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.577</twRouteDel><twTotDel>2.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78 (SLICE_X17Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.501</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twTotPathDel>2.265</twTotPathDel><twClkSkew dest = "3.424" src = "3.668">0.244</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.267</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twTotPathDel>2.521</twTotPathDel><twClkSkew dest = "1.320" src = "1.422">0.102</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.430</twRouteDel><twTotDel>2.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79 (SLICE_X17Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.501</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twTotPathDel>2.265</twTotPathDel><twClkSkew dest = "3.424" src = "3.668">0.244</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.267</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twTotPathDel>2.521</twTotPathDel><twClkSkew dest = "1.320" src = "1.422">0.102</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.430</twRouteDel><twTotDel>2.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77 (SLICE_X17Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.499</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twTotPathDel>2.263</twTotPathDel><twClkSkew dest = "3.424" src = "3.668">0.244</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.269</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twTotPathDel>2.519</twTotPathDel><twClkSkew dest = "1.320" src = "1.422">0.102</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.430</twRouteDel><twTotDel>2.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66 (SLICE_X14Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.498</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66</twDest><twTotPathDel>2.288</twTotPathDel><twClkSkew dest = "3.450" src = "3.668">0.218</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;67&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.176</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.270</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66</twDest><twTotPathDel>2.544</twTotPathDel><twClkSkew dest = "1.346" src = "1.422">0.076</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;67&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.453</twRouteDel><twTotDel>2.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67 (SLICE_X14Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.498</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67</twDest><twTotPathDel>2.288</twTotPathDel><twClkSkew dest = "3.450" src = "3.668">0.218</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;67&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.176</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.270</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67</twDest><twTotPathDel>2.544</twTotPathDel><twClkSkew dest = "1.346" src = "1.422">0.076</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;67&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.453</twRouteDel><twTotDel>2.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65 (SLICE_X14Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.496</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65</twDest><twTotPathDel>2.286</twTotPathDel><twClkSkew dest = "3.450" src = "3.668">0.218</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;67&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.176</twRouteDel><twTotDel>2.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.272</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65</twDest><twTotPathDel>2.542</twTotPathDel><twClkSkew dest = "1.346" src = "1.422">0.076</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;67&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.453</twRouteDel><twTotDel>2.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94 (SLICE_X15Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.496</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94</twDest><twTotPathDel>2.261</twTotPathDel><twClkSkew dest = "3.425" src = "3.668">0.243</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;95&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.149</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.272</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94</twDest><twTotPathDel>2.517</twTotPathDel><twClkSkew dest = "1.321" src = "1.422">0.101</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;95&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.426</twRouteDel><twTotDel>2.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95 (SLICE_X15Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.496</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95</twDest><twTotPathDel>2.261</twTotPathDel><twClkSkew dest = "3.425" src = "3.668">0.243</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;95&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.149</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.272</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95</twDest><twTotPathDel>2.517</twTotPathDel><twClkSkew dest = "1.321" src = "1.422">0.101</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y73.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;95&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.426</twRouteDel><twTotDel>2.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (SLICE_X4Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.147" src = "0.135">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X5Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X67Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X67Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X71Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X71Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (SLICE_X22Y84.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twDest><twTotPathDel>0.540</twTotPathDel><twClkSkew dest = "0.681" src = "0.607">-0.074</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X24Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_mux0000&lt;0&gt;111</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r (SLICE_X25Y87.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "0.135" src = "0.114">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X25Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y87.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X21Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X21Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X52Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X52Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X71Y73.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X71Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y73.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (SLICE_X67Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="372"><twConstPath anchorID="373" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X67Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (SLICE_X23Y84.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="374"><twConstPath anchorID="375" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.482</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew dest = "0.654" src = "0.607">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X24Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000&lt;11&gt;1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="376"><twPinLimitBanner>Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="377" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y66.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="378" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y68.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="379" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6"/></twPinLimitRpt></twConst><twConst anchorID="380" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twConstName><twItemCnt>11123</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3915</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>9.690</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X27Y98.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>4.075</twTotPathDel><twClkSkew dest = "3.395" src = "3.923">0.528</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y108.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;53&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.521</twRouteDel><twTotDel>4.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.961</twTotPathDel><twClkSkew dest = "3.395" src = "3.923">0.528</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;53&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.407</twRouteDel><twTotDel>3.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.353</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>4.540</twTotPathDel><twClkSkew dest = "0.602" src = "0.587">-0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y108.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.595</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;53&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.986</twRouteDel><twTotDel>4.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X27Y98.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twTotPathDel>3.976</twTotPathDel><twClkSkew dest = "3.395" src = "3.929">0.534</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.409</twRouteDel><twTotDel>3.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twTotPathDel>3.784</twTotPathDel><twClkSkew dest = "3.395" src = "3.929">0.534</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.217</twRouteDel><twTotDel>3.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.523</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twTotPathDel>4.370</twTotPathDel><twClkSkew dest = "0.602" src = "0.587">-0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y115.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.524</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.803</twRouteDel><twTotDel>4.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X27Y98.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twTotPathDel>3.727</twTotPathDel><twClkSkew dest = "3.395" src = "3.945">0.550</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.191</twRouteDel><twTotDel>3.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.579</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twTotPathDel>3.629</twTotPathDel><twClkSkew dest = "3.395" src = "3.945">0.550</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>3.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.933</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twTotPathDel>3.960</twTotPathDel><twClkSkew dest = "0.602" src = "0.587">-0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.244</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>3.403</twRouteDel><twTotDel>3.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (SLICE_X16Y93.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.536</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twDest><twTotPathDel>3.672</twTotPathDel><twClkSkew dest = "3.409" src = "3.959">0.550</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>3.133</twRouteDel><twTotDel>3.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.792</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twDest><twTotPathDel>3.416</twTotPathDel><twClkSkew dest = "3.409" src = "3.959">0.550</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>3.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.734</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twDest><twTotPathDel>4.173</twTotPathDel><twClkSkew dest = "0.616" src = "0.587">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.613</twRouteDel><twTotDel>4.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X23Y94.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.612</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.590</twTotPathDel><twClkSkew dest = "3.399" src = "3.955">0.556</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.220</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.044</twRouteDel><twTotDel>3.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.822</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.380</twTotPathDel><twClkSkew dest = "3.399" src = "3.955">0.556</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.010</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.834</twRouteDel><twTotDel>3.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.843</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>4.054</twTotPathDel><twClkSkew dest = "0.606" src = "0.587">-0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y94.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.663</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.487</twRouteDel><twTotDel>4.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X27Y98.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.620</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>3.576</twTotPathDel><twClkSkew dest = "3.395" src = "3.957">0.562</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y114.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.716</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>3.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.823</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>3.373</twTotPathDel><twClkSkew dest = "3.395" src = "3.957">0.562</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>3.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.710</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>4.183</twTotPathDel><twClkSkew dest = "0.602" src = "0.587">-0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.302</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>3.614</twRouteDel><twTotDel>4.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63 (SLICE_X20Y108.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.715</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twTotPathDel>3.594</twTotPathDel><twClkSkew dest = "3.482" src = "3.931">0.449</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y139.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.179</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y108.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.034</twRouteDel><twTotDel>3.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.369</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twTotPathDel>2.940</twTotPathDel><twClkSkew dest = "3.482" src = "3.931">0.449</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y108.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>2.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.835</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twTotPathDel>4.093</twTotPathDel><twClkSkew dest = "1.378" src = "1.328">-0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y118.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y108.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.533</twRouteDel><twTotDel>4.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X20Y99.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.722</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.518</twTotPathDel><twClkSkew dest = "3.411" src = "3.929">0.518</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>2.958</twRouteDel><twTotDel>3.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.781</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.459</twTotPathDel><twClkSkew dest = "3.411" src = "3.929">0.518</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>2.899</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.338</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>4.571</twTotPathDel><twClkSkew dest = "0.618" src = "0.587">-0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y118.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>4.011</twRouteDel><twTotDel>4.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (SLICE_X23Y96.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.722</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twTotPathDel>3.503</twTotPathDel><twClkSkew dest = "3.405" src = "3.938">0.533</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.957</twRouteDel><twTotDel>3.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.033</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twTotPathDel>3.192</twTotPathDel><twClkSkew dest = "3.405" src = "3.938">0.533</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.646</twRouteDel><twTotDel>3.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.874</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twTotPathDel>4.029</twTotPathDel><twClkSkew dest = "0.612" src = "0.587">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.070</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.462</twRouteDel><twTotDel>4.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X20Y99.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.748</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.476</twTotPathDel><twClkSkew dest = "3.411" src = "3.945">0.534</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.844</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.944</twRouteDel><twTotDel>3.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.251</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>2.973</twTotPathDel><twClkSkew dest = "3.411" src = "3.945">0.534</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.441</twRouteDel><twTotDel>2.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.222</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.687</twTotPathDel><twClkSkew dest = "0.618" src = "0.587">-0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>3.134</twRouteDel><twTotDel>3.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X66Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.015</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew dest = "3.524" src = "3.254">-0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X67Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X61Y121.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twTotPathDel>0.660</twTotPathDel><twClkSkew dest = "3.665" src = "3.409">-0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X60Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y121.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.446</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y121.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>0.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (SLICE_X97Y78.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew dest = "0.676" src = "0.625">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X95Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4 (SLICE_X70Y116.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4</twDest><twTotPathDel>0.515</twTotPathDel><twClkSkew dest = "0.556" src = "0.475">-0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X69Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y116.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mcount_cke_200us_cnt_r_xor&lt;4&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1 (SLICE_X46Y60.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1</twDest><twTotPathDel>0.503</twTotPathDel><twClkSkew dest = "0.571" src = "0.507">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28 (SLICE_X62Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28</twDest><twTotPathDel>0.508</twTotPathDel><twClkSkew dest = "0.497" src = "0.430">-0.067</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X60Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd27</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28-In78</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (SLICE_X77Y85.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.445</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew dest = "0.570" src = "0.519">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X72Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly&lt;33&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r (SLICE_X71Y116.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "0.529" src = "0.475">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X69Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y116.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r_cmp_eq00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2 (SLICE_X46Y81.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2</twDest><twTotPathDel>0.522</twTotPathDel><twClkSkew dest = "0.558" src = "0.495">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y81.D6</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_mux0000&lt;0&gt;1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd (SLICE_X46Y62.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.464</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd</twDest><twTotPathDel>0.508</twTotPathDel><twClkSkew dest = "0.187" src = "0.143">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X47Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd_and000011</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="461"><twPinLimitBanner>Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="462" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="463" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="464" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y103.C" clockNet="clkdiv0_g"/></twPinLimitRpt></twConst><twConstRollupTable uID="17" anchorID="465"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="40.134" errors="0" errorRollup="1728" items="0" itemsRollup="7458872071650"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="80.268" actualRollup="N/A" errors="1450" errorRollup="0" items="7458872055539" itemsRollup="0"/><twConstRollup name="TS_clk200" fullName="TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/><twConstRollup name="TS_clk0" fullName="TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="6.741" actualRollup="N/A" errors="3" errorRollup="0" items="4038" itemsRollup="0"/><twConstRollup name="TS_clk90" fullName="TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="11.328" actualRollup="N/A" errors="274" errorRollup="0" items="926" itemsRollup="0"/><twConstRollup name="TS_clkdiv0" fullName="TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.690" actualRollup="N/A" errors="1" errorRollup="0" items="11123" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="466">12</twUnmetConstCnt><twDataSheet anchorID="467" twNameLen="15"><twClk2SUList anchorID="468" twDestWidth="13"><twDest>DDR2_DQS_N&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.877</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="469" twDestWidth="13"><twDest>DDR2_DQS_N&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="470" twDestWidth="13"><twDest>DDR2_DQS_N&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="471" twDestWidth="13"><twDest>DDR2_DQS_N&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.877</twFallRise><twFallFall>1.901</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.877</twFallRise><twFallFall>1.901</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="472" twDestWidth="13"><twDest>DDR2_DQS_N&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="473" twDestWidth="13"><twDest>DDR2_DQS_N&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.669</twFallRise><twFallFall>1.693</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.669</twFallRise><twFallFall>1.693</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="474" twDestWidth="13"><twDest>DDR2_DQS_N&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>2.023</twFallRise><twFallFall>2.047</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>2.023</twFallRise><twFallFall>2.047</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="475" twDestWidth="13"><twDest>DDR2_DQS_N&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.896</twFallRise><twFallFall>1.920</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.896</twFallRise><twFallFall>1.920</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="476" twDestWidth="13"><twDest>DDR2_DQS_P&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.877</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="477" twDestWidth="13"><twDest>DDR2_DQS_P&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="478" twDestWidth="13"><twDest>DDR2_DQS_P&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="479" twDestWidth="13"><twDest>DDR2_DQS_P&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.877</twFallRise><twFallFall>1.901</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.877</twFallRise><twFallFall>1.901</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="480" twDestWidth="13"><twDest>DDR2_DQS_P&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="481" twDestWidth="13"><twDest>DDR2_DQS_P&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.669</twFallRise><twFallFall>1.693</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.669</twFallRise><twFallFall>1.693</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="482" twDestWidth="13"><twDest>DDR2_DQS_P&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>2.023</twFallRise><twFallFall>2.047</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>2.023</twFallRise><twFallFall>2.047</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="483" twDestWidth="13"><twDest>DDR2_DQS_P&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.896</twFallRise><twFallFall>1.920</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.896</twFallRise><twFallFall>1.920</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="484" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>42.167</twRiseRise><twFallRise>1.908</twFallRise><twRiseFall>3.711</twRiseFall><twFallFall>3.632</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="485"><twErrCnt>1736</twErrCnt><twScore>13658229</twScore><twSetupScore>13658214</twSetupScore><twHoldScore>15</twHoldScore><twConstCov><twPathCnt>7458872071786</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>31462</twConnCnt></twConstCov><twStats anchorID="486"><twMinPer>80.268</twMinPer><twFootnote number="1" /><twMaxFreq>12.458</twMaxFreq><twMaxFromToDel>2.877</twMaxFromToDel><twMaxNetDel>0.993</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Dec  2 15:42:06 2012 </twTimestamp></twFoot><twClientInfo anchorID="487"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 727 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
