{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613551134985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613551134985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 15:38:54 2021 " "Processing started: Wed Feb 17 15:38:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613551134985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551134985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551134985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613551135332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613551135332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continuous_systolic.sv 1 1 " "Found 1 design units, including 1 entities, in source file continuous_systolic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 continuous_systolic " "Found entity 1: continuous_systolic" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551141676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551141676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/mult_matrix_prep/mult_matrix_prep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_matrix_prep " "Found entity 1: mult_matrix_prep" {  } { { "../mult_matrix_prep/mult_matrix_prep.sv" "" { Text "G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551141677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551141677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_to_z_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file z_to_z_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 z_to_z_calculator " "Found entity 1: z_to_z_calculator" {  } { { "z_to_z_calculator.sv" "" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551141679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551141679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/general_data_operator/src/gdo.sv 1 0 " "Found 1 design units, including 0 entities, in source file /neural-burning/general_data_operator/src/gdo.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gdo (SystemVerilog) " "Found design unit 1: gdo (SystemVerilog)" {  } { { "../general_data_operator/src/gdo.sv" "" { Text "G:/neural-burning/general_data_operator/src/gdo.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551141680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551141680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_stack " "Found entity 1: backprop_stack" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551141681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551141681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "z_to_z_calculator " "Elaborating entity \"z_to_z_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613551141723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_matrix_prep mult_matrix_prep:mult_z_to_z_matrix_prep_inst " "Elaborating entity \"mult_matrix_prep\" for hierarchy \"mult_matrix_prep:mult_z_to_z_matrix_prep_inst\"" {  } { { "z_to_z_calculator.sv" "mult_z_to_z_matrix_prep_inst" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551141725 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613551141725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transformer.sv(38) " "Verilog HDL information at transformer.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1613551141743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transformer.sv 1 1 " "Using design file transformer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transformer " "Found entity 1: transformer" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551141744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613551141744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformer transformer:transformer_inst " "Elaborating entity \"transformer\" for hierarchy \"transformer:transformer_inst\"" {  } { { "z_to_z_calculator.sv" "transformer_inst" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551141744 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "transform_buffer transformer.sv(17) " "Verilog HDL error at transformer.sv(17): variable \"transform_buffer\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 17 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1613551141746 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "transformer:transformer_inst " "Can't elaborate user hierarchy \"transformer:transformer_inst\"" {  } { { "z_to_z_calculator.sv" "transformer_inst" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 70 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551141747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/neural-burning/backprop_stack/output_files/backprop_stack.map.smsg " "Generated suppressed messages file G:/neural-burning/backprop_stack/output_files/backprop_stack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551141766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613551141825 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 17 15:39:01 2021 " "Processing ended: Wed Feb 17 15:39:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613551141825 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613551141825 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613551141825 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551141825 ""}
