
button_final_itelma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003118  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08003224  08003224  00013224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800328c  0800328c  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800328c  0800328c  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800328c  0800328c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800328c  0800328c  0001328c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003290  08003290  00013290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  20000074  08003308  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  08003308  000202e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd49  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b1e  00000000  00000000  0002dde6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  0002f908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ae8  00000000  00000000  00030488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b5b  00000000  00000000  00030f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dca1  00000000  00000000  00048acb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008abb3  00000000  00000000  0005676c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e131f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003418  00000000  00000000  000e1374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	0800320c 	.word	0x0800320c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	0800320c 	.word	0x0800320c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fb80 	bl	8000854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f810 	bl	8000178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f8f2 	bl	8000340 <MX_GPIO_Init>
  MX_TIM1_Init();
 800015c:	f000 f852 	bl	8000204 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000160:	f000 f8c4 	bl	80002ec <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* Запуск прерываний */
  HAL_TIM_Base_Start_IT(&htim1);        // Для прерываний по переполнению (Update)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <main+0x28>)
 8000166:	f001 fadf 	bl	8001728 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // Для прерываний по захвату фронта
 800016a:	2100      	movs	r1, #0
 800016c:	4801      	ldr	r0, [pc, #4]	; (8000174 <main+0x28>)
 800016e:	f001 fbb3 	bl	80018d8 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000172:	e7fe      	b.n	8000172 <main+0x26>
 8000174:	200000a8 	.word	0x200000a8

08000178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b090      	sub	sp, #64	; 0x40
 800017c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800017e:	f107 0318 	add.w	r3, r7, #24
 8000182:	2228      	movs	r2, #40	; 0x28
 8000184:	2100      	movs	r1, #0
 8000186:	4618      	mov	r0, r3
 8000188:	f002 fbea 	bl	8002960 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800018c:	1d3b      	adds	r3, r7, #4
 800018e:	2200      	movs	r2, #0
 8000190:	601a      	str	r2, [r3, #0]
 8000192:	605a      	str	r2, [r3, #4]
 8000194:	609a      	str	r2, [r3, #8]
 8000196:	60da      	str	r2, [r3, #12]
 8000198:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800019a:	2301      	movs	r3, #1
 800019c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800019e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001a4:	2300      	movs	r3, #0
 80001a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a8:	2301      	movs	r3, #1
 80001aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ac:	2302      	movs	r3, #2
 80001ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001b6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001bc:	f107 0318 	add.w	r3, r7, #24
 80001c0:	4618      	mov	r0, r3
 80001c2:	f000 fe53 	bl	8000e6c <HAL_RCC_OscConfig>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d001      	beq.n	80001d0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001cc:	f000 f8f8 	bl	80003c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d0:	230f      	movs	r3, #15
 80001d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d4:	2302      	movs	r3, #2
 80001d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d8:	2300      	movs	r3, #0
 80001da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e2:	2300      	movs	r3, #0
 80001e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2102      	movs	r1, #2
 80001ea:	4618      	mov	r0, r3
 80001ec:	f001 f8be 	bl	800136c <HAL_RCC_ClockConfig>
 80001f0:	4603      	mov	r3, r0
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d001      	beq.n	80001fa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80001f6:	f000 f8e3 	bl	80003c0 <Error_Handler>
  }
}
 80001fa:	bf00      	nop
 80001fc:	3740      	adds	r7, #64	; 0x40
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
	...

08000204 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b08a      	sub	sp, #40	; 0x28
 8000208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800020a:	f107 0318 	add.w	r3, r7, #24
 800020e:	2200      	movs	r2, #0
 8000210:	601a      	str	r2, [r3, #0]
 8000212:	605a      	str	r2, [r3, #4]
 8000214:	609a      	str	r2, [r3, #8]
 8000216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000218:	f107 0310 	add.w	r3, r7, #16
 800021c:	2200      	movs	r2, #0
 800021e:	601a      	str	r2, [r3, #0]
 8000220:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000222:	463b      	mov	r3, r7
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
 800022a:	609a      	str	r2, [r3, #8]
 800022c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800022e:	4b2d      	ldr	r3, [pc, #180]	; (80002e4 <MX_TIM1_Init+0xe0>)
 8000230:	4a2d      	ldr	r2, [pc, #180]	; (80002e8 <MX_TIM1_Init+0xe4>)
 8000232:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000234:	4b2b      	ldr	r3, [pc, #172]	; (80002e4 <MX_TIM1_Init+0xe0>)
 8000236:	2200      	movs	r2, #0
 8000238:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800023a:	4b2a      	ldr	r3, [pc, #168]	; (80002e4 <MX_TIM1_Init+0xe0>)
 800023c:	2200      	movs	r2, #0
 800023e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000240:	4b28      	ldr	r3, [pc, #160]	; (80002e4 <MX_TIM1_Init+0xe0>)
 8000242:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000246:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000248:	4b26      	ldr	r3, [pc, #152]	; (80002e4 <MX_TIM1_Init+0xe0>)
 800024a:	2200      	movs	r2, #0
 800024c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800024e:	4b25      	ldr	r3, [pc, #148]	; (80002e4 <MX_TIM1_Init+0xe0>)
 8000250:	2200      	movs	r2, #0
 8000252:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000254:	4b23      	ldr	r3, [pc, #140]	; (80002e4 <MX_TIM1_Init+0xe0>)
 8000256:	2200      	movs	r2, #0
 8000258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800025a:	4822      	ldr	r0, [pc, #136]	; (80002e4 <MX_TIM1_Init+0xe0>)
 800025c:	f001 fa14 	bl	8001688 <HAL_TIM_Base_Init>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d001      	beq.n	800026a <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8000266:	f000 f8ab 	bl	80003c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800026a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800026e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000270:	f107 0318 	add.w	r3, r7, #24
 8000274:	4619      	mov	r1, r3
 8000276:	481b      	ldr	r0, [pc, #108]	; (80002e4 <MX_TIM1_Init+0xe0>)
 8000278:	f001 fd84 	bl	8001d84 <HAL_TIM_ConfigClockSource>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000282:	f000 f89d 	bl	80003c0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000286:	4817      	ldr	r0, [pc, #92]	; (80002e4 <MX_TIM1_Init+0xe0>)
 8000288:	f001 face 	bl	8001828 <HAL_TIM_IC_Init>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d001      	beq.n	8000296 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000292:	f000 f895 	bl	80003c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000296:	2300      	movs	r3, #0
 8000298:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800029a:	2300      	movs	r3, #0
 800029c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800029e:	f107 0310 	add.w	r3, r7, #16
 80002a2:	4619      	mov	r1, r3
 80002a4:	480f      	ldr	r0, [pc, #60]	; (80002e4 <MX_TIM1_Init+0xe0>)
 80002a6:	f002 f8af 	bl	8002408 <HAL_TIMEx_MasterConfigSynchronization>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80002b0:	f000 f886 	bl	80003c0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80002b4:	2300      	movs	r3, #0
 80002b6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80002b8:	2301      	movs	r3, #1
 80002ba:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80002bc:	2300      	movs	r3, #0
 80002be:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80002c0:	2300      	movs	r3, #0
 80002c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80002c4:	463b      	mov	r3, r7
 80002c6:	2200      	movs	r2, #0
 80002c8:	4619      	mov	r1, r3
 80002ca:	4806      	ldr	r0, [pc, #24]	; (80002e4 <MX_TIM1_Init+0xe0>)
 80002cc:	f001 fcbe 	bl	8001c4c <HAL_TIM_IC_ConfigChannel>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80002d6:	f000 f873 	bl	80003c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80002da:	bf00      	nop
 80002dc:	3728      	adds	r7, #40	; 0x28
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	200000a8 	.word	0x200000a8
 80002e8:	40012c00 	.word	0x40012c00

080002ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002f0:	4b11      	ldr	r3, [pc, #68]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 80002f2:	4a12      	ldr	r2, [pc, #72]	; (800033c <MX_USART2_UART_Init+0x50>)
 80002f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80002f6:	4b10      	ldr	r3, [pc, #64]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 80002f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002fe:	4b0e      	ldr	r3, [pc, #56]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 8000300:	2200      	movs	r2, #0
 8000302:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000304:	4b0c      	ldr	r3, [pc, #48]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 8000306:	2200      	movs	r2, #0
 8000308:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800030a:	4b0b      	ldr	r3, [pc, #44]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 800030c:	2200      	movs	r2, #0
 800030e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000310:	4b09      	ldr	r3, [pc, #36]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 8000312:	220c      	movs	r2, #12
 8000314:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000316:	4b08      	ldr	r3, [pc, #32]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 8000318:	2200      	movs	r2, #0
 800031a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800031c:	4b06      	ldr	r3, [pc, #24]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 800031e:	2200      	movs	r2, #0
 8000320:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000322:	4805      	ldr	r0, [pc, #20]	; (8000338 <MX_USART2_UART_Init+0x4c>)
 8000324:	f002 f8ce 	bl	80024c4 <HAL_UART_Init>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800032e:	f000 f847 	bl	80003c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	200000f0 	.word	0x200000f0
 800033c:	40004400 	.word	0x40004400

08000340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b086      	sub	sp, #24
 8000344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000346:	f107 0308 	add.w	r3, r7, #8
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	605a      	str	r2, [r3, #4]
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000354:	4b17      	ldr	r3, [pc, #92]	; (80003b4 <MX_GPIO_Init+0x74>)
 8000356:	699b      	ldr	r3, [r3, #24]
 8000358:	4a16      	ldr	r2, [pc, #88]	; (80003b4 <MX_GPIO_Init+0x74>)
 800035a:	f043 0320 	orr.w	r3, r3, #32
 800035e:	6193      	str	r3, [r2, #24]
 8000360:	4b14      	ldr	r3, [pc, #80]	; (80003b4 <MX_GPIO_Init+0x74>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	f003 0320 	and.w	r3, r3, #32
 8000368:	607b      	str	r3, [r7, #4]
 800036a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800036c:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <MX_GPIO_Init+0x74>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a10      	ldr	r2, [pc, #64]	; (80003b4 <MX_GPIO_Init+0x74>)
 8000372:	f043 0304 	orr.w	r3, r3, #4
 8000376:	6193      	str	r3, [r2, #24]
 8000378:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <MX_GPIO_Init+0x74>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	f003 0304 	and.w	r3, r3, #4
 8000380:	603b      	str	r3, [r7, #0]
 8000382:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 8000384:	2302      	movs	r3, #2
 8000386:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000388:	4b0b      	ldr	r3, [pc, #44]	; (80003b8 <MX_GPIO_Init+0x78>)
 800038a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800038c:	2302      	movs	r3, #2
 800038e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 8000390:	f107 0308 	add.w	r3, r7, #8
 8000394:	4619      	mov	r1, r3
 8000396:	4809      	ldr	r0, [pc, #36]	; (80003bc <MX_GPIO_Init+0x7c>)
 8000398:	f000 fbcc 	bl	8000b34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800039c:	2200      	movs	r2, #0
 800039e:	2100      	movs	r1, #0
 80003a0:	2007      	movs	r0, #7
 80003a2:	f000 fb90 	bl	8000ac6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80003a6:	2007      	movs	r0, #7
 80003a8:	f000 fba9 	bl	8000afe <HAL_NVIC_EnableIRQ>

}
 80003ac:	bf00      	nop
 80003ae:	3718      	adds	r7, #24
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	40021000 	.word	0x40021000
 80003b8:	10110000 	.word	0x10110000
 80003bc:	40010800 	.word	0x40010800

080003c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c4:	b672      	cpsid	i
}
 80003c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003c8:	e7fe      	b.n	80003c8 <Error_Handler+0x8>
	...

080003cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	b085      	sub	sp, #20
 80003d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003d2:	4b15      	ldr	r3, [pc, #84]	; (8000428 <HAL_MspInit+0x5c>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	4a14      	ldr	r2, [pc, #80]	; (8000428 <HAL_MspInit+0x5c>)
 80003d8:	f043 0301 	orr.w	r3, r3, #1
 80003dc:	6193      	str	r3, [r2, #24]
 80003de:	4b12      	ldr	r3, [pc, #72]	; (8000428 <HAL_MspInit+0x5c>)
 80003e0:	699b      	ldr	r3, [r3, #24]
 80003e2:	f003 0301 	and.w	r3, r3, #1
 80003e6:	60bb      	str	r3, [r7, #8]
 80003e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ea:	4b0f      	ldr	r3, [pc, #60]	; (8000428 <HAL_MspInit+0x5c>)
 80003ec:	69db      	ldr	r3, [r3, #28]
 80003ee:	4a0e      	ldr	r2, [pc, #56]	; (8000428 <HAL_MspInit+0x5c>)
 80003f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003f4:	61d3      	str	r3, [r2, #28]
 80003f6:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <HAL_MspInit+0x5c>)
 80003f8:	69db      	ldr	r3, [r3, #28]
 80003fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003fe:	607b      	str	r3, [r7, #4]
 8000400:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000402:	4b0a      	ldr	r3, [pc, #40]	; (800042c <HAL_MspInit+0x60>)
 8000404:	685b      	ldr	r3, [r3, #4]
 8000406:	60fb      	str	r3, [r7, #12]
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800040e:	60fb      	str	r3, [r7, #12]
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000416:	60fb      	str	r3, [r7, #12]
 8000418:	4a04      	ldr	r2, [pc, #16]	; (800042c <HAL_MspInit+0x60>)
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800041e:	bf00      	nop
 8000420:	3714      	adds	r7, #20
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr
 8000428:	40021000 	.word	0x40021000
 800042c:	40010000 	.word	0x40010000

08000430 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b088      	sub	sp, #32
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	605a      	str	r2, [r3, #4]
 8000442:	609a      	str	r2, [r3, #8]
 8000444:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4a1e      	ldr	r2, [pc, #120]	; (80004c4 <HAL_TIM_Base_MspInit+0x94>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d134      	bne.n	80004ba <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000450:	4b1d      	ldr	r3, [pc, #116]	; (80004c8 <HAL_TIM_Base_MspInit+0x98>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a1c      	ldr	r2, [pc, #112]	; (80004c8 <HAL_TIM_Base_MspInit+0x98>)
 8000456:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b1a      	ldr	r3, [pc, #104]	; (80004c8 <HAL_TIM_Base_MspInit+0x98>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000464:	60fb      	str	r3, [r7, #12]
 8000466:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000468:	4b17      	ldr	r3, [pc, #92]	; (80004c8 <HAL_TIM_Base_MspInit+0x98>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a16      	ldr	r2, [pc, #88]	; (80004c8 <HAL_TIM_Base_MspInit+0x98>)
 800046e:	f043 0304 	orr.w	r3, r3, #4
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b14      	ldr	r3, [pc, #80]	; (80004c8 <HAL_TIM_Base_MspInit+0x98>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	60bb      	str	r3, [r7, #8]
 800047e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000480:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000484:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000486:	2300      	movs	r3, #0
 8000488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048a:	2300      	movs	r3, #0
 800048c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800048e:	f107 0310 	add.w	r3, r7, #16
 8000492:	4619      	mov	r1, r3
 8000494:	480d      	ldr	r0, [pc, #52]	; (80004cc <HAL_TIM_Base_MspInit+0x9c>)
 8000496:	f000 fb4d 	bl	8000b34 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 800049a:	2200      	movs	r2, #0
 800049c:	2101      	movs	r1, #1
 800049e:	2019      	movs	r0, #25
 80004a0:	f000 fb11 	bl	8000ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80004a4:	2019      	movs	r0, #25
 80004a6:	f000 fb2a 	bl	8000afe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80004aa:	2200      	movs	r2, #0
 80004ac:	2100      	movs	r1, #0
 80004ae:	201b      	movs	r0, #27
 80004b0:	f000 fb09 	bl	8000ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80004b4:	201b      	movs	r0, #27
 80004b6:	f000 fb22 	bl	8000afe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80004ba:	bf00      	nop
 80004bc:	3720      	adds	r7, #32
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	40012c00 	.word	0x40012c00
 80004c8:	40021000 	.word	0x40021000
 80004cc:	40010800 	.word	0x40010800

080004d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b088      	sub	sp, #32
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d8:	f107 0310 	add.w	r3, r7, #16
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a1b      	ldr	r2, [pc, #108]	; (8000558 <HAL_UART_MspInit+0x88>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d12f      	bne.n	8000550 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004f0:	4b1a      	ldr	r3, [pc, #104]	; (800055c <HAL_UART_MspInit+0x8c>)
 80004f2:	69db      	ldr	r3, [r3, #28]
 80004f4:	4a19      	ldr	r2, [pc, #100]	; (800055c <HAL_UART_MspInit+0x8c>)
 80004f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004fa:	61d3      	str	r3, [r2, #28]
 80004fc:	4b17      	ldr	r3, [pc, #92]	; (800055c <HAL_UART_MspInit+0x8c>)
 80004fe:	69db      	ldr	r3, [r3, #28]
 8000500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000504:	60fb      	str	r3, [r7, #12]
 8000506:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000508:	4b14      	ldr	r3, [pc, #80]	; (800055c <HAL_UART_MspInit+0x8c>)
 800050a:	699b      	ldr	r3, [r3, #24]
 800050c:	4a13      	ldr	r2, [pc, #76]	; (800055c <HAL_UART_MspInit+0x8c>)
 800050e:	f043 0304 	orr.w	r3, r3, #4
 8000512:	6193      	str	r3, [r2, #24]
 8000514:	4b11      	ldr	r3, [pc, #68]	; (800055c <HAL_UART_MspInit+0x8c>)
 8000516:	699b      	ldr	r3, [r3, #24]
 8000518:	f003 0304 	and.w	r3, r3, #4
 800051c:	60bb      	str	r3, [r7, #8]
 800051e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000520:	2304      	movs	r3, #4
 8000522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000524:	2302      	movs	r3, #2
 8000526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000528:	2303      	movs	r3, #3
 800052a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052c:	f107 0310 	add.w	r3, r7, #16
 8000530:	4619      	mov	r1, r3
 8000532:	480b      	ldr	r0, [pc, #44]	; (8000560 <HAL_UART_MspInit+0x90>)
 8000534:	f000 fafe 	bl	8000b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000538:	2308      	movs	r3, #8
 800053a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800053c:	2300      	movs	r3, #0
 800053e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	2300      	movs	r3, #0
 8000542:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	4619      	mov	r1, r3
 800054a:	4805      	ldr	r0, [pc, #20]	; (8000560 <HAL_UART_MspInit+0x90>)
 800054c:	f000 faf2 	bl	8000b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000550:	bf00      	nop
 8000552:	3720      	adds	r7, #32
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	40004400 	.word	0x40004400
 800055c:	40021000 	.word	0x40021000
 8000560:	40010800 	.word	0x40010800

08000564 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000568:	e7fe      	b.n	8000568 <NMI_Handler+0x4>

0800056a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800056e:	e7fe      	b.n	800056e <HardFault_Handler+0x4>

08000570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000574:	e7fe      	b.n	8000574 <MemManage_Handler+0x4>

08000576 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800057a:	e7fe      	b.n	800057a <BusFault_Handler+0x4>

0800057c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000580:	e7fe      	b.n	8000580 <UsageFault_Handler+0x4>

08000582 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000586:	bf00      	nop
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr

0800058e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800058e:	b480      	push	{r7}
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000592:	bf00      	nop
 8000594:	46bd      	mov	sp, r7
 8000596:	bc80      	pop	{r7}
 8000598:	4770      	bx	lr

0800059a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800059e:	bf00      	nop
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr

080005a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005a6:	b580      	push	{r7, lr}
 80005a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005aa:	f000 f999 	bl	80008e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button_Pin);
 80005b6:	2002      	movs	r0, #2
 80005b8:	f000 fc40 	bl	8000e3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
	// Обработчик переполнения
	if (__HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_UPDATE)){
 80005c4:	4b0a      	ldr	r3, [pc, #40]	; (80005f0 <TIM1_UP_IRQHandler+0x30>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	691b      	ldr	r3, [r3, #16]
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d109      	bne.n	80005e6 <TIM1_UP_IRQHandler+0x26>
		__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE); //сброс флага
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <TIM1_UP_IRQHandler+0x30>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f06f 0201 	mvn.w	r2, #1
 80005da:	611a      	str	r2, [r3, #16]
	  numberOfOverflow++;        // Увеличиваем счётчик
 80005dc:	4b05      	ldr	r3, [pc, #20]	; (80005f4 <TIM1_UP_IRQHandler+0x34>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	4a04      	ldr	r2, [pc, #16]	; (80005f4 <TIM1_UP_IRQHandler+0x34>)
 80005e4:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_UP_IRQn 0 */
  //HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80005e6:	bf00      	nop
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	200000a8 	.word	0x200000a8
 80005f4:	20000090 	.word	0x20000090

080005f8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b096      	sub	sp, #88	; 0x58
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	// Обработчик захвата фронта
	if (__HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_CC1)){
 80005fe:	4b4a      	ldr	r3, [pc, #296]	; (8000728 <TIM1_CC_IRQHandler+0x130>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	691b      	ldr	r3, [r3, #16]
 8000604:	f003 0302 	and.w	r3, r3, #2
 8000608:	2b02      	cmp	r3, #2
 800060a:	f040 808a 	bne.w	8000722 <TIM1_CC_IRQHandler+0x12a>
			 __HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); //если не сбросить флаг, прерывание будет срабатывать снова и снова — как только ты выйдешь из обработчика, оно снова вызовется
 800060e:	4b46      	ldr	r3, [pc, #280]	; (8000728 <TIM1_CC_IRQHandler+0x130>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f06f 0202 	mvn.w	r2, #2
 8000616:	611a      	str	r2, [r3, #16]
					if (isFirstImpulse) {
 8000618:	4b44      	ldr	r3, [pc, #272]	; (800072c <TIM1_CC_IRQHandler+0x134>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	b2db      	uxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	d007      	beq.n	8000632 <TIM1_CC_IRQHandler+0x3a>
						isFirstImpulse = false;
 8000622:	4b42      	ldr	r3, [pc, #264]	; (800072c <TIM1_CC_IRQHandler+0x134>)
 8000624:	2200      	movs	r2, #0
 8000626:	701a      	strb	r2, [r3, #0]
					   __HAL_TIM_SET_COUNTER(&htim1, 0); // обнуляем таймер
 8000628:	4b3f      	ldr	r3, [pc, #252]	; (8000728 <TIM1_CC_IRQHandler+0x130>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	625a      	str	r2, [r3, #36]	; 0x24
					   return;
 8000630:	e077      	b.n	8000722 <TIM1_CC_IRQHandler+0x12a>
					}

					if(capture_count < MAX_SAMPLES){
 8000632:	4b3f      	ldr	r3, [pc, #252]	; (8000730 <TIM1_CC_IRQHandler+0x138>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b64      	cmp	r3, #100	; 0x64
 8000638:	d81e      	bhi.n	8000678 <TIM1_CC_IRQHandler+0x80>
					    uint32_t now = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1);
 800063a:	2100      	movs	r1, #0
 800063c:	483a      	ldr	r0, [pc, #232]	; (8000728 <TIM1_CC_IRQHandler+0x130>)
 800063e:	f001 fc69 	bl	8001f14 <HAL_TIM_ReadCapturedValue>
 8000642:	6438      	str	r0, [r7, #64]	; 0x40
					    frequencies[capture_count] = (72000000) / (1 * (now + 65536 * numberOfOverflow));
 8000644:	4b3b      	ldr	r3, [pc, #236]	; (8000734 <TIM1_CC_IRQHandler+0x13c>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	041a      	lsls	r2, r3, #16
 800064a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800064c:	441a      	add	r2, r3
 800064e:	4b38      	ldr	r3, [pc, #224]	; (8000730 <TIM1_CC_IRQHandler+0x138>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4939      	ldr	r1, [pc, #228]	; (8000738 <TIM1_CC_IRQHandler+0x140>)
 8000654:	fbb1 f2f2 	udiv	r2, r1, r2
 8000658:	4938      	ldr	r1, [pc, #224]	; (800073c <TIM1_CC_IRQHandler+0x144>)
 800065a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

					    __HAL_TIM_SET_COUNTER(&htim1, 0); // обнуляем таймер
 800065e:	4b32      	ldr	r3, [pc, #200]	; (8000728 <TIM1_CC_IRQHandler+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2200      	movs	r2, #0
 8000664:	625a      	str	r2, [r3, #36]	; 0x24
					    numberOfOverflow = 0;             // сбрасываем после захвата
 8000666:	4b33      	ldr	r3, [pc, #204]	; (8000734 <TIM1_CC_IRQHandler+0x13c>)
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
					    capture_count++;
 800066c:	4b30      	ldr	r3, [pc, #192]	; (8000730 <TIM1_CC_IRQHandler+0x138>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	3301      	adds	r3, #1
 8000672:	4a2f      	ldr	r2, [pc, #188]	; (8000730 <TIM1_CC_IRQHandler+0x138>)
 8000674:	6013      	str	r3, [r2, #0]
 8000676:	e054      	b.n	8000722 <TIM1_CC_IRQHandler+0x12a>
					}
					else {
					    HAL_TIM_IC_Stop_IT(&htim1, TIM_CHANNEL_1);    // Остановить Input Capture + прерывание
 8000678:	2100      	movs	r1, #0
 800067a:	482b      	ldr	r0, [pc, #172]	; (8000728 <TIM1_CC_IRQHandler+0x130>)
 800067c:	f001 fa38 	bl	8001af0 <HAL_TIM_IC_Stop_IT>
					    HAL_TIM_Base_Stop_IT(&htim1);                 // Остановить переполнение + прерывание
 8000680:	4829      	ldr	r0, [pc, #164]	; (8000728 <TIM1_CC_IRQHandler+0x130>)
 8000682:	f001 f8a3 	bl	80017cc <HAL_TIM_Base_Stop_IT>
					    __HAL_TIM_SET_COUNTER(&htim1, 0);             // обнуляем таймер
 8000686:	4b28      	ldr	r3, [pc, #160]	; (8000728 <TIM1_CC_IRQHandler+0x130>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2200      	movs	r2, #0
 800068c:	625a      	str	r2, [r3, #36]	; 0x24

					    // Сортировка массива (сортировка вставками для маленького массива)
					    for (int i = 1; i < MAX_SAMPLES; i++) {
 800068e:	2301      	movs	r3, #1
 8000690:	657b      	str	r3, [r7, #84]	; 0x54
 8000692:	e027      	b.n	80006e4 <TIM1_CC_IRQHandler+0xec>
					        uint32_t key = frequencies[i];
 8000694:	4a29      	ldr	r2, [pc, #164]	; (800073c <TIM1_CC_IRQHandler+0x144>)
 8000696:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800069c:	647b      	str	r3, [r7, #68]	; 0x44
					        int j = i - 1;
 800069e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80006a0:	3b01      	subs	r3, #1
 80006a2:	653b      	str	r3, [r7, #80]	; 0x50
					        while (j >= 0 && frequencies[j] > key) {
 80006a4:	e00b      	b.n	80006be <TIM1_CC_IRQHandler+0xc6>
					            frequencies[j + 1] = frequencies[j];
 80006a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80006a8:	3301      	adds	r3, #1
 80006aa:	4924      	ldr	r1, [pc, #144]	; (800073c <TIM1_CC_IRQHandler+0x144>)
 80006ac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80006ae:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80006b2:	4922      	ldr	r1, [pc, #136]	; (800073c <TIM1_CC_IRQHandler+0x144>)
 80006b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					            j--;
 80006b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80006ba:	3b01      	subs	r3, #1
 80006bc:	653b      	str	r3, [r7, #80]	; 0x50
					        while (j >= 0 && frequencies[j] > key) {
 80006be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	db06      	blt.n	80006d2 <TIM1_CC_IRQHandler+0xda>
 80006c4:	4a1d      	ldr	r2, [pc, #116]	; (800073c <TIM1_CC_IRQHandler+0x144>)
 80006c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80006c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d3e9      	bcc.n	80006a6 <TIM1_CC_IRQHandler+0xae>
					        }
					        frequencies[j + 1] = key;
 80006d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80006d4:	3301      	adds	r3, #1
 80006d6:	4919      	ldr	r1, [pc, #100]	; (800073c <TIM1_CC_IRQHandler+0x144>)
 80006d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80006da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					    for (int i = 1; i < MAX_SAMPLES; i++) {
 80006de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80006e0:	3301      	adds	r3, #1
 80006e2:	657b      	str	r3, [r7, #84]	; 0x54
 80006e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80006e6:	2b64      	cmp	r3, #100	; 0x64
 80006e8:	ddd4      	ble.n	8000694 <TIM1_CC_IRQHandler+0x9c>
					    }

					    // Медиана (середина отсортированного массива)
					    uint32_t frequency_median = frequencies[MAX_SAMPLES / 2];
 80006ea:	4b14      	ldr	r3, [pc, #80]	; (800073c <TIM1_CC_IRQHandler+0x144>)
 80006ec:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80006f0:	64fb      	str	r3, [r7, #76]	; 0x4c

					    // Передаём медианную частоту в UART
					    char msg[64];
					    int len = snprintf(msg, sizeof(msg), "%lu\r\n", frequency_median);
 80006f2:	4638      	mov	r0, r7
 80006f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80006f6:	4a12      	ldr	r2, [pc, #72]	; (8000740 <TIM1_CC_IRQHandler+0x148>)
 80006f8:	2140      	movs	r1, #64	; 0x40
 80006fa:	f002 f939 	bl	8002970 <sniprintf>
 80006fe:	64b8      	str	r0, [r7, #72]	; 0x48
					    HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, HAL_MAX_DELAY);
 8000700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000702:	b29a      	uxth	r2, r3
 8000704:	4639      	mov	r1, r7
 8000706:	f04f 33ff 	mov.w	r3, #4294967295
 800070a:	480e      	ldr	r0, [pc, #56]	; (8000744 <TIM1_CC_IRQHandler+0x14c>)
 800070c:	f001 ff2a 	bl	8002564 <HAL_UART_Transmit>

					    // Сброс состояния
					    numberOfOverflow = 0;
 8000710:	4b08      	ldr	r3, [pc, #32]	; (8000734 <TIM1_CC_IRQHandler+0x13c>)
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
					    capture_count = 0;
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <TIM1_CC_IRQHandler+0x138>)
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
					    isProcess = false;
 800071c:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <TIM1_CC_IRQHandler+0x150>)
 800071e:	2200      	movs	r2, #0
 8000720:	701a      	strb	r2, [r3, #0]
					}
		}
}
 8000722:	3758      	adds	r7, #88	; 0x58
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200000a8 	.word	0x200000a8
 800072c:	20000000 	.word	0x20000000
 8000730:	20000094 	.word	0x20000094
 8000734:	20000090 	.word	0x20000090
 8000738:	044aa200 	.word	0x044aa200
 800073c:	20000138 	.word	0x20000138
 8000740:	08003224 	.word	0x08003224
 8000744:	200000f0 	.word	0x200000f0
 8000748:	20000098 	.word	0x20000098

0800074c <HAL_GPIO_EXTI_Callback>:

  /* USER CODE END TIM1_CC_IRQn 1 */

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1 && !isProcess)
 8000756:	88fb      	ldrh	r3, [r7, #6]
 8000758:	2b02      	cmp	r3, #2
 800075a:	d110      	bne.n	800077e <HAL_GPIO_EXTI_Callback+0x32>
 800075c:	4b0a      	ldr	r3, [pc, #40]	; (8000788 <HAL_GPIO_EXTI_Callback+0x3c>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	f083 0301 	eor.w	r3, r3, #1
 8000764:	b2db      	uxtb	r3, r3
 8000766:	2b00      	cmp	r3, #0
 8000768:	d009      	beq.n	800077e <HAL_GPIO_EXTI_Callback+0x32>
  {
	isProcess = true;
 800076a:	4b07      	ldr	r3, [pc, #28]	; (8000788 <HAL_GPIO_EXTI_Callback+0x3c>)
 800076c:	2201      	movs	r2, #1
 800076e:	701a      	strb	r2, [r3, #0]
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);   // Включить захват
 8000770:	2100      	movs	r1, #0
 8000772:	4806      	ldr	r0, [pc, #24]	; (800078c <HAL_GPIO_EXTI_Callback+0x40>)
 8000774:	f001 f8b0 	bl	80018d8 <HAL_TIM_IC_Start_IT>
    HAL_TIM_Base_Start_IT(&htim1);                // Включить переполнение
 8000778:	4804      	ldr	r0, [pc, #16]	; (800078c <HAL_GPIO_EXTI_Callback+0x40>)
 800077a:	f000 ffd5 	bl	8001728 <HAL_TIM_Base_Start_IT>

    //char msg[] = "Button is pressed\r\n";
    //HAL_UART_Transmit(&huart2, (uint8_t*)msg, sizeof(msg) - 1, HAL_MAX_DELAY);
  }
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000098 	.word	0x20000098
 800078c:	200000a8 	.word	0x200000a8

08000790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000798:	4a14      	ldr	r2, [pc, #80]	; (80007ec <_sbrk+0x5c>)
 800079a:	4b15      	ldr	r3, [pc, #84]	; (80007f0 <_sbrk+0x60>)
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007a4:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <_sbrk+0x64>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d102      	bne.n	80007b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007ac:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <_sbrk+0x64>)
 80007ae:	4a12      	ldr	r2, [pc, #72]	; (80007f8 <_sbrk+0x68>)
 80007b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007b2:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <_sbrk+0x64>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4413      	add	r3, r2
 80007ba:	693a      	ldr	r2, [r7, #16]
 80007bc:	429a      	cmp	r2, r3
 80007be:	d207      	bcs.n	80007d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007c0:	f002 f8a4 	bl	800290c <__errno>
 80007c4:	4603      	mov	r3, r0
 80007c6:	220c      	movs	r2, #12
 80007c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007ca:	f04f 33ff 	mov.w	r3, #4294967295
 80007ce:	e009      	b.n	80007e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007d0:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <_sbrk+0x64>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007d6:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <_sbrk+0x64>)
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4413      	add	r3, r2
 80007de:	4a05      	ldr	r2, [pc, #20]	; (80007f4 <_sbrk+0x64>)
 80007e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007e2:	68fb      	ldr	r3, [r7, #12]
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3718      	adds	r7, #24
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	20005000 	.word	0x20005000
 80007f0:	00000400 	.word	0x00000400
 80007f4:	2000009c 	.word	0x2000009c
 80007f8:	200002e0 	.word	0x200002e0

080007fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000800:	bf00      	nop
 8000802:	46bd      	mov	sp, r7
 8000804:	bc80      	pop	{r7}
 8000806:	4770      	bx	lr

08000808 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000808:	f7ff fff8 	bl	80007fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800080c:	480b      	ldr	r0, [pc, #44]	; (800083c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800080e:	490c      	ldr	r1, [pc, #48]	; (8000840 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000810:	4a0c      	ldr	r2, [pc, #48]	; (8000844 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000814:	e002      	b.n	800081c <LoopCopyDataInit>

08000816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081a:	3304      	adds	r3, #4

0800081c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800081c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800081e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000820:	d3f9      	bcc.n	8000816 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000822:	4a09      	ldr	r2, [pc, #36]	; (8000848 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000824:	4c09      	ldr	r4, [pc, #36]	; (800084c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000828:	e001      	b.n	800082e <LoopFillZerobss>

0800082a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800082c:	3204      	adds	r2, #4

0800082e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800082e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000830:	d3fb      	bcc.n	800082a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000832:	f002 f871 	bl	8002918 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000836:	f7ff fc89 	bl	800014c <main>
  bx lr
 800083a:	4770      	bx	lr
  ldr r0, =_sdata
 800083c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000840:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000844:	08003294 	.word	0x08003294
  ldr r2, =_sbss
 8000848:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800084c:	200002e0 	.word	0x200002e0

08000850 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000850:	e7fe      	b.n	8000850 <ADC1_2_IRQHandler>
	...

08000854 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000858:	4b08      	ldr	r3, [pc, #32]	; (800087c <HAL_Init+0x28>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a07      	ldr	r2, [pc, #28]	; (800087c <HAL_Init+0x28>)
 800085e:	f043 0310 	orr.w	r3, r3, #16
 8000862:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000864:	2003      	movs	r0, #3
 8000866:	f000 f923 	bl	8000ab0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800086a:	200f      	movs	r0, #15
 800086c:	f000 f808 	bl	8000880 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000870:	f7ff fdac 	bl	80003cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40022000 	.word	0x40022000

08000880 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <HAL_InitTick+0x54>)
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	4b12      	ldr	r3, [pc, #72]	; (80008d8 <HAL_InitTick+0x58>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	4619      	mov	r1, r3
 8000892:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000896:	fbb3 f3f1 	udiv	r3, r3, r1
 800089a:	fbb2 f3f3 	udiv	r3, r2, r3
 800089e:	4618      	mov	r0, r3
 80008a0:	f000 f93b 	bl	8000b1a <HAL_SYSTICK_Config>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008aa:	2301      	movs	r3, #1
 80008ac:	e00e      	b.n	80008cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2b0f      	cmp	r3, #15
 80008b2:	d80a      	bhi.n	80008ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008b4:	2200      	movs	r2, #0
 80008b6:	6879      	ldr	r1, [r7, #4]
 80008b8:	f04f 30ff 	mov.w	r0, #4294967295
 80008bc:	f000 f903 	bl	8000ac6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008c0:	4a06      	ldr	r2, [pc, #24]	; (80008dc <HAL_InitTick+0x5c>)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008c6:	2300      	movs	r3, #0
 80008c8:	e000      	b.n	80008cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008ca:	2301      	movs	r3, #1
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3708      	adds	r7, #8
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	20000004 	.word	0x20000004
 80008d8:	2000000c 	.word	0x2000000c
 80008dc:	20000008 	.word	0x20000008

080008e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008e4:	4b05      	ldr	r3, [pc, #20]	; (80008fc <HAL_IncTick+0x1c>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	461a      	mov	r2, r3
 80008ea:	4b05      	ldr	r3, [pc, #20]	; (8000900 <HAL_IncTick+0x20>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4413      	add	r3, r2
 80008f0:	4a03      	ldr	r2, [pc, #12]	; (8000900 <HAL_IncTick+0x20>)
 80008f2:	6013      	str	r3, [r2, #0]
}
 80008f4:	bf00      	nop
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bc80      	pop	{r7}
 80008fa:	4770      	bx	lr
 80008fc:	2000000c 	.word	0x2000000c
 8000900:	200002cc 	.word	0x200002cc

08000904 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  return uwTick;
 8000908:	4b02      	ldr	r3, [pc, #8]	; (8000914 <HAL_GetTick+0x10>)
 800090a:	681b      	ldr	r3, [r3, #0]
}
 800090c:	4618      	mov	r0, r3
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr
 8000914:	200002cc 	.word	0x200002cc

08000918 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	f003 0307 	and.w	r3, r3, #7
 8000926:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000928:	4b0c      	ldr	r3, [pc, #48]	; (800095c <__NVIC_SetPriorityGrouping+0x44>)
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800092e:	68ba      	ldr	r2, [r7, #8]
 8000930:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000934:	4013      	ands	r3, r2
 8000936:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000940:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800094a:	4a04      	ldr	r2, [pc, #16]	; (800095c <__NVIC_SetPriorityGrouping+0x44>)
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	60d3      	str	r3, [r2, #12]
}
 8000950:	bf00      	nop
 8000952:	3714      	adds	r7, #20
 8000954:	46bd      	mov	sp, r7
 8000956:	bc80      	pop	{r7}
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000964:	4b04      	ldr	r3, [pc, #16]	; (8000978 <__NVIC_GetPriorityGrouping+0x18>)
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	0a1b      	lsrs	r3, r3, #8
 800096a:	f003 0307 	and.w	r3, r3, #7
}
 800096e:	4618      	mov	r0, r3
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098a:	2b00      	cmp	r3, #0
 800098c:	db0b      	blt.n	80009a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	f003 021f 	and.w	r2, r3, #31
 8000994:	4906      	ldr	r1, [pc, #24]	; (80009b0 <__NVIC_EnableIRQ+0x34>)
 8000996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099a:	095b      	lsrs	r3, r3, #5
 800099c:	2001      	movs	r0, #1
 800099e:	fa00 f202 	lsl.w	r2, r0, r2
 80009a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009a6:	bf00      	nop
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr
 80009b0:	e000e100 	.word	0xe000e100

080009b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	6039      	str	r1, [r7, #0]
 80009be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	db0a      	blt.n	80009de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	b2da      	uxtb	r2, r3
 80009cc:	490c      	ldr	r1, [pc, #48]	; (8000a00 <__NVIC_SetPriority+0x4c>)
 80009ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d2:	0112      	lsls	r2, r2, #4
 80009d4:	b2d2      	uxtb	r2, r2
 80009d6:	440b      	add	r3, r1
 80009d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009dc:	e00a      	b.n	80009f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	4908      	ldr	r1, [pc, #32]	; (8000a04 <__NVIC_SetPriority+0x50>)
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	f003 030f 	and.w	r3, r3, #15
 80009ea:	3b04      	subs	r3, #4
 80009ec:	0112      	lsls	r2, r2, #4
 80009ee:	b2d2      	uxtb	r2, r2
 80009f0:	440b      	add	r3, r1
 80009f2:	761a      	strb	r2, [r3, #24]
}
 80009f4:	bf00      	nop
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	e000e100 	.word	0xe000e100
 8000a04:	e000ed00 	.word	0xe000ed00

08000a08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b089      	sub	sp, #36	; 0x24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	f003 0307 	and.w	r3, r3, #7
 8000a1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a1c:	69fb      	ldr	r3, [r7, #28]
 8000a1e:	f1c3 0307 	rsb	r3, r3, #7
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	bf28      	it	cs
 8000a26:	2304      	movcs	r3, #4
 8000a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	3304      	adds	r3, #4
 8000a2e:	2b06      	cmp	r3, #6
 8000a30:	d902      	bls.n	8000a38 <NVIC_EncodePriority+0x30>
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	3b03      	subs	r3, #3
 8000a36:	e000      	b.n	8000a3a <NVIC_EncodePriority+0x32>
 8000a38:	2300      	movs	r3, #0
 8000a3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a40:	69bb      	ldr	r3, [r7, #24]
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	43da      	mvns	r2, r3
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	401a      	ands	r2, r3
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a50:	f04f 31ff 	mov.w	r1, #4294967295
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	fa01 f303 	lsl.w	r3, r1, r3
 8000a5a:	43d9      	mvns	r1, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a60:	4313      	orrs	r3, r2
         );
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3724      	adds	r7, #36	; 0x24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr

08000a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a7c:	d301      	bcc.n	8000a82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e00f      	b.n	8000aa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a82:	4a0a      	ldr	r2, [pc, #40]	; (8000aac <SysTick_Config+0x40>)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	3b01      	subs	r3, #1
 8000a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a8a:	210f      	movs	r1, #15
 8000a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a90:	f7ff ff90 	bl	80009b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a94:	4b05      	ldr	r3, [pc, #20]	; (8000aac <SysTick_Config+0x40>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a9a:	4b04      	ldr	r3, [pc, #16]	; (8000aac <SysTick_Config+0x40>)
 8000a9c:	2207      	movs	r2, #7
 8000a9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aa0:	2300      	movs	r3, #0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	e000e010 	.word	0xe000e010

08000ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff ff2d 	bl	8000918 <__NVIC_SetPriorityGrouping>
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b086      	sub	sp, #24
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	4603      	mov	r3, r0
 8000ace:	60b9      	str	r1, [r7, #8]
 8000ad0:	607a      	str	r2, [r7, #4]
 8000ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ad8:	f7ff ff42 	bl	8000960 <__NVIC_GetPriorityGrouping>
 8000adc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ade:	687a      	ldr	r2, [r7, #4]
 8000ae0:	68b9      	ldr	r1, [r7, #8]
 8000ae2:	6978      	ldr	r0, [r7, #20]
 8000ae4:	f7ff ff90 	bl	8000a08 <NVIC_EncodePriority>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aee:	4611      	mov	r1, r2
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff5f 	bl	80009b4 <__NVIC_SetPriority>
}
 8000af6:	bf00      	nop
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b082      	sub	sp, #8
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	4603      	mov	r3, r0
 8000b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff ff35 	bl	800097c <__NVIC_EnableIRQ>
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b082      	sub	sp, #8
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f7ff ffa2 	bl	8000a6c <SysTick_Config>
 8000b28:	4603      	mov	r3, r0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b08b      	sub	sp, #44	; 0x2c
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b42:	2300      	movs	r3, #0
 8000b44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b46:	e169      	b.n	8000e1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b48:	2201      	movs	r2, #1
 8000b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	69fa      	ldr	r2, [r7, #28]
 8000b58:	4013      	ands	r3, r2
 8000b5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b5c:	69ba      	ldr	r2, [r7, #24]
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	f040 8158 	bne.w	8000e16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	4a9a      	ldr	r2, [pc, #616]	; (8000dd4 <HAL_GPIO_Init+0x2a0>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d05e      	beq.n	8000c2e <HAL_GPIO_Init+0xfa>
 8000b70:	4a98      	ldr	r2, [pc, #608]	; (8000dd4 <HAL_GPIO_Init+0x2a0>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d875      	bhi.n	8000c62 <HAL_GPIO_Init+0x12e>
 8000b76:	4a98      	ldr	r2, [pc, #608]	; (8000dd8 <HAL_GPIO_Init+0x2a4>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d058      	beq.n	8000c2e <HAL_GPIO_Init+0xfa>
 8000b7c:	4a96      	ldr	r2, [pc, #600]	; (8000dd8 <HAL_GPIO_Init+0x2a4>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d86f      	bhi.n	8000c62 <HAL_GPIO_Init+0x12e>
 8000b82:	4a96      	ldr	r2, [pc, #600]	; (8000ddc <HAL_GPIO_Init+0x2a8>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d052      	beq.n	8000c2e <HAL_GPIO_Init+0xfa>
 8000b88:	4a94      	ldr	r2, [pc, #592]	; (8000ddc <HAL_GPIO_Init+0x2a8>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d869      	bhi.n	8000c62 <HAL_GPIO_Init+0x12e>
 8000b8e:	4a94      	ldr	r2, [pc, #592]	; (8000de0 <HAL_GPIO_Init+0x2ac>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d04c      	beq.n	8000c2e <HAL_GPIO_Init+0xfa>
 8000b94:	4a92      	ldr	r2, [pc, #584]	; (8000de0 <HAL_GPIO_Init+0x2ac>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d863      	bhi.n	8000c62 <HAL_GPIO_Init+0x12e>
 8000b9a:	4a92      	ldr	r2, [pc, #584]	; (8000de4 <HAL_GPIO_Init+0x2b0>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d046      	beq.n	8000c2e <HAL_GPIO_Init+0xfa>
 8000ba0:	4a90      	ldr	r2, [pc, #576]	; (8000de4 <HAL_GPIO_Init+0x2b0>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d85d      	bhi.n	8000c62 <HAL_GPIO_Init+0x12e>
 8000ba6:	2b12      	cmp	r3, #18
 8000ba8:	d82a      	bhi.n	8000c00 <HAL_GPIO_Init+0xcc>
 8000baa:	2b12      	cmp	r3, #18
 8000bac:	d859      	bhi.n	8000c62 <HAL_GPIO_Init+0x12e>
 8000bae:	a201      	add	r2, pc, #4	; (adr r2, 8000bb4 <HAL_GPIO_Init+0x80>)
 8000bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb4:	08000c2f 	.word	0x08000c2f
 8000bb8:	08000c09 	.word	0x08000c09
 8000bbc:	08000c1b 	.word	0x08000c1b
 8000bc0:	08000c5d 	.word	0x08000c5d
 8000bc4:	08000c63 	.word	0x08000c63
 8000bc8:	08000c63 	.word	0x08000c63
 8000bcc:	08000c63 	.word	0x08000c63
 8000bd0:	08000c63 	.word	0x08000c63
 8000bd4:	08000c63 	.word	0x08000c63
 8000bd8:	08000c63 	.word	0x08000c63
 8000bdc:	08000c63 	.word	0x08000c63
 8000be0:	08000c63 	.word	0x08000c63
 8000be4:	08000c63 	.word	0x08000c63
 8000be8:	08000c63 	.word	0x08000c63
 8000bec:	08000c63 	.word	0x08000c63
 8000bf0:	08000c63 	.word	0x08000c63
 8000bf4:	08000c63 	.word	0x08000c63
 8000bf8:	08000c11 	.word	0x08000c11
 8000bfc:	08000c25 	.word	0x08000c25
 8000c00:	4a79      	ldr	r2, [pc, #484]	; (8000de8 <HAL_GPIO_Init+0x2b4>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d013      	beq.n	8000c2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c06:	e02c      	b.n	8000c62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	623b      	str	r3, [r7, #32]
          break;
 8000c0e:	e029      	b.n	8000c64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	3304      	adds	r3, #4
 8000c16:	623b      	str	r3, [r7, #32]
          break;
 8000c18:	e024      	b.n	8000c64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	68db      	ldr	r3, [r3, #12]
 8000c1e:	3308      	adds	r3, #8
 8000c20:	623b      	str	r3, [r7, #32]
          break;
 8000c22:	e01f      	b.n	8000c64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	330c      	adds	r3, #12
 8000c2a:	623b      	str	r3, [r7, #32]
          break;
 8000c2c:	e01a      	b.n	8000c64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	689b      	ldr	r3, [r3, #8]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d102      	bne.n	8000c3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c36:	2304      	movs	r3, #4
 8000c38:	623b      	str	r3, [r7, #32]
          break;
 8000c3a:	e013      	b.n	8000c64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d105      	bne.n	8000c50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c44:	2308      	movs	r3, #8
 8000c46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	69fa      	ldr	r2, [r7, #28]
 8000c4c:	611a      	str	r2, [r3, #16]
          break;
 8000c4e:	e009      	b.n	8000c64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c50:	2308      	movs	r3, #8
 8000c52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	69fa      	ldr	r2, [r7, #28]
 8000c58:	615a      	str	r2, [r3, #20]
          break;
 8000c5a:	e003      	b.n	8000c64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	623b      	str	r3, [r7, #32]
          break;
 8000c60:	e000      	b.n	8000c64 <HAL_GPIO_Init+0x130>
          break;
 8000c62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	2bff      	cmp	r3, #255	; 0xff
 8000c68:	d801      	bhi.n	8000c6e <HAL_GPIO_Init+0x13a>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	e001      	b.n	8000c72 <HAL_GPIO_Init+0x13e>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	3304      	adds	r3, #4
 8000c72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	2bff      	cmp	r3, #255	; 0xff
 8000c78:	d802      	bhi.n	8000c80 <HAL_GPIO_Init+0x14c>
 8000c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	e002      	b.n	8000c86 <HAL_GPIO_Init+0x152>
 8000c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c82:	3b08      	subs	r3, #8
 8000c84:	009b      	lsls	r3, r3, #2
 8000c86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	210f      	movs	r1, #15
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	fa01 f303 	lsl.w	r3, r1, r3
 8000c94:	43db      	mvns	r3, r3
 8000c96:	401a      	ands	r2, r3
 8000c98:	6a39      	ldr	r1, [r7, #32]
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca0:	431a      	orrs	r2, r3
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f000 80b1 	beq.w	8000e16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cb4:	4b4d      	ldr	r3, [pc, #308]	; (8000dec <HAL_GPIO_Init+0x2b8>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	4a4c      	ldr	r2, [pc, #304]	; (8000dec <HAL_GPIO_Init+0x2b8>)
 8000cba:	f043 0301 	orr.w	r3, r3, #1
 8000cbe:	6193      	str	r3, [r2, #24]
 8000cc0:	4b4a      	ldr	r3, [pc, #296]	; (8000dec <HAL_GPIO_Init+0x2b8>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	f003 0301 	and.w	r3, r3, #1
 8000cc8:	60bb      	str	r3, [r7, #8]
 8000cca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ccc:	4a48      	ldr	r2, [pc, #288]	; (8000df0 <HAL_GPIO_Init+0x2bc>)
 8000cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd0:	089b      	lsrs	r3, r3, #2
 8000cd2:	3302      	adds	r3, #2
 8000cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cdc:	f003 0303 	and.w	r3, r3, #3
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	220f      	movs	r2, #15
 8000ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	68fa      	ldr	r2, [r7, #12]
 8000cec:	4013      	ands	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a40      	ldr	r2, [pc, #256]	; (8000df4 <HAL_GPIO_Init+0x2c0>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d013      	beq.n	8000d20 <HAL_GPIO_Init+0x1ec>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a3f      	ldr	r2, [pc, #252]	; (8000df8 <HAL_GPIO_Init+0x2c4>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d00d      	beq.n	8000d1c <HAL_GPIO_Init+0x1e8>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a3e      	ldr	r2, [pc, #248]	; (8000dfc <HAL_GPIO_Init+0x2c8>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d007      	beq.n	8000d18 <HAL_GPIO_Init+0x1e4>
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	4a3d      	ldr	r2, [pc, #244]	; (8000e00 <HAL_GPIO_Init+0x2cc>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d101      	bne.n	8000d14 <HAL_GPIO_Init+0x1e0>
 8000d10:	2303      	movs	r3, #3
 8000d12:	e006      	b.n	8000d22 <HAL_GPIO_Init+0x1ee>
 8000d14:	2304      	movs	r3, #4
 8000d16:	e004      	b.n	8000d22 <HAL_GPIO_Init+0x1ee>
 8000d18:	2302      	movs	r3, #2
 8000d1a:	e002      	b.n	8000d22 <HAL_GPIO_Init+0x1ee>
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	e000      	b.n	8000d22 <HAL_GPIO_Init+0x1ee>
 8000d20:	2300      	movs	r3, #0
 8000d22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d24:	f002 0203 	and.w	r2, r2, #3
 8000d28:	0092      	lsls	r2, r2, #2
 8000d2a:	4093      	lsls	r3, r2
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d32:	492f      	ldr	r1, [pc, #188]	; (8000df0 <HAL_GPIO_Init+0x2bc>)
 8000d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d36:	089b      	lsrs	r3, r3, #2
 8000d38:	3302      	adds	r3, #2
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d4c:	4b2d      	ldr	r3, [pc, #180]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d4e:	689a      	ldr	r2, [r3, #8]
 8000d50:	492c      	ldr	r1, [pc, #176]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d52:	69bb      	ldr	r3, [r7, #24]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	608b      	str	r3, [r1, #8]
 8000d58:	e006      	b.n	8000d68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d5a:	4b2a      	ldr	r3, [pc, #168]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d5c:	689a      	ldr	r2, [r3, #8]
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	43db      	mvns	r3, r3
 8000d62:	4928      	ldr	r1, [pc, #160]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d64:	4013      	ands	r3, r2
 8000d66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d006      	beq.n	8000d82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d74:	4b23      	ldr	r3, [pc, #140]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d76:	68da      	ldr	r2, [r3, #12]
 8000d78:	4922      	ldr	r1, [pc, #136]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	60cb      	str	r3, [r1, #12]
 8000d80:	e006      	b.n	8000d90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d82:	4b20      	ldr	r3, [pc, #128]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d84:	68da      	ldr	r2, [r3, #12]
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	43db      	mvns	r3, r3
 8000d8a:	491e      	ldr	r1, [pc, #120]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d006      	beq.n	8000daa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d9c:	4b19      	ldr	r3, [pc, #100]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d9e:	685a      	ldr	r2, [r3, #4]
 8000da0:	4918      	ldr	r1, [pc, #96]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	604b      	str	r3, [r1, #4]
 8000da8:	e006      	b.n	8000db8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000daa:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000dac:	685a      	ldr	r2, [r3, #4]
 8000dae:	69bb      	ldr	r3, [r7, #24]
 8000db0:	43db      	mvns	r3, r3
 8000db2:	4914      	ldr	r1, [pc, #80]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000db4:	4013      	ands	r3, r2
 8000db6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d021      	beq.n	8000e08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	490e      	ldr	r1, [pc, #56]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	600b      	str	r3, [r1, #0]
 8000dd0:	e021      	b.n	8000e16 <HAL_GPIO_Init+0x2e2>
 8000dd2:	bf00      	nop
 8000dd4:	10320000 	.word	0x10320000
 8000dd8:	10310000 	.word	0x10310000
 8000ddc:	10220000 	.word	0x10220000
 8000de0:	10210000 	.word	0x10210000
 8000de4:	10120000 	.word	0x10120000
 8000de8:	10110000 	.word	0x10110000
 8000dec:	40021000 	.word	0x40021000
 8000df0:	40010000 	.word	0x40010000
 8000df4:	40010800 	.word	0x40010800
 8000df8:	40010c00 	.word	0x40010c00
 8000dfc:	40011000 	.word	0x40011000
 8000e00:	40011400 	.word	0x40011400
 8000e04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e08:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <HAL_GPIO_Init+0x304>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	4909      	ldr	r1, [pc, #36]	; (8000e38 <HAL_GPIO_Init+0x304>)
 8000e12:	4013      	ands	r3, r2
 8000e14:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e18:	3301      	adds	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e22:	fa22 f303 	lsr.w	r3, r2, r3
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	f47f ae8e 	bne.w	8000b48 <HAL_GPIO_Init+0x14>
  }
}
 8000e2c:	bf00      	nop
 8000e2e:	bf00      	nop
 8000e30:	372c      	adds	r7, #44	; 0x2c
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr
 8000e38:	40010400 	.word	0x40010400

08000e3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e46:	4b08      	ldr	r3, [pc, #32]	; (8000e68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e48:	695a      	ldr	r2, [r3, #20]
 8000e4a:	88fb      	ldrh	r3, [r7, #6]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d006      	beq.n	8000e60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e52:	4a05      	ldr	r2, [pc, #20]	; (8000e68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e54:	88fb      	ldrh	r3, [r7, #6]
 8000e56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e58:	88fb      	ldrh	r3, [r7, #6]
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff fc76 	bl	800074c <HAL_GPIO_EXTI_Callback>
  }
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40010400 	.word	0x40010400

08000e6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d101      	bne.n	8000e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e26c      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	f000 8087 	beq.w	8000f9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e8c:	4b92      	ldr	r3, [pc, #584]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f003 030c 	and.w	r3, r3, #12
 8000e94:	2b04      	cmp	r3, #4
 8000e96:	d00c      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e98:	4b8f      	ldr	r3, [pc, #572]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f003 030c 	and.w	r3, r3, #12
 8000ea0:	2b08      	cmp	r3, #8
 8000ea2:	d112      	bne.n	8000eca <HAL_RCC_OscConfig+0x5e>
 8000ea4:	4b8c      	ldr	r3, [pc, #560]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000eb0:	d10b      	bne.n	8000eca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eb2:	4b89      	ldr	r3, [pc, #548]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d06c      	beq.n	8000f98 <HAL_RCC_OscConfig+0x12c>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d168      	bne.n	8000f98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e246      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ed2:	d106      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x76>
 8000ed4:	4b80      	ldr	r3, [pc, #512]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a7f      	ldr	r2, [pc, #508]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ede:	6013      	str	r3, [r2, #0]
 8000ee0:	e02e      	b.n	8000f40 <HAL_RCC_OscConfig+0xd4>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d10c      	bne.n	8000f04 <HAL_RCC_OscConfig+0x98>
 8000eea:	4b7b      	ldr	r3, [pc, #492]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a7a      	ldr	r2, [pc, #488]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	4b78      	ldr	r3, [pc, #480]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a77      	ldr	r2, [pc, #476]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000efc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	e01d      	b.n	8000f40 <HAL_RCC_OscConfig+0xd4>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f0c:	d10c      	bne.n	8000f28 <HAL_RCC_OscConfig+0xbc>
 8000f0e:	4b72      	ldr	r3, [pc, #456]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a71      	ldr	r2, [pc, #452]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f18:	6013      	str	r3, [r2, #0]
 8000f1a:	4b6f      	ldr	r3, [pc, #444]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a6e      	ldr	r2, [pc, #440]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f24:	6013      	str	r3, [r2, #0]
 8000f26:	e00b      	b.n	8000f40 <HAL_RCC_OscConfig+0xd4>
 8000f28:	4b6b      	ldr	r3, [pc, #428]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a6a      	ldr	r2, [pc, #424]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f32:	6013      	str	r3, [r2, #0]
 8000f34:	4b68      	ldr	r3, [pc, #416]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a67      	ldr	r2, [pc, #412]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d013      	beq.n	8000f70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f48:	f7ff fcdc 	bl	8000904 <HAL_GetTick>
 8000f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f4e:	e008      	b.n	8000f62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f50:	f7ff fcd8 	bl	8000904 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b64      	cmp	r3, #100	; 0x64
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e1fa      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f62:	4b5d      	ldr	r3, [pc, #372]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d0f0      	beq.n	8000f50 <HAL_RCC_OscConfig+0xe4>
 8000f6e:	e014      	b.n	8000f9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f70:	f7ff fcc8 	bl	8000904 <HAL_GetTick>
 8000f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f76:	e008      	b.n	8000f8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f78:	f7ff fcc4 	bl	8000904 <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b64      	cmp	r3, #100	; 0x64
 8000f84:	d901      	bls.n	8000f8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e1e6      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f8a:	4b53      	ldr	r3, [pc, #332]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1f0      	bne.n	8000f78 <HAL_RCC_OscConfig+0x10c>
 8000f96:	e000      	b.n	8000f9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d063      	beq.n	800106e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fa6:	4b4c      	ldr	r3, [pc, #304]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f003 030c 	and.w	r3, r3, #12
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d00b      	beq.n	8000fca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000fb2:	4b49      	ldr	r3, [pc, #292]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f003 030c 	and.w	r3, r3, #12
 8000fba:	2b08      	cmp	r3, #8
 8000fbc:	d11c      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x18c>
 8000fbe:	4b46      	ldr	r3, [pc, #280]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d116      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fca:	4b43      	ldr	r3, [pc, #268]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d005      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x176>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	691b      	ldr	r3, [r3, #16]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d001      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e1ba      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fe2:	4b3d      	ldr	r3, [pc, #244]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	4939      	ldr	r1, [pc, #228]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ff6:	e03a      	b.n	800106e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	691b      	ldr	r3, [r3, #16]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d020      	beq.n	8001042 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001000:	4b36      	ldr	r3, [pc, #216]	; (80010dc <HAL_RCC_OscConfig+0x270>)
 8001002:	2201      	movs	r2, #1
 8001004:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001006:	f7ff fc7d 	bl	8000904 <HAL_GetTick>
 800100a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800100c:	e008      	b.n	8001020 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800100e:	f7ff fc79 	bl	8000904 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d901      	bls.n	8001020 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800101c:	2303      	movs	r3, #3
 800101e:	e19b      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001020:	4b2d      	ldr	r3, [pc, #180]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 0302 	and.w	r3, r3, #2
 8001028:	2b00      	cmp	r3, #0
 800102a:	d0f0      	beq.n	800100e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800102c:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	695b      	ldr	r3, [r3, #20]
 8001038:	00db      	lsls	r3, r3, #3
 800103a:	4927      	ldr	r1, [pc, #156]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 800103c:	4313      	orrs	r3, r2
 800103e:	600b      	str	r3, [r1, #0]
 8001040:	e015      	b.n	800106e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001042:	4b26      	ldr	r3, [pc, #152]	; (80010dc <HAL_RCC_OscConfig+0x270>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff fc5c 	bl	8000904 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001050:	f7ff fc58 	bl	8000904 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e17a      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001062:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f0      	bne.n	8001050 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 0308 	and.w	r3, r3, #8
 8001076:	2b00      	cmp	r3, #0
 8001078:	d03a      	beq.n	80010f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d019      	beq.n	80010b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001082:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <HAL_RCC_OscConfig+0x274>)
 8001084:	2201      	movs	r2, #1
 8001086:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001088:	f7ff fc3c 	bl	8000904 <HAL_GetTick>
 800108c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001090:	f7ff fc38 	bl	8000904 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b02      	cmp	r3, #2
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e15a      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010a2:	4b0d      	ldr	r3, [pc, #52]	; (80010d8 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d0f0      	beq.n	8001090 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010ae:	2001      	movs	r0, #1
 80010b0:	f000 facc 	bl	800164c <RCC_Delay>
 80010b4:	e01c      	b.n	80010f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010b6:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <HAL_RCC_OscConfig+0x274>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010bc:	f7ff fc22 	bl	8000904 <HAL_GetTick>
 80010c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010c2:	e00f      	b.n	80010e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010c4:	f7ff fc1e 	bl	8000904 <HAL_GetTick>
 80010c8:	4602      	mov	r2, r0
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d908      	bls.n	80010e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e140      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
 80010d6:	bf00      	nop
 80010d8:	40021000 	.word	0x40021000
 80010dc:	42420000 	.word	0x42420000
 80010e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010e4:	4b9e      	ldr	r3, [pc, #632]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80010e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d1e9      	bne.n	80010c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 0304 	and.w	r3, r3, #4
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	f000 80a6 	beq.w	800124a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010fe:	2300      	movs	r3, #0
 8001100:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001102:	4b97      	ldr	r3, [pc, #604]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d10d      	bne.n	800112a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800110e:	4b94      	ldr	r3, [pc, #592]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	4a93      	ldr	r2, [pc, #588]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001118:	61d3      	str	r3, [r2, #28]
 800111a:	4b91      	ldr	r3, [pc, #580]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001126:	2301      	movs	r3, #1
 8001128:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800112a:	4b8e      	ldr	r3, [pc, #568]	; (8001364 <HAL_RCC_OscConfig+0x4f8>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001132:	2b00      	cmp	r3, #0
 8001134:	d118      	bne.n	8001168 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001136:	4b8b      	ldr	r3, [pc, #556]	; (8001364 <HAL_RCC_OscConfig+0x4f8>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a8a      	ldr	r2, [pc, #552]	; (8001364 <HAL_RCC_OscConfig+0x4f8>)
 800113c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001140:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001142:	f7ff fbdf 	bl	8000904 <HAL_GetTick>
 8001146:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001148:	e008      	b.n	800115c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800114a:	f7ff fbdb 	bl	8000904 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	2b64      	cmp	r3, #100	; 0x64
 8001156:	d901      	bls.n	800115c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e0fd      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800115c:	4b81      	ldr	r3, [pc, #516]	; (8001364 <HAL_RCC_OscConfig+0x4f8>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001164:	2b00      	cmp	r3, #0
 8001166:	d0f0      	beq.n	800114a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	2b01      	cmp	r3, #1
 800116e:	d106      	bne.n	800117e <HAL_RCC_OscConfig+0x312>
 8001170:	4b7b      	ldr	r3, [pc, #492]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	4a7a      	ldr	r2, [pc, #488]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001176:	f043 0301 	orr.w	r3, r3, #1
 800117a:	6213      	str	r3, [r2, #32]
 800117c:	e02d      	b.n	80011da <HAL_RCC_OscConfig+0x36e>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d10c      	bne.n	80011a0 <HAL_RCC_OscConfig+0x334>
 8001186:	4b76      	ldr	r3, [pc, #472]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001188:	6a1b      	ldr	r3, [r3, #32]
 800118a:	4a75      	ldr	r2, [pc, #468]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	6213      	str	r3, [r2, #32]
 8001192:	4b73      	ldr	r3, [pc, #460]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001194:	6a1b      	ldr	r3, [r3, #32]
 8001196:	4a72      	ldr	r2, [pc, #456]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001198:	f023 0304 	bic.w	r3, r3, #4
 800119c:	6213      	str	r3, [r2, #32]
 800119e:	e01c      	b.n	80011da <HAL_RCC_OscConfig+0x36e>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	2b05      	cmp	r3, #5
 80011a6:	d10c      	bne.n	80011c2 <HAL_RCC_OscConfig+0x356>
 80011a8:	4b6d      	ldr	r3, [pc, #436]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	4a6c      	ldr	r2, [pc, #432]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80011ae:	f043 0304 	orr.w	r3, r3, #4
 80011b2:	6213      	str	r3, [r2, #32]
 80011b4:	4b6a      	ldr	r3, [pc, #424]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80011b6:	6a1b      	ldr	r3, [r3, #32]
 80011b8:	4a69      	ldr	r2, [pc, #420]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80011ba:	f043 0301 	orr.w	r3, r3, #1
 80011be:	6213      	str	r3, [r2, #32]
 80011c0:	e00b      	b.n	80011da <HAL_RCC_OscConfig+0x36e>
 80011c2:	4b67      	ldr	r3, [pc, #412]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80011c4:	6a1b      	ldr	r3, [r3, #32]
 80011c6:	4a66      	ldr	r2, [pc, #408]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80011c8:	f023 0301 	bic.w	r3, r3, #1
 80011cc:	6213      	str	r3, [r2, #32]
 80011ce:	4b64      	ldr	r3, [pc, #400]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80011d0:	6a1b      	ldr	r3, [r3, #32]
 80011d2:	4a63      	ldr	r2, [pc, #396]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80011d4:	f023 0304 	bic.w	r3, r3, #4
 80011d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d015      	beq.n	800120e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e2:	f7ff fb8f 	bl	8000904 <HAL_GetTick>
 80011e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011e8:	e00a      	b.n	8001200 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ea:	f7ff fb8b 	bl	8000904 <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e0ab      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001200:	4b57      	ldr	r3, [pc, #348]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001202:	6a1b      	ldr	r3, [r3, #32]
 8001204:	f003 0302 	and.w	r3, r3, #2
 8001208:	2b00      	cmp	r3, #0
 800120a:	d0ee      	beq.n	80011ea <HAL_RCC_OscConfig+0x37e>
 800120c:	e014      	b.n	8001238 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800120e:	f7ff fb79 	bl	8000904 <HAL_GetTick>
 8001212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001214:	e00a      	b.n	800122c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001216:	f7ff fb75 	bl	8000904 <HAL_GetTick>
 800121a:	4602      	mov	r2, r0
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	f241 3288 	movw	r2, #5000	; 0x1388
 8001224:	4293      	cmp	r3, r2
 8001226:	d901      	bls.n	800122c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	e095      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800122c:	4b4c      	ldr	r3, [pc, #304]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 800122e:	6a1b      	ldr	r3, [r3, #32]
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1ee      	bne.n	8001216 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001238:	7dfb      	ldrb	r3, [r7, #23]
 800123a:	2b01      	cmp	r3, #1
 800123c:	d105      	bne.n	800124a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800123e:	4b48      	ldr	r3, [pc, #288]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001240:	69db      	ldr	r3, [r3, #28]
 8001242:	4a47      	ldr	r2, [pc, #284]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001244:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001248:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69db      	ldr	r3, [r3, #28]
 800124e:	2b00      	cmp	r3, #0
 8001250:	f000 8081 	beq.w	8001356 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001254:	4b42      	ldr	r3, [pc, #264]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f003 030c 	and.w	r3, r3, #12
 800125c:	2b08      	cmp	r3, #8
 800125e:	d061      	beq.n	8001324 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	69db      	ldr	r3, [r3, #28]
 8001264:	2b02      	cmp	r3, #2
 8001266:	d146      	bne.n	80012f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001268:	4b3f      	ldr	r3, [pc, #252]	; (8001368 <HAL_RCC_OscConfig+0x4fc>)
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800126e:	f7ff fb49 	bl	8000904 <HAL_GetTick>
 8001272:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001274:	e008      	b.n	8001288 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001276:	f7ff fb45 	bl	8000904 <HAL_GetTick>
 800127a:	4602      	mov	r2, r0
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	2b02      	cmp	r3, #2
 8001282:	d901      	bls.n	8001288 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001284:	2303      	movs	r3, #3
 8001286:	e067      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001288:	4b35      	ldr	r3, [pc, #212]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d1f0      	bne.n	8001276 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6a1b      	ldr	r3, [r3, #32]
 8001298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800129c:	d108      	bne.n	80012b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800129e:	4b30      	ldr	r3, [pc, #192]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	492d      	ldr	r1, [pc, #180]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80012ac:	4313      	orrs	r3, r2
 80012ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012b0:	4b2b      	ldr	r3, [pc, #172]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a19      	ldr	r1, [r3, #32]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c0:	430b      	orrs	r3, r1
 80012c2:	4927      	ldr	r1, [pc, #156]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80012c4:	4313      	orrs	r3, r2
 80012c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012c8:	4b27      	ldr	r3, [pc, #156]	; (8001368 <HAL_RCC_OscConfig+0x4fc>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ce:	f7ff fb19 	bl	8000904 <HAL_GetTick>
 80012d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012d4:	e008      	b.n	80012e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012d6:	f7ff fb15 	bl	8000904 <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d901      	bls.n	80012e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012e4:	2303      	movs	r3, #3
 80012e6:	e037      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012e8:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d0f0      	beq.n	80012d6 <HAL_RCC_OscConfig+0x46a>
 80012f4:	e02f      	b.n	8001356 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <HAL_RCC_OscConfig+0x4fc>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fc:	f7ff fb02 	bl	8000904 <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001302:	e008      	b.n	8001316 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001304:	f7ff fafe 	bl	8000904 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b02      	cmp	r3, #2
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e020      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f0      	bne.n	8001304 <HAL_RCC_OscConfig+0x498>
 8001322:	e018      	b.n	8001356 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	69db      	ldr	r3, [r3, #28]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d101      	bne.n	8001330 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e013      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001330:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <HAL_RCC_OscConfig+0x4f4>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	429a      	cmp	r2, r3
 8001342:	d106      	bne.n	8001352 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800134e:	429a      	cmp	r2, r3
 8001350:	d001      	beq.n	8001356 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e000      	b.n	8001358 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40021000 	.word	0x40021000
 8001364:	40007000 	.word	0x40007000
 8001368:	42420060 	.word	0x42420060

0800136c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d101      	bne.n	8001380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e0d0      	b.n	8001522 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001380:	4b6a      	ldr	r3, [pc, #424]	; (800152c <HAL_RCC_ClockConfig+0x1c0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0307 	and.w	r3, r3, #7
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	429a      	cmp	r2, r3
 800138c:	d910      	bls.n	80013b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800138e:	4b67      	ldr	r3, [pc, #412]	; (800152c <HAL_RCC_ClockConfig+0x1c0>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f023 0207 	bic.w	r2, r3, #7
 8001396:	4965      	ldr	r1, [pc, #404]	; (800152c <HAL_RCC_ClockConfig+0x1c0>)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	4313      	orrs	r3, r2
 800139c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800139e:	4b63      	ldr	r3, [pc, #396]	; (800152c <HAL_RCC_ClockConfig+0x1c0>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d001      	beq.n	80013b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
 80013ae:	e0b8      	b.n	8001522 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d020      	beq.n	80013fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 0304 	and.w	r3, r3, #4
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d005      	beq.n	80013d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013c8:	4b59      	ldr	r3, [pc, #356]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	4a58      	ldr	r2, [pc, #352]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80013ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0308 	and.w	r3, r3, #8
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d005      	beq.n	80013ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013e0:	4b53      	ldr	r3, [pc, #332]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	4a52      	ldr	r2, [pc, #328]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80013e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013ec:	4b50      	ldr	r3, [pc, #320]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	494d      	ldr	r1, [pc, #308]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	2b00      	cmp	r3, #0
 8001408:	d040      	beq.n	800148c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d107      	bne.n	8001422 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001412:	4b47      	ldr	r3, [pc, #284]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d115      	bne.n	800144a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e07f      	b.n	8001522 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	2b02      	cmp	r3, #2
 8001428:	d107      	bne.n	800143a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800142a:	4b41      	ldr	r3, [pc, #260]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d109      	bne.n	800144a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e073      	b.n	8001522 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800143a:	4b3d      	ldr	r3, [pc, #244]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d101      	bne.n	800144a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e06b      	b.n	8001522 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800144a:	4b39      	ldr	r3, [pc, #228]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f023 0203 	bic.w	r2, r3, #3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	4936      	ldr	r1, [pc, #216]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 8001458:	4313      	orrs	r3, r2
 800145a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800145c:	f7ff fa52 	bl	8000904 <HAL_GetTick>
 8001460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001462:	e00a      	b.n	800147a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001464:	f7ff fa4e 	bl	8000904 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001472:	4293      	cmp	r3, r2
 8001474:	d901      	bls.n	800147a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e053      	b.n	8001522 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800147a:	4b2d      	ldr	r3, [pc, #180]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 020c 	and.w	r2, r3, #12
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	429a      	cmp	r2, r3
 800148a:	d1eb      	bne.n	8001464 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800148c:	4b27      	ldr	r3, [pc, #156]	; (800152c <HAL_RCC_ClockConfig+0x1c0>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0307 	and.w	r3, r3, #7
 8001494:	683a      	ldr	r2, [r7, #0]
 8001496:	429a      	cmp	r2, r3
 8001498:	d210      	bcs.n	80014bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800149a:	4b24      	ldr	r3, [pc, #144]	; (800152c <HAL_RCC_ClockConfig+0x1c0>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f023 0207 	bic.w	r2, r3, #7
 80014a2:	4922      	ldr	r1, [pc, #136]	; (800152c <HAL_RCC_ClockConfig+0x1c0>)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014aa:	4b20      	ldr	r3, [pc, #128]	; (800152c <HAL_RCC_ClockConfig+0x1c0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	683a      	ldr	r2, [r7, #0]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d001      	beq.n	80014bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e032      	b.n	8001522 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 0304 	and.w	r3, r3, #4
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d008      	beq.n	80014da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014c8:	4b19      	ldr	r3, [pc, #100]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	4916      	ldr	r1, [pc, #88]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80014d6:	4313      	orrs	r3, r2
 80014d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0308 	and.w	r3, r3, #8
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d009      	beq.n	80014fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014e6:	4b12      	ldr	r3, [pc, #72]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	490e      	ldr	r1, [pc, #56]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014fa:	f000 f821 	bl	8001540 <HAL_RCC_GetSysClockFreq>
 80014fe:	4602      	mov	r2, r0
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <HAL_RCC_ClockConfig+0x1c4>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	091b      	lsrs	r3, r3, #4
 8001506:	f003 030f 	and.w	r3, r3, #15
 800150a:	490a      	ldr	r1, [pc, #40]	; (8001534 <HAL_RCC_ClockConfig+0x1c8>)
 800150c:	5ccb      	ldrb	r3, [r1, r3]
 800150e:	fa22 f303 	lsr.w	r3, r2, r3
 8001512:	4a09      	ldr	r2, [pc, #36]	; (8001538 <HAL_RCC_ClockConfig+0x1cc>)
 8001514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001516:	4b09      	ldr	r3, [pc, #36]	; (800153c <HAL_RCC_ClockConfig+0x1d0>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff f9b0 	bl	8000880 <HAL_InitTick>

  return HAL_OK;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40022000 	.word	0x40022000
 8001530:	40021000 	.word	0x40021000
 8001534:	0800322c 	.word	0x0800322c
 8001538:	20000004 	.word	0x20000004
 800153c:	20000008 	.word	0x20000008

08001540 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001540:	b480      	push	{r7}
 8001542:	b087      	sub	sp, #28
 8001544:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800155a:	4b1e      	ldr	r3, [pc, #120]	; (80015d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f003 030c 	and.w	r3, r3, #12
 8001566:	2b04      	cmp	r3, #4
 8001568:	d002      	beq.n	8001570 <HAL_RCC_GetSysClockFreq+0x30>
 800156a:	2b08      	cmp	r3, #8
 800156c:	d003      	beq.n	8001576 <HAL_RCC_GetSysClockFreq+0x36>
 800156e:	e027      	b.n	80015c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001570:	4b19      	ldr	r3, [pc, #100]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001572:	613b      	str	r3, [r7, #16]
      break;
 8001574:	e027      	b.n	80015c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	0c9b      	lsrs	r3, r3, #18
 800157a:	f003 030f 	and.w	r3, r3, #15
 800157e:	4a17      	ldr	r2, [pc, #92]	; (80015dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001580:	5cd3      	ldrb	r3, [r2, r3]
 8001582:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d010      	beq.n	80015b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800158e:	4b11      	ldr	r3, [pc, #68]	; (80015d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	0c5b      	lsrs	r3, r3, #17
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	4a11      	ldr	r2, [pc, #68]	; (80015e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800159a:	5cd3      	ldrb	r3, [r2, r3]
 800159c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a0d      	ldr	r2, [pc, #52]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80015a2:	fb02 f203 	mul.w	r2, r2, r3
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ac:	617b      	str	r3, [r7, #20]
 80015ae:	e004      	b.n	80015ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4a0c      	ldr	r2, [pc, #48]	; (80015e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80015b4:	fb02 f303 	mul.w	r3, r2, r3
 80015b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	613b      	str	r3, [r7, #16]
      break;
 80015be:	e002      	b.n	80015c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015c0:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80015c2:	613b      	str	r3, [r7, #16]
      break;
 80015c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015c6:	693b      	ldr	r3, [r7, #16]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	371c      	adds	r7, #28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	40021000 	.word	0x40021000
 80015d8:	007a1200 	.word	0x007a1200
 80015dc:	08003244 	.word	0x08003244
 80015e0:	08003254 	.word	0x08003254
 80015e4:	003d0900 	.word	0x003d0900

080015e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015ec:	4b02      	ldr	r3, [pc, #8]	; (80015f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80015ee:	681b      	ldr	r3, [r3, #0]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr
 80015f8:	20000004 	.word	0x20000004

080015fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001600:	f7ff fff2 	bl	80015e8 <HAL_RCC_GetHCLKFreq>
 8001604:	4602      	mov	r2, r0
 8001606:	4b05      	ldr	r3, [pc, #20]	; (800161c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	0a1b      	lsrs	r3, r3, #8
 800160c:	f003 0307 	and.w	r3, r3, #7
 8001610:	4903      	ldr	r1, [pc, #12]	; (8001620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001612:	5ccb      	ldrb	r3, [r1, r3]
 8001614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001618:	4618      	mov	r0, r3
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021000 	.word	0x40021000
 8001620:	0800323c 	.word	0x0800323c

08001624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001628:	f7ff ffde 	bl	80015e8 <HAL_RCC_GetHCLKFreq>
 800162c:	4602      	mov	r2, r0
 800162e:	4b05      	ldr	r3, [pc, #20]	; (8001644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	0adb      	lsrs	r3, r3, #11
 8001634:	f003 0307 	and.w	r3, r3, #7
 8001638:	4903      	ldr	r1, [pc, #12]	; (8001648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800163a:	5ccb      	ldrb	r3, [r1, r3]
 800163c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001640:	4618      	mov	r0, r3
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40021000 	.word	0x40021000
 8001648:	0800323c 	.word	0x0800323c

0800164c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001654:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <RCC_Delay+0x34>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a0a      	ldr	r2, [pc, #40]	; (8001684 <RCC_Delay+0x38>)
 800165a:	fba2 2303 	umull	r2, r3, r2, r3
 800165e:	0a5b      	lsrs	r3, r3, #9
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	fb02 f303 	mul.w	r3, r2, r3
 8001666:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001668:	bf00      	nop
  }
  while (Delay --);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	1e5a      	subs	r2, r3, #1
 800166e:	60fa      	str	r2, [r7, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d1f9      	bne.n	8001668 <RCC_Delay+0x1c>
}
 8001674:	bf00      	nop
 8001676:	bf00      	nop
 8001678:	3714      	adds	r7, #20
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr
 8001680:	20000004 	.word	0x20000004
 8001684:	10624dd3 	.word	0x10624dd3

08001688 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e041      	b.n	800171e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d106      	bne.n	80016b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7fe febe 	bl	8000430 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2202      	movs	r2, #2
 80016b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3304      	adds	r3, #4
 80016c4:	4619      	mov	r1, r3
 80016c6:	4610      	mov	r0, r2
 80016c8:	f000 fc68 	bl	8001f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2201      	movs	r2, #1
 80016d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2201      	movs	r2, #1
 80016d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2201      	movs	r2, #1
 80016e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2201      	movs	r2, #1
 80016f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2201      	movs	r2, #1
 8001700:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2201      	movs	r2, #1
 8001708:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2201      	movs	r2, #1
 8001710:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001736:	b2db      	uxtb	r3, r3
 8001738:	2b01      	cmp	r3, #1
 800173a:	d001      	beq.n	8001740 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e03a      	b.n	80017b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2202      	movs	r2, #2
 8001744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f042 0201 	orr.w	r2, r2, #1
 8001756:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a18      	ldr	r2, [pc, #96]	; (80017c0 <HAL_TIM_Base_Start_IT+0x98>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d00e      	beq.n	8001780 <HAL_TIM_Base_Start_IT+0x58>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800176a:	d009      	beq.n	8001780 <HAL_TIM_Base_Start_IT+0x58>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d004      	beq.n	8001780 <HAL_TIM_Base_Start_IT+0x58>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a13      	ldr	r2, [pc, #76]	; (80017c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d111      	bne.n	80017a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2b06      	cmp	r3, #6
 8001790:	d010      	beq.n	80017b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f042 0201 	orr.w	r2, r2, #1
 80017a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017a2:	e007      	b.n	80017b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f042 0201 	orr.w	r2, r2, #1
 80017b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	40012c00 	.word	0x40012c00
 80017c4:	40000400 	.word	0x40000400
 80017c8:	40000800 	.word	0x40000800

080017cc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68da      	ldr	r2, [r3, #12]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 0201 	bic.w	r2, r2, #1
 80017e2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6a1a      	ldr	r2, [r3, #32]
 80017ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d10f      	bne.n	8001814 <HAL_TIM_Base_Stop_IT+0x48>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6a1a      	ldr	r2, [r3, #32]
 80017fa:	f240 4344 	movw	r3, #1092	; 0x444
 80017fe:	4013      	ands	r3, r2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d107      	bne.n	8001814 <HAL_TIM_Base_Stop_IT+0x48>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f022 0201 	bic.w	r2, r2, #1
 8001812:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2201      	movs	r2, #1
 8001818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr

08001828 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d101      	bne.n	800183a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e041      	b.n	80018be <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d106      	bne.n	8001854 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f000 f839 	bl	80018c6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2202      	movs	r2, #2
 8001858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3304      	adds	r3, #4
 8001864:	4619      	mov	r1, r3
 8001866:	4610      	mov	r0, r2
 8001868:	f000 fb98 	bl	8001f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2201      	movs	r2, #1
 8001880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2201      	movs	r2, #1
 80018a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2201      	movs	r2, #1
 80018b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr

080018d8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d104      	bne.n	80018f6 <HAL_TIM_IC_Start_IT+0x1e>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	e013      	b.n	800191e <HAL_TIM_IC_Start_IT+0x46>
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	2b04      	cmp	r3, #4
 80018fa:	d104      	bne.n	8001906 <HAL_TIM_IC_Start_IT+0x2e>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001902:	b2db      	uxtb	r3, r3
 8001904:	e00b      	b.n	800191e <HAL_TIM_IC_Start_IT+0x46>
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	2b08      	cmp	r3, #8
 800190a:	d104      	bne.n	8001916 <HAL_TIM_IC_Start_IT+0x3e>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001912:	b2db      	uxtb	r3, r3
 8001914:	e003      	b.n	800191e <HAL_TIM_IC_Start_IT+0x46>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800191c:	b2db      	uxtb	r3, r3
 800191e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d104      	bne.n	8001930 <HAL_TIM_IC_Start_IT+0x58>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800192c:	b2db      	uxtb	r3, r3
 800192e:	e013      	b.n	8001958 <HAL_TIM_IC_Start_IT+0x80>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	2b04      	cmp	r3, #4
 8001934:	d104      	bne.n	8001940 <HAL_TIM_IC_Start_IT+0x68>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800193c:	b2db      	uxtb	r3, r3
 800193e:	e00b      	b.n	8001958 <HAL_TIM_IC_Start_IT+0x80>
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2b08      	cmp	r3, #8
 8001944:	d104      	bne.n	8001950 <HAL_TIM_IC_Start_IT+0x78>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800194c:	b2db      	uxtb	r3, r3
 800194e:	e003      	b.n	8001958 <HAL_TIM_IC_Start_IT+0x80>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001956:	b2db      	uxtb	r3, r3
 8001958:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800195a:	7bbb      	ldrb	r3, [r7, #14]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d102      	bne.n	8001966 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8001960:	7b7b      	ldrb	r3, [r7, #13]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d001      	beq.n	800196a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e0b8      	b.n	8001adc <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d104      	bne.n	800197a <HAL_TIM_IC_Start_IT+0xa2>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2202      	movs	r2, #2
 8001974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001978:	e013      	b.n	80019a2 <HAL_TIM_IC_Start_IT+0xca>
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	2b04      	cmp	r3, #4
 800197e:	d104      	bne.n	800198a <HAL_TIM_IC_Start_IT+0xb2>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2202      	movs	r2, #2
 8001984:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001988:	e00b      	b.n	80019a2 <HAL_TIM_IC_Start_IT+0xca>
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	2b08      	cmp	r3, #8
 800198e:	d104      	bne.n	800199a <HAL_TIM_IC_Start_IT+0xc2>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2202      	movs	r2, #2
 8001994:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001998:	e003      	b.n	80019a2 <HAL_TIM_IC_Start_IT+0xca>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2202      	movs	r2, #2
 800199e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d104      	bne.n	80019b2 <HAL_TIM_IC_Start_IT+0xda>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2202      	movs	r2, #2
 80019ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80019b0:	e013      	b.n	80019da <HAL_TIM_IC_Start_IT+0x102>
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	2b04      	cmp	r3, #4
 80019b6:	d104      	bne.n	80019c2 <HAL_TIM_IC_Start_IT+0xea>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2202      	movs	r2, #2
 80019bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80019c0:	e00b      	b.n	80019da <HAL_TIM_IC_Start_IT+0x102>
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	2b08      	cmp	r3, #8
 80019c6:	d104      	bne.n	80019d2 <HAL_TIM_IC_Start_IT+0xfa>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2202      	movs	r2, #2
 80019cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80019d0:	e003      	b.n	80019da <HAL_TIM_IC_Start_IT+0x102>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2202      	movs	r2, #2
 80019d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	2b0c      	cmp	r3, #12
 80019de:	d841      	bhi.n	8001a64 <HAL_TIM_IC_Start_IT+0x18c>
 80019e0:	a201      	add	r2, pc, #4	; (adr r2, 80019e8 <HAL_TIM_IC_Start_IT+0x110>)
 80019e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019e6:	bf00      	nop
 80019e8:	08001a1d 	.word	0x08001a1d
 80019ec:	08001a65 	.word	0x08001a65
 80019f0:	08001a65 	.word	0x08001a65
 80019f4:	08001a65 	.word	0x08001a65
 80019f8:	08001a2f 	.word	0x08001a2f
 80019fc:	08001a65 	.word	0x08001a65
 8001a00:	08001a65 	.word	0x08001a65
 8001a04:	08001a65 	.word	0x08001a65
 8001a08:	08001a41 	.word	0x08001a41
 8001a0c:	08001a65 	.word	0x08001a65
 8001a10:	08001a65 	.word	0x08001a65
 8001a14:	08001a65 	.word	0x08001a65
 8001a18:	08001a53 	.word	0x08001a53
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	68da      	ldr	r2, [r3, #12]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f042 0202 	orr.w	r2, r2, #2
 8001a2a:	60da      	str	r2, [r3, #12]
      break;
 8001a2c:	e01d      	b.n	8001a6a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f042 0204 	orr.w	r2, r2, #4
 8001a3c:	60da      	str	r2, [r3, #12]
      break;
 8001a3e:	e014      	b.n	8001a6a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	68da      	ldr	r2, [r3, #12]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f042 0208 	orr.w	r2, r2, #8
 8001a4e:	60da      	str	r2, [r3, #12]
      break;
 8001a50:	e00b      	b.n	8001a6a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	68da      	ldr	r2, [r3, #12]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f042 0210 	orr.w	r2, r2, #16
 8001a60:	60da      	str	r2, [r3, #12]
      break;
 8001a62:	e002      	b.n	8001a6a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	73fb      	strb	r3, [r7, #15]
      break;
 8001a68:	bf00      	nop
  }

  if (status == HAL_OK)
 8001a6a:	7bfb      	ldrb	r3, [r7, #15]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d134      	bne.n	8001ada <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2201      	movs	r2, #1
 8001a76:	6839      	ldr	r1, [r7, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f000 fca0 	bl	80023be <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a18      	ldr	r2, [pc, #96]	; (8001ae4 <HAL_TIM_IC_Start_IT+0x20c>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d00e      	beq.n	8001aa6 <HAL_TIM_IC_Start_IT+0x1ce>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a90:	d009      	beq.n	8001aa6 <HAL_TIM_IC_Start_IT+0x1ce>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <HAL_TIM_IC_Start_IT+0x210>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d004      	beq.n	8001aa6 <HAL_TIM_IC_Start_IT+0x1ce>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a12      	ldr	r2, [pc, #72]	; (8001aec <HAL_TIM_IC_Start_IT+0x214>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d111      	bne.n	8001aca <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 0307 	and.w	r3, r3, #7
 8001ab0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	2b06      	cmp	r3, #6
 8001ab6:	d010      	beq.n	8001ada <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f042 0201 	orr.w	r2, r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ac8:	e007      	b.n	8001ada <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 0201 	orr.w	r2, r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8001ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40012c00 	.word	0x40012c00
 8001ae8:	40000400 	.word	0x40000400
 8001aec:	40000800 	.word	0x40000800

08001af0 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001afa:	2300      	movs	r3, #0
 8001afc:	73fb      	strb	r3, [r7, #15]
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	2b0c      	cmp	r3, #12
 8001b02:	d841      	bhi.n	8001b88 <HAL_TIM_IC_Stop_IT+0x98>
 8001b04:	a201      	add	r2, pc, #4	; (adr r2, 8001b0c <HAL_TIM_IC_Stop_IT+0x1c>)
 8001b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b0a:	bf00      	nop
 8001b0c:	08001b41 	.word	0x08001b41
 8001b10:	08001b89 	.word	0x08001b89
 8001b14:	08001b89 	.word	0x08001b89
 8001b18:	08001b89 	.word	0x08001b89
 8001b1c:	08001b53 	.word	0x08001b53
 8001b20:	08001b89 	.word	0x08001b89
 8001b24:	08001b89 	.word	0x08001b89
 8001b28:	08001b89 	.word	0x08001b89
 8001b2c:	08001b65 	.word	0x08001b65
 8001b30:	08001b89 	.word	0x08001b89
 8001b34:	08001b89 	.word	0x08001b89
 8001b38:	08001b89 	.word	0x08001b89
 8001b3c:	08001b77 	.word	0x08001b77
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 0202 	bic.w	r2, r2, #2
 8001b4e:	60da      	str	r2, [r3, #12]
      break;
 8001b50:	e01d      	b.n	8001b8e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f022 0204 	bic.w	r2, r2, #4
 8001b60:	60da      	str	r2, [r3, #12]
      break;
 8001b62:	e014      	b.n	8001b8e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0208 	bic.w	r2, r2, #8
 8001b72:	60da      	str	r2, [r3, #12]
      break;
 8001b74:	e00b      	b.n	8001b8e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f022 0210 	bic.w	r2, r2, #16
 8001b84:	60da      	str	r2, [r3, #12]
      break;
 8001b86:	e002      	b.n	8001b8e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	73fb      	strb	r3, [r7, #15]
      break;
 8001b8c:	bf00      	nop
  }

  if (status == HAL_OK)
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d156      	bne.n	8001c42 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	6839      	ldr	r1, [r7, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f000 fc0e 	bl	80023be <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6a1a      	ldr	r2, [r3, #32]
 8001ba8:	f241 1311 	movw	r3, #4369	; 0x1111
 8001bac:	4013      	ands	r3, r2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d10f      	bne.n	8001bd2 <HAL_TIM_IC_Stop_IT+0xe2>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6a1a      	ldr	r2, [r3, #32]
 8001bb8:	f240 4344 	movw	r3, #1092	; 0x444
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d107      	bne.n	8001bd2 <HAL_TIM_IC_Stop_IT+0xe2>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f022 0201 	bic.w	r2, r2, #1
 8001bd0:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d104      	bne.n	8001be2 <HAL_TIM_IC_Stop_IT+0xf2>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001be0:	e013      	b.n	8001c0a <HAL_TIM_IC_Stop_IT+0x11a>
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	2b04      	cmp	r3, #4
 8001be6:	d104      	bne.n	8001bf2 <HAL_TIM_IC_Stop_IT+0x102>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bf0:	e00b      	b.n	8001c0a <HAL_TIM_IC_Stop_IT+0x11a>
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	2b08      	cmp	r3, #8
 8001bf6:	d104      	bne.n	8001c02 <HAL_TIM_IC_Stop_IT+0x112>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c00:	e003      	b.n	8001c0a <HAL_TIM_IC_Stop_IT+0x11a>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2201      	movs	r2, #1
 8001c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d104      	bne.n	8001c1a <HAL_TIM_IC_Stop_IT+0x12a>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c18:	e013      	b.n	8001c42 <HAL_TIM_IC_Stop_IT+0x152>
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	2b04      	cmp	r3, #4
 8001c1e:	d104      	bne.n	8001c2a <HAL_TIM_IC_Stop_IT+0x13a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c28:	e00b      	b.n	8001c42 <HAL_TIM_IC_Stop_IT+0x152>
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d104      	bne.n	8001c3a <HAL_TIM_IC_Stop_IT+0x14a>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c38:	e003      	b.n	8001c42 <HAL_TIM_IC_Stop_IT+0x152>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d101      	bne.n	8001c6a <HAL_TIM_IC_ConfigChannel+0x1e>
 8001c66:	2302      	movs	r3, #2
 8001c68:	e088      	b.n	8001d7c <HAL_TIM_IC_ConfigChannel+0x130>
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d11b      	bne.n	8001cb0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6818      	ldr	r0, [r3, #0]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	6819      	ldr	r1, [r3, #0]
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	f000 f9f6 	bl	8002078 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	699a      	ldr	r2, [r3, #24]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f022 020c 	bic.w	r2, r2, #12
 8001c9a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6999      	ldr	r1, [r3, #24]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	689a      	ldr	r2, [r3, #8]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	430a      	orrs	r2, r1
 8001cac:	619a      	str	r2, [r3, #24]
 8001cae:	e060      	b.n	8001d72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	d11c      	bne.n	8001cf0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6818      	ldr	r0, [r3, #0]
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	6819      	ldr	r1, [r3, #0]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	f000 fa5f 	bl	8002188 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	699a      	ldr	r2, [r3, #24]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001cd8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6999      	ldr	r1, [r3, #24]
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	021a      	lsls	r2, r3, #8
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	430a      	orrs	r2, r1
 8001cec:	619a      	str	r2, [r3, #24]
 8001cee:	e040      	b.n	8001d72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b08      	cmp	r3, #8
 8001cf4:	d11b      	bne.n	8001d2e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6818      	ldr	r0, [r3, #0]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	6819      	ldr	r1, [r3, #0]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	f000 faaa 	bl	800225e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	69da      	ldr	r2, [r3, #28]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 020c 	bic.w	r2, r2, #12
 8001d18:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	69d9      	ldr	r1, [r3, #28]
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	689a      	ldr	r2, [r3, #8]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	61da      	str	r2, [r3, #28]
 8001d2c:	e021      	b.n	8001d72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b0c      	cmp	r3, #12
 8001d32:	d11c      	bne.n	8001d6e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	6819      	ldr	r1, [r3, #0]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	f000 fac6 	bl	80022d4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	69da      	ldr	r2, [r3, #28]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001d56:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	69d9      	ldr	r1, [r3, #28]
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	021a      	lsls	r2, r3, #8
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	61da      	str	r2, [r3, #28]
 8001d6c:	e001      	b.n	8001d72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001d7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d101      	bne.n	8001da0 <HAL_TIM_ConfigClockSource+0x1c>
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	e0b4      	b.n	8001f0a <HAL_TIM_ConfigClockSource+0x186>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2202      	movs	r2, #2
 8001dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001dbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001dc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68ba      	ldr	r2, [r7, #8]
 8001dce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dd8:	d03e      	beq.n	8001e58 <HAL_TIM_ConfigClockSource+0xd4>
 8001dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dde:	f200 8087 	bhi.w	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8001de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001de6:	f000 8086 	beq.w	8001ef6 <HAL_TIM_ConfigClockSource+0x172>
 8001dea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dee:	d87f      	bhi.n	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8001df0:	2b70      	cmp	r3, #112	; 0x70
 8001df2:	d01a      	beq.n	8001e2a <HAL_TIM_ConfigClockSource+0xa6>
 8001df4:	2b70      	cmp	r3, #112	; 0x70
 8001df6:	d87b      	bhi.n	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8001df8:	2b60      	cmp	r3, #96	; 0x60
 8001dfa:	d050      	beq.n	8001e9e <HAL_TIM_ConfigClockSource+0x11a>
 8001dfc:	2b60      	cmp	r3, #96	; 0x60
 8001dfe:	d877      	bhi.n	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8001e00:	2b50      	cmp	r3, #80	; 0x50
 8001e02:	d03c      	beq.n	8001e7e <HAL_TIM_ConfigClockSource+0xfa>
 8001e04:	2b50      	cmp	r3, #80	; 0x50
 8001e06:	d873      	bhi.n	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8001e08:	2b40      	cmp	r3, #64	; 0x40
 8001e0a:	d058      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x13a>
 8001e0c:	2b40      	cmp	r3, #64	; 0x40
 8001e0e:	d86f      	bhi.n	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8001e10:	2b30      	cmp	r3, #48	; 0x30
 8001e12:	d064      	beq.n	8001ede <HAL_TIM_ConfigClockSource+0x15a>
 8001e14:	2b30      	cmp	r3, #48	; 0x30
 8001e16:	d86b      	bhi.n	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8001e18:	2b20      	cmp	r3, #32
 8001e1a:	d060      	beq.n	8001ede <HAL_TIM_ConfigClockSource+0x15a>
 8001e1c:	2b20      	cmp	r3, #32
 8001e1e:	d867      	bhi.n	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d05c      	beq.n	8001ede <HAL_TIM_ConfigClockSource+0x15a>
 8001e24:	2b10      	cmp	r3, #16
 8001e26:	d05a      	beq.n	8001ede <HAL_TIM_ConfigClockSource+0x15a>
 8001e28:	e062      	b.n	8001ef0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6818      	ldr	r0, [r3, #0]
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	6899      	ldr	r1, [r3, #8]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685a      	ldr	r2, [r3, #4]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	f000 faa1 	bl	8002380 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001e4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	609a      	str	r2, [r3, #8]
      break;
 8001e56:	e04f      	b.n	8001ef8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6818      	ldr	r0, [r3, #0]
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	6899      	ldr	r1, [r3, #8]
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	f000 fa8a 	bl	8002380 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e7a:	609a      	str	r2, [r3, #8]
      break;
 8001e7c:	e03c      	b.n	8001ef8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6818      	ldr	r0, [r3, #0]
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	6859      	ldr	r1, [r3, #4]
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	f000 f94e 	bl	800212c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2150      	movs	r1, #80	; 0x50
 8001e96:	4618      	mov	r0, r3
 8001e98:	f000 fa58 	bl	800234c <TIM_ITRx_SetConfig>
      break;
 8001e9c:	e02c      	b.n	8001ef8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	6859      	ldr	r1, [r3, #4]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	f000 f9a8 	bl	8002200 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2160      	movs	r1, #96	; 0x60
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 fa48 	bl	800234c <TIM_ITRx_SetConfig>
      break;
 8001ebc:	e01c      	b.n	8001ef8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6818      	ldr	r0, [r3, #0]
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	6859      	ldr	r1, [r3, #4]
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	f000 f92e 	bl	800212c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2140      	movs	r1, #64	; 0x40
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f000 fa38 	bl	800234c <TIM_ITRx_SetConfig>
      break;
 8001edc:	e00c      	b.n	8001ef8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4610      	mov	r0, r2
 8001eea:	f000 fa2f 	bl	800234c <TIM_ITRx_SetConfig>
      break;
 8001eee:	e003      	b.n	8001ef8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ef4:	e000      	b.n	8001ef8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001ef6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	2b0c      	cmp	r3, #12
 8001f26:	d831      	bhi.n	8001f8c <HAL_TIM_ReadCapturedValue+0x78>
 8001f28:	a201      	add	r2, pc, #4	; (adr r2, 8001f30 <HAL_TIM_ReadCapturedValue+0x1c>)
 8001f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f2e:	bf00      	nop
 8001f30:	08001f65 	.word	0x08001f65
 8001f34:	08001f8d 	.word	0x08001f8d
 8001f38:	08001f8d 	.word	0x08001f8d
 8001f3c:	08001f8d 	.word	0x08001f8d
 8001f40:	08001f6f 	.word	0x08001f6f
 8001f44:	08001f8d 	.word	0x08001f8d
 8001f48:	08001f8d 	.word	0x08001f8d
 8001f4c:	08001f8d 	.word	0x08001f8d
 8001f50:	08001f79 	.word	0x08001f79
 8001f54:	08001f8d 	.word	0x08001f8d
 8001f58:	08001f8d 	.word	0x08001f8d
 8001f5c:	08001f8d 	.word	0x08001f8d
 8001f60:	08001f83 	.word	0x08001f83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f6a:	60fb      	str	r3, [r7, #12]

      break;
 8001f6c:	e00f      	b.n	8001f8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f74:	60fb      	str	r3, [r7, #12]

      break;
 8001f76:	e00a      	b.n	8001f8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f7e:	60fb      	str	r3, [r7, #12]

      break;
 8001f80:	e005      	b.n	8001f8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f88:	60fb      	str	r3, [r7, #12]

      break;
 8001f8a:	e000      	b.n	8001f8e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8001f8c:	bf00      	nop
  }

  return tmpreg;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop

08001f9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a2f      	ldr	r2, [pc, #188]	; (800206c <TIM_Base_SetConfig+0xd0>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d00b      	beq.n	8001fcc <TIM_Base_SetConfig+0x30>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fba:	d007      	beq.n	8001fcc <TIM_Base_SetConfig+0x30>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a2c      	ldr	r2, [pc, #176]	; (8002070 <TIM_Base_SetConfig+0xd4>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d003      	beq.n	8001fcc <TIM_Base_SetConfig+0x30>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a2b      	ldr	r2, [pc, #172]	; (8002074 <TIM_Base_SetConfig+0xd8>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d108      	bne.n	8001fde <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a22      	ldr	r2, [pc, #136]	; (800206c <TIM_Base_SetConfig+0xd0>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d00b      	beq.n	8001ffe <TIM_Base_SetConfig+0x62>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fec:	d007      	beq.n	8001ffe <TIM_Base_SetConfig+0x62>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a1f      	ldr	r2, [pc, #124]	; (8002070 <TIM_Base_SetConfig+0xd4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d003      	beq.n	8001ffe <TIM_Base_SetConfig+0x62>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a1e      	ldr	r2, [pc, #120]	; (8002074 <TIM_Base_SetConfig+0xd8>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d108      	bne.n	8002010 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002004:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	4313      	orrs	r3, r2
 800200e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	4313      	orrs	r3, r2
 800201c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a0d      	ldr	r2, [pc, #52]	; (800206c <TIM_Base_SetConfig+0xd0>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d103      	bne.n	8002044 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	691a      	ldr	r2, [r3, #16]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	d005      	beq.n	8002062 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	f023 0201 	bic.w	r2, r3, #1
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	611a      	str	r2, [r3, #16]
  }
}
 8002062:	bf00      	nop
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr
 800206c:	40012c00 	.word	0x40012c00
 8002070:	40000400 	.word	0x40000400
 8002074:	40000800 	.word	0x40000800

08002078 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002078:	b480      	push	{r7}
 800207a:	b087      	sub	sp, #28
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
 8002084:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6a1b      	ldr	r3, [r3, #32]
 8002090:	f023 0201 	bic.w	r2, r3, #1
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	4a1f      	ldr	r2, [pc, #124]	; (8002120 <TIM_TI1_SetConfig+0xa8>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d00b      	beq.n	80020be <TIM_TI1_SetConfig+0x46>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ac:	d007      	beq.n	80020be <TIM_TI1_SetConfig+0x46>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	4a1c      	ldr	r2, [pc, #112]	; (8002124 <TIM_TI1_SetConfig+0xac>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d003      	beq.n	80020be <TIM_TI1_SetConfig+0x46>
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	4a1b      	ldr	r2, [pc, #108]	; (8002128 <TIM_TI1_SetConfig+0xb0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d101      	bne.n	80020c2 <TIM_TI1_SetConfig+0x4a>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <TIM_TI1_SetConfig+0x4c>
 80020c2:	2300      	movs	r3, #0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d008      	beq.n	80020da <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	f023 0303 	bic.w	r3, r3, #3
 80020ce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	617b      	str	r3, [r7, #20]
 80020d8:	e003      	b.n	80020e2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	011b      	lsls	r3, r3, #4
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	f023 030a 	bic.w	r3, r3, #10
 80020fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	f003 030a 	and.w	r3, r3, #10
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	697a      	ldr	r2, [r7, #20]
 800210e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	621a      	str	r2, [r3, #32]
}
 8002116:	bf00      	nop
 8002118:	371c      	adds	r7, #28
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	40012c00 	.word	0x40012c00
 8002124:	40000400 	.word	0x40000400
 8002128:	40000800 	.word	0x40000800

0800212c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800212c:	b480      	push	{r7}
 800212e:	b087      	sub	sp, #28
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	f023 0201 	bic.w	r2, r3, #1
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002156:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f023 030a 	bic.w	r3, r3, #10
 8002168:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	4313      	orrs	r3, r2
 8002170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	697a      	ldr	r2, [r7, #20]
 800217c:	621a      	str	r2, [r3, #32]
}
 800217e:	bf00      	nop
 8002180:	371c      	adds	r7, #28
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr

08002188 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002188:	b480      	push	{r7}
 800218a:	b087      	sub	sp, #28
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
 8002194:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	f023 0210 	bic.w	r2, r3, #16
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4313      	orrs	r3, r2
 80021be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	031b      	lsls	r3, r3, #12
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80021da:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	011b      	lsls	r3, r3, #4
 80021e0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	621a      	str	r2, [r3, #32]
}
 80021f6:	bf00      	nop
 80021f8:	371c      	adds	r7, #28
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr

08002200 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002200:	b480      	push	{r7}
 8002202:	b087      	sub	sp, #28
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	f023 0210 	bic.w	r2, r3, #16
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800222a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	031b      	lsls	r3, r3, #12
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800223c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	4313      	orrs	r3, r2
 8002246:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	621a      	str	r2, [r3, #32]
}
 8002254:	bf00      	nop
 8002256:	371c      	adds	r7, #28
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr

0800225e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800225e:	b480      	push	{r7}
 8002260:	b087      	sub	sp, #28
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	607a      	str	r2, [r7, #4]
 800226a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	f023 0303 	bic.w	r3, r3, #3
 800228a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4313      	orrs	r3, r2
 8002292:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800229a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80022ae:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	021b      	lsls	r3, r3, #8
 80022b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022b8:	697a      	ldr	r2, [r7, #20]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	621a      	str	r2, [r3, #32]
}
 80022ca:	bf00      	nop
 80022cc:	371c      	adds	r7, #28
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr

080022d4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b087      	sub	sp, #28
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
 80022e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002300:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	4313      	orrs	r3, r2
 800230a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002312:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	031b      	lsls	r3, r3, #12
 8002318:	b29b      	uxth	r3, r3
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002326:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	031b      	lsls	r3, r3, #12
 800232c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	4313      	orrs	r3, r2
 8002334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	621a      	str	r2, [r3, #32]
}
 8002342:	bf00      	nop
 8002344:	371c      	adds	r7, #28
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr

0800234c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002362:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	4313      	orrs	r3, r2
 800236a:	f043 0307 	orr.w	r3, r3, #7
 800236e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	609a      	str	r2, [r3, #8]
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr

08002380 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002380:	b480      	push	{r7}
 8002382:	b087      	sub	sp, #28
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
 800238c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800239a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	021a      	lsls	r2, r3, #8
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	609a      	str	r2, [r3, #8]
}
 80023b4:	bf00      	nop
 80023b6:	371c      	adds	r7, #28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr

080023be <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80023be:	b480      	push	{r7}
 80023c0:	b087      	sub	sp, #28
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	60f8      	str	r0, [r7, #12]
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	f003 031f 	and.w	r3, r3, #31
 80023d0:	2201      	movs	r2, #1
 80023d2:	fa02 f303 	lsl.w	r3, r2, r3
 80023d6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6a1a      	ldr	r2, [r3, #32]
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	43db      	mvns	r3, r3
 80023e0:	401a      	ands	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6a1a      	ldr	r2, [r3, #32]
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	f003 031f 	and.w	r3, r3, #31
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	fa01 f303 	lsl.w	r3, r1, r3
 80023f6:	431a      	orrs	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	621a      	str	r2, [r3, #32]
}
 80023fc:	bf00      	nop
 80023fe:	371c      	adds	r7, #28
 8002400:	46bd      	mov	sp, r7
 8002402:	bc80      	pop	{r7}
 8002404:	4770      	bx	lr
	...

08002408 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002418:	2b01      	cmp	r3, #1
 800241a:	d101      	bne.n	8002420 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800241c:	2302      	movs	r3, #2
 800241e:	e046      	b.n	80024ae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2202      	movs	r2, #2
 800242c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002446:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	4313      	orrs	r3, r2
 8002450:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a16      	ldr	r2, [pc, #88]	; (80024b8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d00e      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800246c:	d009      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a12      	ldr	r2, [pc, #72]	; (80024bc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d004      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a10      	ldr	r2, [pc, #64]	; (80024c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d10c      	bne.n	800249c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002488:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	4313      	orrs	r3, r2
 8002492:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	68ba      	ldr	r2, [r7, #8]
 800249a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr
 80024b8:	40012c00 	.word	0x40012c00
 80024bc:	40000400 	.word	0x40000400
 80024c0:	40000800 	.word	0x40000800

080024c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e042      	b.n	800255c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fd fff0 	bl	80004d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2224      	movs	r2, #36	; 0x24
 80024f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002506:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 f971 	bl	80027f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	691a      	ldr	r2, [r3, #16]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800251c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	695a      	ldr	r2, [r3, #20]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800252c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800253c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2220      	movs	r2, #32
 8002548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2220      	movs	r2, #32
 8002550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b08a      	sub	sp, #40	; 0x28
 8002568:	af02      	add	r7, sp, #8
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	603b      	str	r3, [r7, #0]
 8002570:	4613      	mov	r3, r2
 8002572:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b20      	cmp	r3, #32
 8002582:	d175      	bne.n	8002670 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <HAL_UART_Transmit+0x2c>
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e06e      	b.n	8002672 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2221      	movs	r2, #33	; 0x21
 800259e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025a2:	f7fe f9af 	bl	8000904 <HAL_GetTick>
 80025a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	88fa      	ldrh	r2, [r7, #6]
 80025ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	88fa      	ldrh	r2, [r7, #6]
 80025b2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025bc:	d108      	bne.n	80025d0 <HAL_UART_Transmit+0x6c>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d104      	bne.n	80025d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	61bb      	str	r3, [r7, #24]
 80025ce:	e003      	b.n	80025d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80025d8:	e02e      	b.n	8002638 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2200      	movs	r2, #0
 80025e2:	2180      	movs	r1, #128	; 0x80
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f000 f848 	bl	800267a <UART_WaitOnFlagUntilTimeout>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2220      	movs	r2, #32
 80025f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e03a      	b.n	8002672 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d10b      	bne.n	800261a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	881b      	ldrh	r3, [r3, #0]
 8002606:	461a      	mov	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002610:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	3302      	adds	r3, #2
 8002616:	61bb      	str	r3, [r7, #24]
 8002618:	e007      	b.n	800262a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	781a      	ldrb	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	3301      	adds	r3, #1
 8002628:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800262e:	b29b      	uxth	r3, r3
 8002630:	3b01      	subs	r3, #1
 8002632:	b29a      	uxth	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800263c:	b29b      	uxth	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1cb      	bne.n	80025da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	2200      	movs	r2, #0
 800264a:	2140      	movs	r1, #64	; 0x40
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f000 f814 	bl	800267a <UART_WaitOnFlagUntilTimeout>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d005      	beq.n	8002664 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e006      	b.n	8002672 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2220      	movs	r2, #32
 8002668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800266c:	2300      	movs	r3, #0
 800266e:	e000      	b.n	8002672 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002670:	2302      	movs	r3, #2
  }
}
 8002672:	4618      	mov	r0, r3
 8002674:	3720      	adds	r7, #32
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b086      	sub	sp, #24
 800267e:	af00      	add	r7, sp, #0
 8002680:	60f8      	str	r0, [r7, #12]
 8002682:	60b9      	str	r1, [r7, #8]
 8002684:	603b      	str	r3, [r7, #0]
 8002686:	4613      	mov	r3, r2
 8002688:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800268a:	e03b      	b.n	8002704 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800268c:	6a3b      	ldr	r3, [r7, #32]
 800268e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002692:	d037      	beq.n	8002704 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002694:	f7fe f936 	bl	8000904 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	6a3a      	ldr	r2, [r7, #32]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d302      	bcc.n	80026aa <UART_WaitOnFlagUntilTimeout+0x30>
 80026a4:	6a3b      	ldr	r3, [r7, #32]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e03a      	b.n	8002724 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	f003 0304 	and.w	r3, r3, #4
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d023      	beq.n	8002704 <UART_WaitOnFlagUntilTimeout+0x8a>
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	2b80      	cmp	r3, #128	; 0x80
 80026c0:	d020      	beq.n	8002704 <UART_WaitOnFlagUntilTimeout+0x8a>
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	2b40      	cmp	r3, #64	; 0x40
 80026c6:	d01d      	beq.n	8002704 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0308 	and.w	r3, r3, #8
 80026d2:	2b08      	cmp	r3, #8
 80026d4:	d116      	bne.n	8002704 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80026d6:	2300      	movs	r3, #0
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f000 f81d 	bl	800272c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2208      	movs	r2, #8
 80026f6:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e00f      	b.n	8002724 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	4013      	ands	r3, r2
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	429a      	cmp	r2, r3
 8002712:	bf0c      	ite	eq
 8002714:	2301      	moveq	r3, #1
 8002716:	2300      	movne	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	461a      	mov	r2, r3
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	429a      	cmp	r2, r3
 8002720:	d0b4      	beq.n	800268c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800272c:	b480      	push	{r7}
 800272e:	b095      	sub	sp, #84	; 0x54
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	330c      	adds	r3, #12
 800273a:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800273c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800273e:	e853 3f00 	ldrex	r3, [r3]
 8002742:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002746:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800274a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	330c      	adds	r3, #12
 8002752:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002754:	643a      	str	r2, [r7, #64]	; 0x40
 8002756:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002758:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800275a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800275c:	e841 2300 	strex	r3, r2, [r1]
 8002760:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1e5      	bne.n	8002734 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	3314      	adds	r3, #20
 800276e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002770:	6a3b      	ldr	r3, [r7, #32]
 8002772:	e853 3f00 	ldrex	r3, [r3]
 8002776:	61fb      	str	r3, [r7, #28]
   return(result);
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f023 0301 	bic.w	r3, r3, #1
 800277e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	3314      	adds	r3, #20
 8002786:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002788:	62fa      	str	r2, [r7, #44]	; 0x2c
 800278a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800278c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800278e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002790:	e841 2300 	strex	r3, r2, [r1]
 8002794:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1e5      	bne.n	8002768 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d119      	bne.n	80027d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	330c      	adds	r3, #12
 80027aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	e853 3f00 	ldrex	r3, [r3]
 80027b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f023 0310 	bic.w	r3, r3, #16
 80027ba:	647b      	str	r3, [r7, #68]	; 0x44
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	330c      	adds	r3, #12
 80027c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80027c4:	61ba      	str	r2, [r7, #24]
 80027c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c8:	6979      	ldr	r1, [r7, #20]
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	e841 2300 	strex	r3, r2, [r1]
 80027d0:	613b      	str	r3, [r7, #16]
   return(result);
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1e5      	bne.n	80027a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2220      	movs	r2, #32
 80027dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80027e6:	bf00      	nop
 80027e8:	3754      	adds	r7, #84	; 0x54
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68da      	ldr	r2, [r3, #12]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	4313      	orrs	r3, r2
 800281e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800282a:	f023 030c 	bic.w	r3, r3, #12
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	68b9      	ldr	r1, [r7, #8]
 8002834:	430b      	orrs	r3, r1
 8002836:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699a      	ldr	r2, [r3, #24]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a2c      	ldr	r2, [pc, #176]	; (8002904 <UART_SetConfig+0x114>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d103      	bne.n	8002860 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002858:	f7fe fee4 	bl	8001624 <HAL_RCC_GetPCLK2Freq>
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	e002      	b.n	8002866 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002860:	f7fe fecc 	bl	80015fc <HAL_RCC_GetPCLK1Freq>
 8002864:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	009a      	lsls	r2, r3, #2
 8002870:	441a      	add	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	fbb2 f3f3 	udiv	r3, r2, r3
 800287c:	4a22      	ldr	r2, [pc, #136]	; (8002908 <UART_SetConfig+0x118>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	0119      	lsls	r1, r3, #4
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	009a      	lsls	r2, r3, #2
 8002890:	441a      	add	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	fbb2 f2f3 	udiv	r2, r2, r3
 800289c:	4b1a      	ldr	r3, [pc, #104]	; (8002908 <UART_SetConfig+0x118>)
 800289e:	fba3 0302 	umull	r0, r3, r3, r2
 80028a2:	095b      	lsrs	r3, r3, #5
 80028a4:	2064      	movs	r0, #100	; 0x64
 80028a6:	fb00 f303 	mul.w	r3, r0, r3
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	011b      	lsls	r3, r3, #4
 80028ae:	3332      	adds	r3, #50	; 0x32
 80028b0:	4a15      	ldr	r2, [pc, #84]	; (8002908 <UART_SetConfig+0x118>)
 80028b2:	fba2 2303 	umull	r2, r3, r2, r3
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028bc:	4419      	add	r1, r3
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	4613      	mov	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	4413      	add	r3, r2
 80028c6:	009a      	lsls	r2, r3, #2
 80028c8:	441a      	add	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80028d4:	4b0c      	ldr	r3, [pc, #48]	; (8002908 <UART_SetConfig+0x118>)
 80028d6:	fba3 0302 	umull	r0, r3, r3, r2
 80028da:	095b      	lsrs	r3, r3, #5
 80028dc:	2064      	movs	r0, #100	; 0x64
 80028de:	fb00 f303 	mul.w	r3, r0, r3
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	011b      	lsls	r3, r3, #4
 80028e6:	3332      	adds	r3, #50	; 0x32
 80028e8:	4a07      	ldr	r2, [pc, #28]	; (8002908 <UART_SetConfig+0x118>)
 80028ea:	fba2 2303 	umull	r2, r3, r2, r3
 80028ee:	095b      	lsrs	r3, r3, #5
 80028f0:	f003 020f 	and.w	r2, r3, #15
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	440a      	add	r2, r1
 80028fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80028fc:	bf00      	nop
 80028fe:	3710      	adds	r7, #16
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40013800 	.word	0x40013800
 8002908:	51eb851f 	.word	0x51eb851f

0800290c <__errno>:
 800290c:	4b01      	ldr	r3, [pc, #4]	; (8002914 <__errno+0x8>)
 800290e:	6818      	ldr	r0, [r3, #0]
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	20000010 	.word	0x20000010

08002918 <__libc_init_array>:
 8002918:	b570      	push	{r4, r5, r6, lr}
 800291a:	2600      	movs	r6, #0
 800291c:	4d0c      	ldr	r5, [pc, #48]	; (8002950 <__libc_init_array+0x38>)
 800291e:	4c0d      	ldr	r4, [pc, #52]	; (8002954 <__libc_init_array+0x3c>)
 8002920:	1b64      	subs	r4, r4, r5
 8002922:	10a4      	asrs	r4, r4, #2
 8002924:	42a6      	cmp	r6, r4
 8002926:	d109      	bne.n	800293c <__libc_init_array+0x24>
 8002928:	f000 fc70 	bl	800320c <_init>
 800292c:	2600      	movs	r6, #0
 800292e:	4d0a      	ldr	r5, [pc, #40]	; (8002958 <__libc_init_array+0x40>)
 8002930:	4c0a      	ldr	r4, [pc, #40]	; (800295c <__libc_init_array+0x44>)
 8002932:	1b64      	subs	r4, r4, r5
 8002934:	10a4      	asrs	r4, r4, #2
 8002936:	42a6      	cmp	r6, r4
 8002938:	d105      	bne.n	8002946 <__libc_init_array+0x2e>
 800293a:	bd70      	pop	{r4, r5, r6, pc}
 800293c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002940:	4798      	blx	r3
 8002942:	3601      	adds	r6, #1
 8002944:	e7ee      	b.n	8002924 <__libc_init_array+0xc>
 8002946:	f855 3b04 	ldr.w	r3, [r5], #4
 800294a:	4798      	blx	r3
 800294c:	3601      	adds	r6, #1
 800294e:	e7f2      	b.n	8002936 <__libc_init_array+0x1e>
 8002950:	0800328c 	.word	0x0800328c
 8002954:	0800328c 	.word	0x0800328c
 8002958:	0800328c 	.word	0x0800328c
 800295c:	08003290 	.word	0x08003290

08002960 <memset>:
 8002960:	4603      	mov	r3, r0
 8002962:	4402      	add	r2, r0
 8002964:	4293      	cmp	r3, r2
 8002966:	d100      	bne.n	800296a <memset+0xa>
 8002968:	4770      	bx	lr
 800296a:	f803 1b01 	strb.w	r1, [r3], #1
 800296e:	e7f9      	b.n	8002964 <memset+0x4>

08002970 <sniprintf>:
 8002970:	b40c      	push	{r2, r3}
 8002972:	b530      	push	{r4, r5, lr}
 8002974:	4b17      	ldr	r3, [pc, #92]	; (80029d4 <sniprintf+0x64>)
 8002976:	1e0c      	subs	r4, r1, #0
 8002978:	681d      	ldr	r5, [r3, #0]
 800297a:	b09d      	sub	sp, #116	; 0x74
 800297c:	da08      	bge.n	8002990 <sniprintf+0x20>
 800297e:	238b      	movs	r3, #139	; 0x8b
 8002980:	f04f 30ff 	mov.w	r0, #4294967295
 8002984:	602b      	str	r3, [r5, #0]
 8002986:	b01d      	add	sp, #116	; 0x74
 8002988:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800298c:	b002      	add	sp, #8
 800298e:	4770      	bx	lr
 8002990:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002994:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002998:	bf0c      	ite	eq
 800299a:	4623      	moveq	r3, r4
 800299c:	f104 33ff 	addne.w	r3, r4, #4294967295
 80029a0:	9304      	str	r3, [sp, #16]
 80029a2:	9307      	str	r3, [sp, #28]
 80029a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029a8:	9002      	str	r0, [sp, #8]
 80029aa:	9006      	str	r0, [sp, #24]
 80029ac:	f8ad 3016 	strh.w	r3, [sp, #22]
 80029b0:	4628      	mov	r0, r5
 80029b2:	ab21      	add	r3, sp, #132	; 0x84
 80029b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80029b6:	a902      	add	r1, sp, #8
 80029b8:	9301      	str	r3, [sp, #4]
 80029ba:	f000 f869 	bl	8002a90 <_svfiprintf_r>
 80029be:	1c43      	adds	r3, r0, #1
 80029c0:	bfbc      	itt	lt
 80029c2:	238b      	movlt	r3, #139	; 0x8b
 80029c4:	602b      	strlt	r3, [r5, #0]
 80029c6:	2c00      	cmp	r4, #0
 80029c8:	d0dd      	beq.n	8002986 <sniprintf+0x16>
 80029ca:	2200      	movs	r2, #0
 80029cc:	9b02      	ldr	r3, [sp, #8]
 80029ce:	701a      	strb	r2, [r3, #0]
 80029d0:	e7d9      	b.n	8002986 <sniprintf+0x16>
 80029d2:	bf00      	nop
 80029d4:	20000010 	.word	0x20000010

080029d8 <__ssputs_r>:
 80029d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029dc:	688e      	ldr	r6, [r1, #8]
 80029de:	4682      	mov	sl, r0
 80029e0:	429e      	cmp	r6, r3
 80029e2:	460c      	mov	r4, r1
 80029e4:	4690      	mov	r8, r2
 80029e6:	461f      	mov	r7, r3
 80029e8:	d838      	bhi.n	8002a5c <__ssputs_r+0x84>
 80029ea:	898a      	ldrh	r2, [r1, #12]
 80029ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80029f0:	d032      	beq.n	8002a58 <__ssputs_r+0x80>
 80029f2:	6825      	ldr	r5, [r4, #0]
 80029f4:	6909      	ldr	r1, [r1, #16]
 80029f6:	3301      	adds	r3, #1
 80029f8:	eba5 0901 	sub.w	r9, r5, r1
 80029fc:	6965      	ldr	r5, [r4, #20]
 80029fe:	444b      	add	r3, r9
 8002a00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002a08:	106d      	asrs	r5, r5, #1
 8002a0a:	429d      	cmp	r5, r3
 8002a0c:	bf38      	it	cc
 8002a0e:	461d      	movcc	r5, r3
 8002a10:	0553      	lsls	r3, r2, #21
 8002a12:	d531      	bpl.n	8002a78 <__ssputs_r+0xa0>
 8002a14:	4629      	mov	r1, r5
 8002a16:	f000 fb53 	bl	80030c0 <_malloc_r>
 8002a1a:	4606      	mov	r6, r0
 8002a1c:	b950      	cbnz	r0, 8002a34 <__ssputs_r+0x5c>
 8002a1e:	230c      	movs	r3, #12
 8002a20:	f04f 30ff 	mov.w	r0, #4294967295
 8002a24:	f8ca 3000 	str.w	r3, [sl]
 8002a28:	89a3      	ldrh	r3, [r4, #12]
 8002a2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a2e:	81a3      	strh	r3, [r4, #12]
 8002a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a34:	464a      	mov	r2, r9
 8002a36:	6921      	ldr	r1, [r4, #16]
 8002a38:	f000 face 	bl	8002fd8 <memcpy>
 8002a3c:	89a3      	ldrh	r3, [r4, #12]
 8002a3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a46:	81a3      	strh	r3, [r4, #12]
 8002a48:	6126      	str	r6, [r4, #16]
 8002a4a:	444e      	add	r6, r9
 8002a4c:	6026      	str	r6, [r4, #0]
 8002a4e:	463e      	mov	r6, r7
 8002a50:	6165      	str	r5, [r4, #20]
 8002a52:	eba5 0509 	sub.w	r5, r5, r9
 8002a56:	60a5      	str	r5, [r4, #8]
 8002a58:	42be      	cmp	r6, r7
 8002a5a:	d900      	bls.n	8002a5e <__ssputs_r+0x86>
 8002a5c:	463e      	mov	r6, r7
 8002a5e:	4632      	mov	r2, r6
 8002a60:	4641      	mov	r1, r8
 8002a62:	6820      	ldr	r0, [r4, #0]
 8002a64:	f000 fac6 	bl	8002ff4 <memmove>
 8002a68:	68a3      	ldr	r3, [r4, #8]
 8002a6a:	6822      	ldr	r2, [r4, #0]
 8002a6c:	1b9b      	subs	r3, r3, r6
 8002a6e:	4432      	add	r2, r6
 8002a70:	2000      	movs	r0, #0
 8002a72:	60a3      	str	r3, [r4, #8]
 8002a74:	6022      	str	r2, [r4, #0]
 8002a76:	e7db      	b.n	8002a30 <__ssputs_r+0x58>
 8002a78:	462a      	mov	r2, r5
 8002a7a:	f000 fb7b 	bl	8003174 <_realloc_r>
 8002a7e:	4606      	mov	r6, r0
 8002a80:	2800      	cmp	r0, #0
 8002a82:	d1e1      	bne.n	8002a48 <__ssputs_r+0x70>
 8002a84:	4650      	mov	r0, sl
 8002a86:	6921      	ldr	r1, [r4, #16]
 8002a88:	f000 face 	bl	8003028 <_free_r>
 8002a8c:	e7c7      	b.n	8002a1e <__ssputs_r+0x46>
	...

08002a90 <_svfiprintf_r>:
 8002a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a94:	4698      	mov	r8, r3
 8002a96:	898b      	ldrh	r3, [r1, #12]
 8002a98:	4607      	mov	r7, r0
 8002a9a:	061b      	lsls	r3, r3, #24
 8002a9c:	460d      	mov	r5, r1
 8002a9e:	4614      	mov	r4, r2
 8002aa0:	b09d      	sub	sp, #116	; 0x74
 8002aa2:	d50e      	bpl.n	8002ac2 <_svfiprintf_r+0x32>
 8002aa4:	690b      	ldr	r3, [r1, #16]
 8002aa6:	b963      	cbnz	r3, 8002ac2 <_svfiprintf_r+0x32>
 8002aa8:	2140      	movs	r1, #64	; 0x40
 8002aaa:	f000 fb09 	bl	80030c0 <_malloc_r>
 8002aae:	6028      	str	r0, [r5, #0]
 8002ab0:	6128      	str	r0, [r5, #16]
 8002ab2:	b920      	cbnz	r0, 8002abe <_svfiprintf_r+0x2e>
 8002ab4:	230c      	movs	r3, #12
 8002ab6:	603b      	str	r3, [r7, #0]
 8002ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8002abc:	e0d1      	b.n	8002c62 <_svfiprintf_r+0x1d2>
 8002abe:	2340      	movs	r3, #64	; 0x40
 8002ac0:	616b      	str	r3, [r5, #20]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	9309      	str	r3, [sp, #36]	; 0x24
 8002ac6:	2320      	movs	r3, #32
 8002ac8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002acc:	2330      	movs	r3, #48	; 0x30
 8002ace:	f04f 0901 	mov.w	r9, #1
 8002ad2:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ad6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002c7c <_svfiprintf_r+0x1ec>
 8002ada:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ade:	4623      	mov	r3, r4
 8002ae0:	469a      	mov	sl, r3
 8002ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ae6:	b10a      	cbz	r2, 8002aec <_svfiprintf_r+0x5c>
 8002ae8:	2a25      	cmp	r2, #37	; 0x25
 8002aea:	d1f9      	bne.n	8002ae0 <_svfiprintf_r+0x50>
 8002aec:	ebba 0b04 	subs.w	fp, sl, r4
 8002af0:	d00b      	beq.n	8002b0a <_svfiprintf_r+0x7a>
 8002af2:	465b      	mov	r3, fp
 8002af4:	4622      	mov	r2, r4
 8002af6:	4629      	mov	r1, r5
 8002af8:	4638      	mov	r0, r7
 8002afa:	f7ff ff6d 	bl	80029d8 <__ssputs_r>
 8002afe:	3001      	adds	r0, #1
 8002b00:	f000 80aa 	beq.w	8002c58 <_svfiprintf_r+0x1c8>
 8002b04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002b06:	445a      	add	r2, fp
 8002b08:	9209      	str	r2, [sp, #36]	; 0x24
 8002b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 80a2 	beq.w	8002c58 <_svfiprintf_r+0x1c8>
 8002b14:	2300      	movs	r3, #0
 8002b16:	f04f 32ff 	mov.w	r2, #4294967295
 8002b1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b1e:	f10a 0a01 	add.w	sl, sl, #1
 8002b22:	9304      	str	r3, [sp, #16]
 8002b24:	9307      	str	r3, [sp, #28]
 8002b26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b2a:	931a      	str	r3, [sp, #104]	; 0x68
 8002b2c:	4654      	mov	r4, sl
 8002b2e:	2205      	movs	r2, #5
 8002b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b34:	4851      	ldr	r0, [pc, #324]	; (8002c7c <_svfiprintf_r+0x1ec>)
 8002b36:	f000 fa41 	bl	8002fbc <memchr>
 8002b3a:	9a04      	ldr	r2, [sp, #16]
 8002b3c:	b9d8      	cbnz	r0, 8002b76 <_svfiprintf_r+0xe6>
 8002b3e:	06d0      	lsls	r0, r2, #27
 8002b40:	bf44      	itt	mi
 8002b42:	2320      	movmi	r3, #32
 8002b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b48:	0711      	lsls	r1, r2, #28
 8002b4a:	bf44      	itt	mi
 8002b4c:	232b      	movmi	r3, #43	; 0x2b
 8002b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b52:	f89a 3000 	ldrb.w	r3, [sl]
 8002b56:	2b2a      	cmp	r3, #42	; 0x2a
 8002b58:	d015      	beq.n	8002b86 <_svfiprintf_r+0xf6>
 8002b5a:	4654      	mov	r4, sl
 8002b5c:	2000      	movs	r0, #0
 8002b5e:	f04f 0c0a 	mov.w	ip, #10
 8002b62:	9a07      	ldr	r2, [sp, #28]
 8002b64:	4621      	mov	r1, r4
 8002b66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b6a:	3b30      	subs	r3, #48	; 0x30
 8002b6c:	2b09      	cmp	r3, #9
 8002b6e:	d94e      	bls.n	8002c0e <_svfiprintf_r+0x17e>
 8002b70:	b1b0      	cbz	r0, 8002ba0 <_svfiprintf_r+0x110>
 8002b72:	9207      	str	r2, [sp, #28]
 8002b74:	e014      	b.n	8002ba0 <_svfiprintf_r+0x110>
 8002b76:	eba0 0308 	sub.w	r3, r0, r8
 8002b7a:	fa09 f303 	lsl.w	r3, r9, r3
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	46a2      	mov	sl, r4
 8002b82:	9304      	str	r3, [sp, #16]
 8002b84:	e7d2      	b.n	8002b2c <_svfiprintf_r+0x9c>
 8002b86:	9b03      	ldr	r3, [sp, #12]
 8002b88:	1d19      	adds	r1, r3, #4
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	9103      	str	r1, [sp, #12]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	bfbb      	ittet	lt
 8002b92:	425b      	neglt	r3, r3
 8002b94:	f042 0202 	orrlt.w	r2, r2, #2
 8002b98:	9307      	strge	r3, [sp, #28]
 8002b9a:	9307      	strlt	r3, [sp, #28]
 8002b9c:	bfb8      	it	lt
 8002b9e:	9204      	strlt	r2, [sp, #16]
 8002ba0:	7823      	ldrb	r3, [r4, #0]
 8002ba2:	2b2e      	cmp	r3, #46	; 0x2e
 8002ba4:	d10c      	bne.n	8002bc0 <_svfiprintf_r+0x130>
 8002ba6:	7863      	ldrb	r3, [r4, #1]
 8002ba8:	2b2a      	cmp	r3, #42	; 0x2a
 8002baa:	d135      	bne.n	8002c18 <_svfiprintf_r+0x188>
 8002bac:	9b03      	ldr	r3, [sp, #12]
 8002bae:	3402      	adds	r4, #2
 8002bb0:	1d1a      	adds	r2, r3, #4
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	9203      	str	r2, [sp, #12]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	bfb8      	it	lt
 8002bba:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bbe:	9305      	str	r3, [sp, #20]
 8002bc0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002c8c <_svfiprintf_r+0x1fc>
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	4650      	mov	r0, sl
 8002bc8:	7821      	ldrb	r1, [r4, #0]
 8002bca:	f000 f9f7 	bl	8002fbc <memchr>
 8002bce:	b140      	cbz	r0, 8002be2 <_svfiprintf_r+0x152>
 8002bd0:	2340      	movs	r3, #64	; 0x40
 8002bd2:	eba0 000a 	sub.w	r0, r0, sl
 8002bd6:	fa03 f000 	lsl.w	r0, r3, r0
 8002bda:	9b04      	ldr	r3, [sp, #16]
 8002bdc:	3401      	adds	r4, #1
 8002bde:	4303      	orrs	r3, r0
 8002be0:	9304      	str	r3, [sp, #16]
 8002be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002be6:	2206      	movs	r2, #6
 8002be8:	4825      	ldr	r0, [pc, #148]	; (8002c80 <_svfiprintf_r+0x1f0>)
 8002bea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002bee:	f000 f9e5 	bl	8002fbc <memchr>
 8002bf2:	2800      	cmp	r0, #0
 8002bf4:	d038      	beq.n	8002c68 <_svfiprintf_r+0x1d8>
 8002bf6:	4b23      	ldr	r3, [pc, #140]	; (8002c84 <_svfiprintf_r+0x1f4>)
 8002bf8:	bb1b      	cbnz	r3, 8002c42 <_svfiprintf_r+0x1b2>
 8002bfa:	9b03      	ldr	r3, [sp, #12]
 8002bfc:	3307      	adds	r3, #7
 8002bfe:	f023 0307 	bic.w	r3, r3, #7
 8002c02:	3308      	adds	r3, #8
 8002c04:	9303      	str	r3, [sp, #12]
 8002c06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c08:	4433      	add	r3, r6
 8002c0a:	9309      	str	r3, [sp, #36]	; 0x24
 8002c0c:	e767      	b.n	8002ade <_svfiprintf_r+0x4e>
 8002c0e:	460c      	mov	r4, r1
 8002c10:	2001      	movs	r0, #1
 8002c12:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c16:	e7a5      	b.n	8002b64 <_svfiprintf_r+0xd4>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	f04f 0c0a 	mov.w	ip, #10
 8002c1e:	4619      	mov	r1, r3
 8002c20:	3401      	adds	r4, #1
 8002c22:	9305      	str	r3, [sp, #20]
 8002c24:	4620      	mov	r0, r4
 8002c26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c2a:	3a30      	subs	r2, #48	; 0x30
 8002c2c:	2a09      	cmp	r2, #9
 8002c2e:	d903      	bls.n	8002c38 <_svfiprintf_r+0x1a8>
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d0c5      	beq.n	8002bc0 <_svfiprintf_r+0x130>
 8002c34:	9105      	str	r1, [sp, #20]
 8002c36:	e7c3      	b.n	8002bc0 <_svfiprintf_r+0x130>
 8002c38:	4604      	mov	r4, r0
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c40:	e7f0      	b.n	8002c24 <_svfiprintf_r+0x194>
 8002c42:	ab03      	add	r3, sp, #12
 8002c44:	9300      	str	r3, [sp, #0]
 8002c46:	462a      	mov	r2, r5
 8002c48:	4638      	mov	r0, r7
 8002c4a:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <_svfiprintf_r+0x1f8>)
 8002c4c:	a904      	add	r1, sp, #16
 8002c4e:	f3af 8000 	nop.w
 8002c52:	1c42      	adds	r2, r0, #1
 8002c54:	4606      	mov	r6, r0
 8002c56:	d1d6      	bne.n	8002c06 <_svfiprintf_r+0x176>
 8002c58:	89ab      	ldrh	r3, [r5, #12]
 8002c5a:	065b      	lsls	r3, r3, #25
 8002c5c:	f53f af2c 	bmi.w	8002ab8 <_svfiprintf_r+0x28>
 8002c60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c62:	b01d      	add	sp, #116	; 0x74
 8002c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c68:	ab03      	add	r3, sp, #12
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	462a      	mov	r2, r5
 8002c6e:	4638      	mov	r0, r7
 8002c70:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <_svfiprintf_r+0x1f8>)
 8002c72:	a904      	add	r1, sp, #16
 8002c74:	f000 f87c 	bl	8002d70 <_printf_i>
 8002c78:	e7eb      	b.n	8002c52 <_svfiprintf_r+0x1c2>
 8002c7a:	bf00      	nop
 8002c7c:	08003256 	.word	0x08003256
 8002c80:	08003260 	.word	0x08003260
 8002c84:	00000000 	.word	0x00000000
 8002c88:	080029d9 	.word	0x080029d9
 8002c8c:	0800325c 	.word	0x0800325c

08002c90 <_printf_common>:
 8002c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c94:	4616      	mov	r6, r2
 8002c96:	4699      	mov	r9, r3
 8002c98:	688a      	ldr	r2, [r1, #8]
 8002c9a:	690b      	ldr	r3, [r1, #16]
 8002c9c:	4607      	mov	r7, r0
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	bfb8      	it	lt
 8002ca2:	4613      	movlt	r3, r2
 8002ca4:	6033      	str	r3, [r6, #0]
 8002ca6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002caa:	460c      	mov	r4, r1
 8002cac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002cb0:	b10a      	cbz	r2, 8002cb6 <_printf_common+0x26>
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	6033      	str	r3, [r6, #0]
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	0699      	lsls	r1, r3, #26
 8002cba:	bf42      	ittt	mi
 8002cbc:	6833      	ldrmi	r3, [r6, #0]
 8002cbe:	3302      	addmi	r3, #2
 8002cc0:	6033      	strmi	r3, [r6, #0]
 8002cc2:	6825      	ldr	r5, [r4, #0]
 8002cc4:	f015 0506 	ands.w	r5, r5, #6
 8002cc8:	d106      	bne.n	8002cd8 <_printf_common+0x48>
 8002cca:	f104 0a19 	add.w	sl, r4, #25
 8002cce:	68e3      	ldr	r3, [r4, #12]
 8002cd0:	6832      	ldr	r2, [r6, #0]
 8002cd2:	1a9b      	subs	r3, r3, r2
 8002cd4:	42ab      	cmp	r3, r5
 8002cd6:	dc28      	bgt.n	8002d2a <_printf_common+0x9a>
 8002cd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002cdc:	1e13      	subs	r3, r2, #0
 8002cde:	6822      	ldr	r2, [r4, #0]
 8002ce0:	bf18      	it	ne
 8002ce2:	2301      	movne	r3, #1
 8002ce4:	0692      	lsls	r2, r2, #26
 8002ce6:	d42d      	bmi.n	8002d44 <_printf_common+0xb4>
 8002ce8:	4649      	mov	r1, r9
 8002cea:	4638      	mov	r0, r7
 8002cec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002cf0:	47c0      	blx	r8
 8002cf2:	3001      	adds	r0, #1
 8002cf4:	d020      	beq.n	8002d38 <_printf_common+0xa8>
 8002cf6:	6823      	ldr	r3, [r4, #0]
 8002cf8:	68e5      	ldr	r5, [r4, #12]
 8002cfa:	f003 0306 	and.w	r3, r3, #6
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	bf18      	it	ne
 8002d02:	2500      	movne	r5, #0
 8002d04:	6832      	ldr	r2, [r6, #0]
 8002d06:	f04f 0600 	mov.w	r6, #0
 8002d0a:	68a3      	ldr	r3, [r4, #8]
 8002d0c:	bf08      	it	eq
 8002d0e:	1aad      	subeq	r5, r5, r2
 8002d10:	6922      	ldr	r2, [r4, #16]
 8002d12:	bf08      	it	eq
 8002d14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	bfc4      	itt	gt
 8002d1c:	1a9b      	subgt	r3, r3, r2
 8002d1e:	18ed      	addgt	r5, r5, r3
 8002d20:	341a      	adds	r4, #26
 8002d22:	42b5      	cmp	r5, r6
 8002d24:	d11a      	bne.n	8002d5c <_printf_common+0xcc>
 8002d26:	2000      	movs	r0, #0
 8002d28:	e008      	b.n	8002d3c <_printf_common+0xac>
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	4652      	mov	r2, sl
 8002d2e:	4649      	mov	r1, r9
 8002d30:	4638      	mov	r0, r7
 8002d32:	47c0      	blx	r8
 8002d34:	3001      	adds	r0, #1
 8002d36:	d103      	bne.n	8002d40 <_printf_common+0xb0>
 8002d38:	f04f 30ff 	mov.w	r0, #4294967295
 8002d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d40:	3501      	adds	r5, #1
 8002d42:	e7c4      	b.n	8002cce <_printf_common+0x3e>
 8002d44:	2030      	movs	r0, #48	; 0x30
 8002d46:	18e1      	adds	r1, r4, r3
 8002d48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d52:	4422      	add	r2, r4
 8002d54:	3302      	adds	r3, #2
 8002d56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d5a:	e7c5      	b.n	8002ce8 <_printf_common+0x58>
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	4622      	mov	r2, r4
 8002d60:	4649      	mov	r1, r9
 8002d62:	4638      	mov	r0, r7
 8002d64:	47c0      	blx	r8
 8002d66:	3001      	adds	r0, #1
 8002d68:	d0e6      	beq.n	8002d38 <_printf_common+0xa8>
 8002d6a:	3601      	adds	r6, #1
 8002d6c:	e7d9      	b.n	8002d22 <_printf_common+0x92>
	...

08002d70 <_printf_i>:
 8002d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d74:	460c      	mov	r4, r1
 8002d76:	7e27      	ldrb	r7, [r4, #24]
 8002d78:	4691      	mov	r9, r2
 8002d7a:	2f78      	cmp	r7, #120	; 0x78
 8002d7c:	4680      	mov	r8, r0
 8002d7e:	469a      	mov	sl, r3
 8002d80:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002d82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d86:	d807      	bhi.n	8002d98 <_printf_i+0x28>
 8002d88:	2f62      	cmp	r7, #98	; 0x62
 8002d8a:	d80a      	bhi.n	8002da2 <_printf_i+0x32>
 8002d8c:	2f00      	cmp	r7, #0
 8002d8e:	f000 80d9 	beq.w	8002f44 <_printf_i+0x1d4>
 8002d92:	2f58      	cmp	r7, #88	; 0x58
 8002d94:	f000 80a4 	beq.w	8002ee0 <_printf_i+0x170>
 8002d98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002d9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002da0:	e03a      	b.n	8002e18 <_printf_i+0xa8>
 8002da2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002da6:	2b15      	cmp	r3, #21
 8002da8:	d8f6      	bhi.n	8002d98 <_printf_i+0x28>
 8002daa:	a001      	add	r0, pc, #4	; (adr r0, 8002db0 <_printf_i+0x40>)
 8002dac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002db0:	08002e09 	.word	0x08002e09
 8002db4:	08002e1d 	.word	0x08002e1d
 8002db8:	08002d99 	.word	0x08002d99
 8002dbc:	08002d99 	.word	0x08002d99
 8002dc0:	08002d99 	.word	0x08002d99
 8002dc4:	08002d99 	.word	0x08002d99
 8002dc8:	08002e1d 	.word	0x08002e1d
 8002dcc:	08002d99 	.word	0x08002d99
 8002dd0:	08002d99 	.word	0x08002d99
 8002dd4:	08002d99 	.word	0x08002d99
 8002dd8:	08002d99 	.word	0x08002d99
 8002ddc:	08002f2b 	.word	0x08002f2b
 8002de0:	08002e4d 	.word	0x08002e4d
 8002de4:	08002f0d 	.word	0x08002f0d
 8002de8:	08002d99 	.word	0x08002d99
 8002dec:	08002d99 	.word	0x08002d99
 8002df0:	08002f4d 	.word	0x08002f4d
 8002df4:	08002d99 	.word	0x08002d99
 8002df8:	08002e4d 	.word	0x08002e4d
 8002dfc:	08002d99 	.word	0x08002d99
 8002e00:	08002d99 	.word	0x08002d99
 8002e04:	08002f15 	.word	0x08002f15
 8002e08:	680b      	ldr	r3, [r1, #0]
 8002e0a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002e0e:	1d1a      	adds	r2, r3, #4
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	600a      	str	r2, [r1, #0]
 8002e14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e0a4      	b.n	8002f66 <_printf_i+0x1f6>
 8002e1c:	6825      	ldr	r5, [r4, #0]
 8002e1e:	6808      	ldr	r0, [r1, #0]
 8002e20:	062e      	lsls	r6, r5, #24
 8002e22:	f100 0304 	add.w	r3, r0, #4
 8002e26:	d50a      	bpl.n	8002e3e <_printf_i+0xce>
 8002e28:	6805      	ldr	r5, [r0, #0]
 8002e2a:	600b      	str	r3, [r1, #0]
 8002e2c:	2d00      	cmp	r5, #0
 8002e2e:	da03      	bge.n	8002e38 <_printf_i+0xc8>
 8002e30:	232d      	movs	r3, #45	; 0x2d
 8002e32:	426d      	negs	r5, r5
 8002e34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e38:	230a      	movs	r3, #10
 8002e3a:	485e      	ldr	r0, [pc, #376]	; (8002fb4 <_printf_i+0x244>)
 8002e3c:	e019      	b.n	8002e72 <_printf_i+0x102>
 8002e3e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002e42:	6805      	ldr	r5, [r0, #0]
 8002e44:	600b      	str	r3, [r1, #0]
 8002e46:	bf18      	it	ne
 8002e48:	b22d      	sxthne	r5, r5
 8002e4a:	e7ef      	b.n	8002e2c <_printf_i+0xbc>
 8002e4c:	680b      	ldr	r3, [r1, #0]
 8002e4e:	6825      	ldr	r5, [r4, #0]
 8002e50:	1d18      	adds	r0, r3, #4
 8002e52:	6008      	str	r0, [r1, #0]
 8002e54:	0628      	lsls	r0, r5, #24
 8002e56:	d501      	bpl.n	8002e5c <_printf_i+0xec>
 8002e58:	681d      	ldr	r5, [r3, #0]
 8002e5a:	e002      	b.n	8002e62 <_printf_i+0xf2>
 8002e5c:	0669      	lsls	r1, r5, #25
 8002e5e:	d5fb      	bpl.n	8002e58 <_printf_i+0xe8>
 8002e60:	881d      	ldrh	r5, [r3, #0]
 8002e62:	2f6f      	cmp	r7, #111	; 0x6f
 8002e64:	bf0c      	ite	eq
 8002e66:	2308      	moveq	r3, #8
 8002e68:	230a      	movne	r3, #10
 8002e6a:	4852      	ldr	r0, [pc, #328]	; (8002fb4 <_printf_i+0x244>)
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e72:	6866      	ldr	r6, [r4, #4]
 8002e74:	2e00      	cmp	r6, #0
 8002e76:	bfa8      	it	ge
 8002e78:	6821      	ldrge	r1, [r4, #0]
 8002e7a:	60a6      	str	r6, [r4, #8]
 8002e7c:	bfa4      	itt	ge
 8002e7e:	f021 0104 	bicge.w	r1, r1, #4
 8002e82:	6021      	strge	r1, [r4, #0]
 8002e84:	b90d      	cbnz	r5, 8002e8a <_printf_i+0x11a>
 8002e86:	2e00      	cmp	r6, #0
 8002e88:	d04d      	beq.n	8002f26 <_printf_i+0x1b6>
 8002e8a:	4616      	mov	r6, r2
 8002e8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e90:	fb03 5711 	mls	r7, r3, r1, r5
 8002e94:	5dc7      	ldrb	r7, [r0, r7]
 8002e96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e9a:	462f      	mov	r7, r5
 8002e9c:	42bb      	cmp	r3, r7
 8002e9e:	460d      	mov	r5, r1
 8002ea0:	d9f4      	bls.n	8002e8c <_printf_i+0x11c>
 8002ea2:	2b08      	cmp	r3, #8
 8002ea4:	d10b      	bne.n	8002ebe <_printf_i+0x14e>
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	07df      	lsls	r7, r3, #31
 8002eaa:	d508      	bpl.n	8002ebe <_printf_i+0x14e>
 8002eac:	6923      	ldr	r3, [r4, #16]
 8002eae:	6861      	ldr	r1, [r4, #4]
 8002eb0:	4299      	cmp	r1, r3
 8002eb2:	bfde      	ittt	le
 8002eb4:	2330      	movle	r3, #48	; 0x30
 8002eb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002eba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002ebe:	1b92      	subs	r2, r2, r6
 8002ec0:	6122      	str	r2, [r4, #16]
 8002ec2:	464b      	mov	r3, r9
 8002ec4:	4621      	mov	r1, r4
 8002ec6:	4640      	mov	r0, r8
 8002ec8:	f8cd a000 	str.w	sl, [sp]
 8002ecc:	aa03      	add	r2, sp, #12
 8002ece:	f7ff fedf 	bl	8002c90 <_printf_common>
 8002ed2:	3001      	adds	r0, #1
 8002ed4:	d14c      	bne.n	8002f70 <_printf_i+0x200>
 8002ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8002eda:	b004      	add	sp, #16
 8002edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ee0:	4834      	ldr	r0, [pc, #208]	; (8002fb4 <_printf_i+0x244>)
 8002ee2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002ee6:	680e      	ldr	r6, [r1, #0]
 8002ee8:	6823      	ldr	r3, [r4, #0]
 8002eea:	f856 5b04 	ldr.w	r5, [r6], #4
 8002eee:	061f      	lsls	r7, r3, #24
 8002ef0:	600e      	str	r6, [r1, #0]
 8002ef2:	d514      	bpl.n	8002f1e <_printf_i+0x1ae>
 8002ef4:	07d9      	lsls	r1, r3, #31
 8002ef6:	bf44      	itt	mi
 8002ef8:	f043 0320 	orrmi.w	r3, r3, #32
 8002efc:	6023      	strmi	r3, [r4, #0]
 8002efe:	b91d      	cbnz	r5, 8002f08 <_printf_i+0x198>
 8002f00:	6823      	ldr	r3, [r4, #0]
 8002f02:	f023 0320 	bic.w	r3, r3, #32
 8002f06:	6023      	str	r3, [r4, #0]
 8002f08:	2310      	movs	r3, #16
 8002f0a:	e7af      	b.n	8002e6c <_printf_i+0xfc>
 8002f0c:	6823      	ldr	r3, [r4, #0]
 8002f0e:	f043 0320 	orr.w	r3, r3, #32
 8002f12:	6023      	str	r3, [r4, #0]
 8002f14:	2378      	movs	r3, #120	; 0x78
 8002f16:	4828      	ldr	r0, [pc, #160]	; (8002fb8 <_printf_i+0x248>)
 8002f18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002f1c:	e7e3      	b.n	8002ee6 <_printf_i+0x176>
 8002f1e:	065e      	lsls	r6, r3, #25
 8002f20:	bf48      	it	mi
 8002f22:	b2ad      	uxthmi	r5, r5
 8002f24:	e7e6      	b.n	8002ef4 <_printf_i+0x184>
 8002f26:	4616      	mov	r6, r2
 8002f28:	e7bb      	b.n	8002ea2 <_printf_i+0x132>
 8002f2a:	680b      	ldr	r3, [r1, #0]
 8002f2c:	6826      	ldr	r6, [r4, #0]
 8002f2e:	1d1d      	adds	r5, r3, #4
 8002f30:	6960      	ldr	r0, [r4, #20]
 8002f32:	600d      	str	r5, [r1, #0]
 8002f34:	0635      	lsls	r5, r6, #24
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	d501      	bpl.n	8002f3e <_printf_i+0x1ce>
 8002f3a:	6018      	str	r0, [r3, #0]
 8002f3c:	e002      	b.n	8002f44 <_printf_i+0x1d4>
 8002f3e:	0671      	lsls	r1, r6, #25
 8002f40:	d5fb      	bpl.n	8002f3a <_printf_i+0x1ca>
 8002f42:	8018      	strh	r0, [r3, #0]
 8002f44:	2300      	movs	r3, #0
 8002f46:	4616      	mov	r6, r2
 8002f48:	6123      	str	r3, [r4, #16]
 8002f4a:	e7ba      	b.n	8002ec2 <_printf_i+0x152>
 8002f4c:	680b      	ldr	r3, [r1, #0]
 8002f4e:	1d1a      	adds	r2, r3, #4
 8002f50:	600a      	str	r2, [r1, #0]
 8002f52:	681e      	ldr	r6, [r3, #0]
 8002f54:	2100      	movs	r1, #0
 8002f56:	4630      	mov	r0, r6
 8002f58:	6862      	ldr	r2, [r4, #4]
 8002f5a:	f000 f82f 	bl	8002fbc <memchr>
 8002f5e:	b108      	cbz	r0, 8002f64 <_printf_i+0x1f4>
 8002f60:	1b80      	subs	r0, r0, r6
 8002f62:	6060      	str	r0, [r4, #4]
 8002f64:	6863      	ldr	r3, [r4, #4]
 8002f66:	6123      	str	r3, [r4, #16]
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f6e:	e7a8      	b.n	8002ec2 <_printf_i+0x152>
 8002f70:	4632      	mov	r2, r6
 8002f72:	4649      	mov	r1, r9
 8002f74:	4640      	mov	r0, r8
 8002f76:	6923      	ldr	r3, [r4, #16]
 8002f78:	47d0      	blx	sl
 8002f7a:	3001      	adds	r0, #1
 8002f7c:	d0ab      	beq.n	8002ed6 <_printf_i+0x166>
 8002f7e:	6823      	ldr	r3, [r4, #0]
 8002f80:	079b      	lsls	r3, r3, #30
 8002f82:	d413      	bmi.n	8002fac <_printf_i+0x23c>
 8002f84:	68e0      	ldr	r0, [r4, #12]
 8002f86:	9b03      	ldr	r3, [sp, #12]
 8002f88:	4298      	cmp	r0, r3
 8002f8a:	bfb8      	it	lt
 8002f8c:	4618      	movlt	r0, r3
 8002f8e:	e7a4      	b.n	8002eda <_printf_i+0x16a>
 8002f90:	2301      	movs	r3, #1
 8002f92:	4632      	mov	r2, r6
 8002f94:	4649      	mov	r1, r9
 8002f96:	4640      	mov	r0, r8
 8002f98:	47d0      	blx	sl
 8002f9a:	3001      	adds	r0, #1
 8002f9c:	d09b      	beq.n	8002ed6 <_printf_i+0x166>
 8002f9e:	3501      	adds	r5, #1
 8002fa0:	68e3      	ldr	r3, [r4, #12]
 8002fa2:	9903      	ldr	r1, [sp, #12]
 8002fa4:	1a5b      	subs	r3, r3, r1
 8002fa6:	42ab      	cmp	r3, r5
 8002fa8:	dcf2      	bgt.n	8002f90 <_printf_i+0x220>
 8002faa:	e7eb      	b.n	8002f84 <_printf_i+0x214>
 8002fac:	2500      	movs	r5, #0
 8002fae:	f104 0619 	add.w	r6, r4, #25
 8002fb2:	e7f5      	b.n	8002fa0 <_printf_i+0x230>
 8002fb4:	08003267 	.word	0x08003267
 8002fb8:	08003278 	.word	0x08003278

08002fbc <memchr>:
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	b510      	push	{r4, lr}
 8002fc0:	b2c9      	uxtb	r1, r1
 8002fc2:	4402      	add	r2, r0
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	d101      	bne.n	8002fce <memchr+0x12>
 8002fca:	2000      	movs	r0, #0
 8002fcc:	e003      	b.n	8002fd6 <memchr+0x1a>
 8002fce:	7804      	ldrb	r4, [r0, #0]
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	428c      	cmp	r4, r1
 8002fd4:	d1f6      	bne.n	8002fc4 <memchr+0x8>
 8002fd6:	bd10      	pop	{r4, pc}

08002fd8 <memcpy>:
 8002fd8:	440a      	add	r2, r1
 8002fda:	4291      	cmp	r1, r2
 8002fdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002fe0:	d100      	bne.n	8002fe4 <memcpy+0xc>
 8002fe2:	4770      	bx	lr
 8002fe4:	b510      	push	{r4, lr}
 8002fe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002fea:	4291      	cmp	r1, r2
 8002fec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ff0:	d1f9      	bne.n	8002fe6 <memcpy+0xe>
 8002ff2:	bd10      	pop	{r4, pc}

08002ff4 <memmove>:
 8002ff4:	4288      	cmp	r0, r1
 8002ff6:	b510      	push	{r4, lr}
 8002ff8:	eb01 0402 	add.w	r4, r1, r2
 8002ffc:	d902      	bls.n	8003004 <memmove+0x10>
 8002ffe:	4284      	cmp	r4, r0
 8003000:	4623      	mov	r3, r4
 8003002:	d807      	bhi.n	8003014 <memmove+0x20>
 8003004:	1e43      	subs	r3, r0, #1
 8003006:	42a1      	cmp	r1, r4
 8003008:	d008      	beq.n	800301c <memmove+0x28>
 800300a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800300e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003012:	e7f8      	b.n	8003006 <memmove+0x12>
 8003014:	4601      	mov	r1, r0
 8003016:	4402      	add	r2, r0
 8003018:	428a      	cmp	r2, r1
 800301a:	d100      	bne.n	800301e <memmove+0x2a>
 800301c:	bd10      	pop	{r4, pc}
 800301e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003022:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003026:	e7f7      	b.n	8003018 <memmove+0x24>

08003028 <_free_r>:
 8003028:	b538      	push	{r3, r4, r5, lr}
 800302a:	4605      	mov	r5, r0
 800302c:	2900      	cmp	r1, #0
 800302e:	d043      	beq.n	80030b8 <_free_r+0x90>
 8003030:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003034:	1f0c      	subs	r4, r1, #4
 8003036:	2b00      	cmp	r3, #0
 8003038:	bfb8      	it	lt
 800303a:	18e4      	addlt	r4, r4, r3
 800303c:	f000 f8d0 	bl	80031e0 <__malloc_lock>
 8003040:	4a1e      	ldr	r2, [pc, #120]	; (80030bc <_free_r+0x94>)
 8003042:	6813      	ldr	r3, [r2, #0]
 8003044:	4610      	mov	r0, r2
 8003046:	b933      	cbnz	r3, 8003056 <_free_r+0x2e>
 8003048:	6063      	str	r3, [r4, #4]
 800304a:	6014      	str	r4, [r2, #0]
 800304c:	4628      	mov	r0, r5
 800304e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003052:	f000 b8cb 	b.w	80031ec <__malloc_unlock>
 8003056:	42a3      	cmp	r3, r4
 8003058:	d90a      	bls.n	8003070 <_free_r+0x48>
 800305a:	6821      	ldr	r1, [r4, #0]
 800305c:	1862      	adds	r2, r4, r1
 800305e:	4293      	cmp	r3, r2
 8003060:	bf01      	itttt	eq
 8003062:	681a      	ldreq	r2, [r3, #0]
 8003064:	685b      	ldreq	r3, [r3, #4]
 8003066:	1852      	addeq	r2, r2, r1
 8003068:	6022      	streq	r2, [r4, #0]
 800306a:	6063      	str	r3, [r4, #4]
 800306c:	6004      	str	r4, [r0, #0]
 800306e:	e7ed      	b.n	800304c <_free_r+0x24>
 8003070:	461a      	mov	r2, r3
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	b10b      	cbz	r3, 800307a <_free_r+0x52>
 8003076:	42a3      	cmp	r3, r4
 8003078:	d9fa      	bls.n	8003070 <_free_r+0x48>
 800307a:	6811      	ldr	r1, [r2, #0]
 800307c:	1850      	adds	r0, r2, r1
 800307e:	42a0      	cmp	r0, r4
 8003080:	d10b      	bne.n	800309a <_free_r+0x72>
 8003082:	6820      	ldr	r0, [r4, #0]
 8003084:	4401      	add	r1, r0
 8003086:	1850      	adds	r0, r2, r1
 8003088:	4283      	cmp	r3, r0
 800308a:	6011      	str	r1, [r2, #0]
 800308c:	d1de      	bne.n	800304c <_free_r+0x24>
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	4401      	add	r1, r0
 8003094:	6011      	str	r1, [r2, #0]
 8003096:	6053      	str	r3, [r2, #4]
 8003098:	e7d8      	b.n	800304c <_free_r+0x24>
 800309a:	d902      	bls.n	80030a2 <_free_r+0x7a>
 800309c:	230c      	movs	r3, #12
 800309e:	602b      	str	r3, [r5, #0]
 80030a0:	e7d4      	b.n	800304c <_free_r+0x24>
 80030a2:	6820      	ldr	r0, [r4, #0]
 80030a4:	1821      	adds	r1, r4, r0
 80030a6:	428b      	cmp	r3, r1
 80030a8:	bf01      	itttt	eq
 80030aa:	6819      	ldreq	r1, [r3, #0]
 80030ac:	685b      	ldreq	r3, [r3, #4]
 80030ae:	1809      	addeq	r1, r1, r0
 80030b0:	6021      	streq	r1, [r4, #0]
 80030b2:	6063      	str	r3, [r4, #4]
 80030b4:	6054      	str	r4, [r2, #4]
 80030b6:	e7c9      	b.n	800304c <_free_r+0x24>
 80030b8:	bd38      	pop	{r3, r4, r5, pc}
 80030ba:	bf00      	nop
 80030bc:	200000a0 	.word	0x200000a0

080030c0 <_malloc_r>:
 80030c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030c2:	1ccd      	adds	r5, r1, #3
 80030c4:	f025 0503 	bic.w	r5, r5, #3
 80030c8:	3508      	adds	r5, #8
 80030ca:	2d0c      	cmp	r5, #12
 80030cc:	bf38      	it	cc
 80030ce:	250c      	movcc	r5, #12
 80030d0:	2d00      	cmp	r5, #0
 80030d2:	4606      	mov	r6, r0
 80030d4:	db01      	blt.n	80030da <_malloc_r+0x1a>
 80030d6:	42a9      	cmp	r1, r5
 80030d8:	d903      	bls.n	80030e2 <_malloc_r+0x22>
 80030da:	230c      	movs	r3, #12
 80030dc:	6033      	str	r3, [r6, #0]
 80030de:	2000      	movs	r0, #0
 80030e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030e2:	f000 f87d 	bl	80031e0 <__malloc_lock>
 80030e6:	4921      	ldr	r1, [pc, #132]	; (800316c <_malloc_r+0xac>)
 80030e8:	680a      	ldr	r2, [r1, #0]
 80030ea:	4614      	mov	r4, r2
 80030ec:	b99c      	cbnz	r4, 8003116 <_malloc_r+0x56>
 80030ee:	4f20      	ldr	r7, [pc, #128]	; (8003170 <_malloc_r+0xb0>)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	b923      	cbnz	r3, 80030fe <_malloc_r+0x3e>
 80030f4:	4621      	mov	r1, r4
 80030f6:	4630      	mov	r0, r6
 80030f8:	f000 f862 	bl	80031c0 <_sbrk_r>
 80030fc:	6038      	str	r0, [r7, #0]
 80030fe:	4629      	mov	r1, r5
 8003100:	4630      	mov	r0, r6
 8003102:	f000 f85d 	bl	80031c0 <_sbrk_r>
 8003106:	1c43      	adds	r3, r0, #1
 8003108:	d123      	bne.n	8003152 <_malloc_r+0x92>
 800310a:	230c      	movs	r3, #12
 800310c:	4630      	mov	r0, r6
 800310e:	6033      	str	r3, [r6, #0]
 8003110:	f000 f86c 	bl	80031ec <__malloc_unlock>
 8003114:	e7e3      	b.n	80030de <_malloc_r+0x1e>
 8003116:	6823      	ldr	r3, [r4, #0]
 8003118:	1b5b      	subs	r3, r3, r5
 800311a:	d417      	bmi.n	800314c <_malloc_r+0x8c>
 800311c:	2b0b      	cmp	r3, #11
 800311e:	d903      	bls.n	8003128 <_malloc_r+0x68>
 8003120:	6023      	str	r3, [r4, #0]
 8003122:	441c      	add	r4, r3
 8003124:	6025      	str	r5, [r4, #0]
 8003126:	e004      	b.n	8003132 <_malloc_r+0x72>
 8003128:	6863      	ldr	r3, [r4, #4]
 800312a:	42a2      	cmp	r2, r4
 800312c:	bf0c      	ite	eq
 800312e:	600b      	streq	r3, [r1, #0]
 8003130:	6053      	strne	r3, [r2, #4]
 8003132:	4630      	mov	r0, r6
 8003134:	f000 f85a 	bl	80031ec <__malloc_unlock>
 8003138:	f104 000b 	add.w	r0, r4, #11
 800313c:	1d23      	adds	r3, r4, #4
 800313e:	f020 0007 	bic.w	r0, r0, #7
 8003142:	1ac2      	subs	r2, r0, r3
 8003144:	d0cc      	beq.n	80030e0 <_malloc_r+0x20>
 8003146:	1a1b      	subs	r3, r3, r0
 8003148:	50a3      	str	r3, [r4, r2]
 800314a:	e7c9      	b.n	80030e0 <_malloc_r+0x20>
 800314c:	4622      	mov	r2, r4
 800314e:	6864      	ldr	r4, [r4, #4]
 8003150:	e7cc      	b.n	80030ec <_malloc_r+0x2c>
 8003152:	1cc4      	adds	r4, r0, #3
 8003154:	f024 0403 	bic.w	r4, r4, #3
 8003158:	42a0      	cmp	r0, r4
 800315a:	d0e3      	beq.n	8003124 <_malloc_r+0x64>
 800315c:	1a21      	subs	r1, r4, r0
 800315e:	4630      	mov	r0, r6
 8003160:	f000 f82e 	bl	80031c0 <_sbrk_r>
 8003164:	3001      	adds	r0, #1
 8003166:	d1dd      	bne.n	8003124 <_malloc_r+0x64>
 8003168:	e7cf      	b.n	800310a <_malloc_r+0x4a>
 800316a:	bf00      	nop
 800316c:	200000a0 	.word	0x200000a0
 8003170:	200000a4 	.word	0x200000a4

08003174 <_realloc_r>:
 8003174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003176:	4607      	mov	r7, r0
 8003178:	4614      	mov	r4, r2
 800317a:	460e      	mov	r6, r1
 800317c:	b921      	cbnz	r1, 8003188 <_realloc_r+0x14>
 800317e:	4611      	mov	r1, r2
 8003180:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003184:	f7ff bf9c 	b.w	80030c0 <_malloc_r>
 8003188:	b922      	cbnz	r2, 8003194 <_realloc_r+0x20>
 800318a:	f7ff ff4d 	bl	8003028 <_free_r>
 800318e:	4625      	mov	r5, r4
 8003190:	4628      	mov	r0, r5
 8003192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003194:	f000 f830 	bl	80031f8 <_malloc_usable_size_r>
 8003198:	42a0      	cmp	r0, r4
 800319a:	d20f      	bcs.n	80031bc <_realloc_r+0x48>
 800319c:	4621      	mov	r1, r4
 800319e:	4638      	mov	r0, r7
 80031a0:	f7ff ff8e 	bl	80030c0 <_malloc_r>
 80031a4:	4605      	mov	r5, r0
 80031a6:	2800      	cmp	r0, #0
 80031a8:	d0f2      	beq.n	8003190 <_realloc_r+0x1c>
 80031aa:	4631      	mov	r1, r6
 80031ac:	4622      	mov	r2, r4
 80031ae:	f7ff ff13 	bl	8002fd8 <memcpy>
 80031b2:	4631      	mov	r1, r6
 80031b4:	4638      	mov	r0, r7
 80031b6:	f7ff ff37 	bl	8003028 <_free_r>
 80031ba:	e7e9      	b.n	8003190 <_realloc_r+0x1c>
 80031bc:	4635      	mov	r5, r6
 80031be:	e7e7      	b.n	8003190 <_realloc_r+0x1c>

080031c0 <_sbrk_r>:
 80031c0:	b538      	push	{r3, r4, r5, lr}
 80031c2:	2300      	movs	r3, #0
 80031c4:	4d05      	ldr	r5, [pc, #20]	; (80031dc <_sbrk_r+0x1c>)
 80031c6:	4604      	mov	r4, r0
 80031c8:	4608      	mov	r0, r1
 80031ca:	602b      	str	r3, [r5, #0]
 80031cc:	f7fd fae0 	bl	8000790 <_sbrk>
 80031d0:	1c43      	adds	r3, r0, #1
 80031d2:	d102      	bne.n	80031da <_sbrk_r+0x1a>
 80031d4:	682b      	ldr	r3, [r5, #0]
 80031d6:	b103      	cbz	r3, 80031da <_sbrk_r+0x1a>
 80031d8:	6023      	str	r3, [r4, #0]
 80031da:	bd38      	pop	{r3, r4, r5, pc}
 80031dc:	200002d0 	.word	0x200002d0

080031e0 <__malloc_lock>:
 80031e0:	4801      	ldr	r0, [pc, #4]	; (80031e8 <__malloc_lock+0x8>)
 80031e2:	f000 b811 	b.w	8003208 <__retarget_lock_acquire_recursive>
 80031e6:	bf00      	nop
 80031e8:	200002d8 	.word	0x200002d8

080031ec <__malloc_unlock>:
 80031ec:	4801      	ldr	r0, [pc, #4]	; (80031f4 <__malloc_unlock+0x8>)
 80031ee:	f000 b80c 	b.w	800320a <__retarget_lock_release_recursive>
 80031f2:	bf00      	nop
 80031f4:	200002d8 	.word	0x200002d8

080031f8 <_malloc_usable_size_r>:
 80031f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031fc:	1f18      	subs	r0, r3, #4
 80031fe:	2b00      	cmp	r3, #0
 8003200:	bfbc      	itt	lt
 8003202:	580b      	ldrlt	r3, [r1, r0]
 8003204:	18c0      	addlt	r0, r0, r3
 8003206:	4770      	bx	lr

08003208 <__retarget_lock_acquire_recursive>:
 8003208:	4770      	bx	lr

0800320a <__retarget_lock_release_recursive>:
 800320a:	4770      	bx	lr

0800320c <_init>:
 800320c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320e:	bf00      	nop
 8003210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003212:	bc08      	pop	{r3}
 8003214:	469e      	mov	lr, r3
 8003216:	4770      	bx	lr

08003218 <_fini>:
 8003218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800321a:	bf00      	nop
 800321c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800321e:	bc08      	pop	{r3}
 8003220:	469e      	mov	lr, r3
 8003222:	4770      	bx	lr
