23:08
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_decoder_7_seg_syn.prj" -log "ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec  6 23:09:13 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_decoder_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
Running: ch05_decoder_7_seg_Implmnt in foreground

Running ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: compile (Compile) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:09:13 2017

Running: compile_flow (Compile Process) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:09:13 2017

Running: compiler (Compile Input) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:09:13 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srs

compiler completed
# Wed Dec  6 23:09:14 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:09:14 2017

multi_srs_gen completed
# Wed Dec  6 23:09:15 2017

Return Code: 0
Run Time:00h:00m:01s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srs
Complete: Compile Process on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:09:15 2017

premap completed with warnings
# Wed Dec  6 23:09:15 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: map (Map) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:09:15 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:09:15 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec  6 23:09:16 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
Complete: Logic Synthesis on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec  6 23:09:13 2017

#Implementation: ch05_decoder_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v changed - recompiling
File /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v changed - recompiling
Selecting top level module seg_test
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Synthesizing module seg_test in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:09:13 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:09:13 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:09:13 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:09:15 2017

###########################################################]
Pre-mapping Report

# Wed Dec  6 23:09:15 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":12:14:12:21|Removing user instance decoder2 because it is equivalent to instance decoder. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist seg_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
seg_test|CLK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     7    
=========================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Found inferred clock seg_test|CLK which controls 7 sequential elements including decoder.SEG[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:09:15 2017

###########################################################]
Map & Optimize Report

# Wed Dec  6 23:09:15 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   7 /         7
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":2:9:2:11|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               7          decoder.SEG[6] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock seg_test|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec  6 23:09:16 2017
#


Top view:               seg_test
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
seg_test|CLK       1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for seg_test 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_DFF          7 uses
VCC             1 use
SB_LUT4         7 uses

I/O ports: 21
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (0%)
Total load per clock:
   seg_test|CLK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:09:16 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_decoder_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf...
Warning:SEG1[7] doesn't exist in the design netlist.ignoring the set_io_ff command on line 15 of file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf
Warning: pin SEG1[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf
Warning: pin SEG2[7] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf
parse file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seg_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2732: The net connected to SEG1_obuf_6:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[6]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_5:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[5]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_4:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[4]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_3:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[3]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_2:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[2]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_1:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[1]' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	8/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.3 (sec)

Final Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	8/3520
    PLBs                        :	3/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 275
running packerused logic cells: 8
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 275
used logic cells: 8
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design seg_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design seg_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           321752K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/timer/seg_test_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/timer/seg_test_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name seg_test


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 329
used logic cells: 8
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_decoder_7_seg_syn.prj" -log "ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec  6 23:13:11 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_decoder_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
Running: ch05_decoder_7_seg_Implmnt in foreground

Running ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: compile (Compile) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:13:11 2017

Running: compile_flow (Compile Process) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:13:11 2017

Running: compiler (Compile Input) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:13:11 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srs

compiler completed
# Wed Dec  6 23:13:12 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:13:12 2017

multi_srs_gen completed
# Wed Dec  6 23:13:12 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srs
Complete: Compile Process on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:13:12 2017

premap completed with warnings
# Wed Dec  6 23:13:12 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: map (Map) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:13:12 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:13:12 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec  6 23:13:13 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
Complete: Logic Synthesis on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec  6 23:13:11 2017

#Implementation: ch05_decoder_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module seg_test
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Synthesizing module seg_test in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:13:11 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:13:11 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:13:11 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:13:12 2017

###########################################################]
Pre-mapping Report

# Wed Dec  6 23:13:12 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":12:14:12:21|Removing user instance decoder2 because it is equivalent to instance decoder. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist seg_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
seg_test|CLK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     7    
=========================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Found inferred clock seg_test|CLK which controls 7 sequential elements including decoder.SEG[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:13:12 2017

###########################################################]
Map & Optimize Report

# Wed Dec  6 23:13:12 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   7 /         7
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":2:9:2:11|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               7          decoder.SEG[6] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock seg_test|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec  6 23:13:13 2017
#


Top view:               seg_test
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
seg_test|CLK       1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for seg_test 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_DFF          7 uses
VCC             1 use
SB_LUT4         7 uses

I/O ports: 21
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (0%)
Total load per clock:
   seg_test|CLK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:13:13 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_decoder_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seg_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2732: The net connected to SEG1_obuf_6:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[6]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_5:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[5]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_4:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[4]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_3:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[3]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_2:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[2]' pin is infeasible. Ignoring the constraint
W2732: The net connected to SEG1_obuf_1:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'SEG1[1]' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	8/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	8/3520
    PLBs                        :	2/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 303
used logic cells: 8
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 303
used logic cells: 8
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design seg_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design seg_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           321720K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/timer/seg_test_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/timer/seg_test_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_decoder_7_seg_syn.prj" -log "ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec  6 23:15:26 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_decoder_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
Running: ch05_decoder_7_seg_Implmnt in foreground

Running ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: compile (Compile) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:26 2017

Running: compile_flow (Compile Process) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:26 2017

Running: compiler (Compile Input) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:26 2017
compiler exited with errors
Job failed on: ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synlog/ch05_decoder_7_seg_compiler.srr"
# Wed Dec  6 23:15:26 2017

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
Complete: Compile on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
Complete: Logic Synthesis on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec  6 23:15:26 2017

#Implementation: ch05_decoder_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v" (library work)
@E: CG501 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":13:0:13:12|Expecting delimiter: , or ; or )
@E: CS187 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":16:0:16:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:15:26 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:15:26 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_decoder_7_seg_syn.prj" -log "ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec  6 23:15:36 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_decoder_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
Running: ch05_decoder_7_seg_Implmnt in foreground

Running ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: compile (Compile) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:36 2017

Running: compile_flow (Compile Process) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:36 2017

Running: compiler (Compile Input) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:36 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srs

compiler completed
# Wed Dec  6 23:15:38 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:38 2017

multi_srs_gen completed
# Wed Dec  6 23:15:38 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srs
Complete: Compile Process on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:38 2017

premap completed with warnings
# Wed Dec  6 23:15:38 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: map (Map) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:38 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:15:38 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec  6 23:15:39 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
Complete: Logic Synthesis on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec  6 23:15:36 2017

#Implementation: ch05_decoder_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v" (library work)
Verilog syntax check successful!
Selecting top level module seg_test
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Synthesizing module seg_test in library work.

@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":14:52:14:53|Port-width mismatch for port D. The port definition is 4 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:15:36 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:15:37 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:15:37 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:15:38 2017

###########################################################]
Pre-mapping Report

# Wed Dec  6 23:15:38 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist seg_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
seg_test|CLK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     14   
=========================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Found inferred clock seg_test|CLK which controls 14 sequential elements including decoder.SEG[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:15:38 2017

###########################################################]
Map & Optimize Report

# Wed Dec  6 23:15:38 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Sequential instance decoder2.SEG[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Sequential instance decoder2.SEG[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Sequential instance decoder2.SEG[5] is reduced to a combinational gate by constant propagation.
@W: BN132 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Removing instance decoder2.SEG[6] because it is equivalent to instance decoder2.SEG[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Removing instance decoder2.SEG[3] because it is equivalent to instance decoder2.SEG[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Removing instance decoder2.SEG[2] because it is equivalent to instance decoder2.SEG[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   8 /         8
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":2:9:2:11|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               8          decoder2.SEG[1]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock seg_test|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec  6 23:15:39 2017
#


Top view:               seg_test
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
seg_test|CLK       1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for seg_test 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          8 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 21
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (0%)
Total load per clock:
   seg_test|CLK: 1

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:15:39 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_decoder_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seg_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/3520
    PLBs                        :	2/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.3 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	9/3520
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 9
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design seg_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 14 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design seg_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           321768K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/timer/seg_test_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/timer/seg_test_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch05_decoder_7_seg_syn.prj" -log "ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    orinoco
Date:        Wed Dec  6 23:16:55 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch05_decoder_7_seg_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr"
Running: ch05_decoder_7_seg_Implmnt in foreground

Running ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: compile (Compile) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:16:55 2017

Running: compile_flow (Compile Process) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:16:55 2017

Running: compiler (Compile Input) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:16:55 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srs

compiler completed
# Wed Dec  6 23:16:56 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:16:56 2017

multi_srs_gen completed
# Wed Dec  6 23:16:56 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srs
Complete: Compile Process on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: premap (Pre-mapping) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:16:56 2017

premap completed with warnings
# Wed Dec  6 23:16:57 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

Running: map (Map) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:16:57 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
# Wed Dec  6 23:16:57 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srm

fpga_mapper completed with warnings
# Wed Dec  6 23:16:57 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt
Complete: Logic Synthesis on ch05_decoder_7_seg_syn|ch05_decoder_7_seg_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: orinoco

# Wed Dec  6 23:16:55 2017

#Implementation: ch05_decoder_7_seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module seg_test
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":1:7:1:19|Synthesizing module decoder_7_seg in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Synthesizing module seg_test in library work.

@W: CS263 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":14:52:14:53|Port-width mismatch for port D. The port definition is 4 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:16:55 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:16:55 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:16:55 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":1:7:1:14|Selected library: work cell: seg_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 23:16:56 2017

###########################################################]
Pre-mapping Report

# Wed Dec  6 23:16:56 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist seg_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
seg_test|CLK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     14   
=========================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Found inferred clock seg_test|CLK which controls 14 sequential elements including decoder.SEG[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:16:57 2017

###########################################################]
Map & Optimize Report

# Wed Dec  6 23:16:57 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|ROM SEG_2[6:0] (in view: work.decoder_7_seg_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Sequential instance decoder2.SEG[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Sequential instance decoder2.SEG[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Sequential instance decoder2.SEG[5] is reduced to a combinational gate by constant propagation.
@W: BN132 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Removing instance decoder2.SEG[6] because it is equivalent to instance decoder2.SEG[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Removing instance decoder2.SEG[3] because it is equivalent to instance decoder2.SEG[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v":7:0:7:5|Removing instance decoder2.SEG[2] because it is equivalent to instance decoder2.SEG[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   8 /         8
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v":2:9:2:11|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               8          decoder2.SEG[1]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/synwork/ch05_decoder_7_seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock seg_test|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec  6 23:16:57 2017
#


Top view:               seg_test
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
seg_test|CLK       1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for seg_test 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          8 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 21
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (0%)
Total load per clock:
   seg_test|CLK: 1

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec  6 23:16:57 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch05_decoder_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seg_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/3520
    PLBs                        :	2/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.3 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	9/3520
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 9
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design seg_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 14 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design seg_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           321768K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/timer/seg_test_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/netlister/seg_test_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/timer/seg_test_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name seg_test
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
/home/ed/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "ch05_decoder_7_seg_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec  6 23:30:11 2017


Command Line:  /home/ed/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f ch05_decoder_7_seg_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg (searchpath added)
Verilog design file = src/decoder_7_seg.v
Verilog design file = src/seg_test.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting seg_test as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file src/decoder_7_seg.v. VERI-1482
Analyzing Verilog file src/seg_test.v. VERI-1482
Analyzing Verilog file /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): seg_test
INFO - synthesis: src/seg_test.v(1): compiling module seg_test. VERI-1018
WARNING - synthesis: src/seg_test.v(11): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: src/decoder_7_seg.v(1): compiling module decoder_7_seg. VERI-1018
WARNING - synthesis: src/seg_test.v(14): actual bit length 1 differs from formal bit length 4 for port D. VERI-1330
Last elaborated design is seg_test()
Loading NGL library '/home/ed/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/ed/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = seg_test.



WARNING - synthesis: Bit 1 of Register \decoder2/SEG is stuck at Zero
WARNING - synthesis: Bit 2 of Register \decoder2/SEG is stuck at Zero
WARNING - synthesis: Bit 6 of Register \decoder2/SEG is stuck at One
Applying 1.000000 MHz constraint to all clocks

Writing scf file : ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf

Results of NGD DRC are available in seg_test_drc.log.

################### Begin Area Report (seg_test)######################
Number of register bits => 8 of 3520 (0 % )
SB_DFF => 7
SB_DFFESS => 1
SB_GB_IO => 1
SB_IO => 20
SB_LUT4 => 8
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 8
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : D_c_0, loads : 8
  Net : D_c_3, loads : 7
  Net : D_c_2, loads : 7
  Net : D_c_1, loads : 7
  Net : decoder2/SEG2_c_6, loads : 3
  Net : d2, loads : 1
  Net : decoder/n83, loads : 1
  Net : decoder/SEG_6_N_1_0, loads : 1
  Net : decoder/SEG_6_N_1_5, loads : 1
  Net : decoder/SEG_6_N_1_6, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 152.988  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.197  secs
--------------------------------------------------------------
Current Implementation ch05_decoder_7_seg_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf " "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/constraint/seg_test_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test...
Warning: The terminal connectivity SEG2_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG2_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG2_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG2_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG2_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG2_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG2_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG1_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG1_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG1_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG1_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG1_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG1_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEG1_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity D_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity D_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity D_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity D_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DIGIT_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DIGIT_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal decoder.SEG_i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seg_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2752: DFF decoder.SEG_i3 is using S/R signal. It cannot be packed into IO.
W2729: set_io_ff -out constraint specified on 'SEG1[2]' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/3520
    PLBs                        :	2/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.3 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	9/3520
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/placer/seg_test_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/packer/seg_test_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --outdir /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design seg_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 14 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design seg_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           321596K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/simulation_netlist/seg_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/netlist/oadb-seg_test" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/ch05_decoder_7_seg_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name seg_test
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
23:58
