# RISC-V Interpreter

The realization of RISC-V interpreter based on RV32I Based Instruction Set.

### Notes

Project contains realization of all RV32I instructions except for FENCE instruction.

## Installation

    git clone https://github.com/MuliaAndrew/Huawei-course
    cd ./Huawei-course
    make
    ./out [ELF_FILE]

At this moment there is no parsing of elf-file and the executed instructions are written to memory manually.

