{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544100585728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544100585735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 07:49:45 2018 " "Processing started: Thu Dec 06 07:49:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544100585735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100585735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off graphics -c graphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off graphics -c graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100585735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544100586570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544100586571 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "countdown.v(24) " "Verilog HDL Event Control warning at countdown.v(24): Event Control contains a complex event expression" {  } { { "countdown.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100599787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/countdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599791 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type processor.v(128) " "Verilog HDL Declaration warning at processor.v(128): \"type\" is SystemVerilog-2005 keyword" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 128 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100599794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G add32.v(3) " "Verilog HDL Declaration information at add32.v(3): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "add32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P add32.v(3) " "Verilog HDL Declaration information at add32.v(3): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "add32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZERO zero alu.v(8) " "Verilog HDL Declaration information at alu.v(8): object \"ZERO\" differs only in case from object \"zero\" in the same scope" {  } { { "alu.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/and32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth.v 1 1 " "Found 1 design units, including 1 entities, in source file booth.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "booth.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/booth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_ctrl " "Found entity 1: booth_ctrl" {  } { { "booth_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/booth_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "borders.v 1 1 " "Found 1 design units, including 1 entities, in source file borders.v" { { "Info" "ISGN_ENTITY_NAME" "1 borders " "Found entity 1: borders" {  } { { "borders.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/borders.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_ctrl " "Found entity 1: branch_ctrl" {  } { { "branch_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/branch_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_ctrl " "Found entity 1: bypass_ctrl" {  } { { "bypass_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/bypass_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "cla_8bit.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/cla_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_16.v 1 1 " "Found 1 design units, including 1 entities, in source file count_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_16 " "Found entity 1: count_16" {  } { { "count_16.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/count_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dffw dffW count_32.v(43) " "Verilog HDL Declaration information at count_32.v(43): object \"dffw\" differs only in case from object \"dffW\" in the same scope" {  } { { "count_32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/count_32.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_32.v 1 1 " "Found 1 design units, including 1 entities, in source file count_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_32 " "Found entity 1: count_32" {  } { { "count_32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/count_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599821 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type decode_inst_type.v(8) " "Verilog HDL Declaration warning at decode_inst_type.v(8): \"type\" is SystemVerilog-2005 keyword" {  } { { "decode_inst_type.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decode_inst_type.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100599823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_inst_type.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_inst_type.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_inst_type " "Found entity 1: decode_inst_type" {  } { { "decode_inst_type.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decode_inst_type.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx.v 1 1 " "Found 1 design units, including 1 entities, in source file dx.v" { { "Info" "ISGN_ENTITY_NAME" "1 DX " "Found entity 1: DX" {  } { { "DX.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599833 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type DX_control.v(4) " "Verilog HDL Declaration warning at DX_control.v(4): \"type\" is SystemVerilog-2005 keyword" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100599835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(32) " "Verilog HDL warning at DX_control.v(32): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(33) " "Verilog HDL warning at DX_control.v(33): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(34) " "Verilog HDL warning at DX_control.v(34): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(35) " "Verilog HDL warning at DX_control.v(35): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(37) " "Verilog HDL warning at DX_control.v(37): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(40) " "Verilog HDL warning at DX_control.v(40): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(42) " "Verilog HDL warning at DX_control.v(42): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(44) " "Verilog HDL warning at DX_control.v(44): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DX_control.v(46) " "Verilog HDL warning at DX_control.v(46): extended using \"x\" or \"z\"" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dx_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DX_control " "Found entity 1: DX_control" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fade_block.v 1 1 " "Found 1 design units, including 1 entities, in source file fade_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 fade_block " "Found entity 1: fade_block" {  } { { "fade_block.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/fade_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.v 1 1 " "Found 1 design units, including 1 entities, in source file fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "FD.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599840 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type FD_control.v(3) " "Verilog HDL Declaration warning at FD_control.v(3): \"type\" is SystemVerilog-2005 keyword" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100599842 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_control.v(24) " "Verilog HDL warning at FD_control.v(24): extended using \"x\" or \"z\"" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599842 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_control.v(25) " "Verilog HDL warning at FD_control.v(25): extended using \"x\" or \"z\"" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599843 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_control.v(26) " "Verilog HDL warning at FD_control.v(26): extended using \"x\" or \"z\"" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599843 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_control.v(27) " "Verilog HDL warning at FD_control.v(27): extended using \"x\" or \"z\"" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_control " "Found entity 1: FD_control" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hogwarts_logo.v 1 1 " "Found 1 design units, including 1 entities, in source file hogwarts_logo.v" { { "Info" "ISGN_ENTITY_NAME" "1 hogwarts_logo " "Found entity 1: hogwarts_logo" {  } { { "hogwarts_logo.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/hogwarts_logo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huff.v 1 1 " "Found 1 design units, including 1 entities, in source file huff.v" { { "Info" "ISGN_ENTITY_NAME" "1 huff " "Found entity 1: huff" {  } { { "huff.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/huff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZERO zero mini_ALU.v(7) " "Verilog HDL Declaration information at mini_ALU.v(7): object \"ZERO\" differs only in case from object \"zero\" in the same scope" {  } { { "mini_ALU.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini_ALU " "Found entity 1: mini_ALU" {  } { { "mini_ALU.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minidecode.v 1 1 " "Found 1 design units, including 1 entities, in source file minidecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 minidecode " "Found entity 1: minidecode" {  } { { "minidecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/minidecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MULT_out mult_out multdiv.v(5) " "Verilog HDL Declaration information at multdiv.v(5): object \"MULT_out\" differs only in case from object \"mult_out\" in the same scope" {  } { { "multdiv.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIV_out div_out multdiv.v(5) " "Verilog HDL Declaration information at multdiv.v(5): object \"DIV_out\" differs only in case from object \"div_out\" in the same scope" {  } { { "multdiv.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_ctrl " "Found entity 1: multdiv_ctrl" {  } { { "multdiv_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux31 " "Found entity 1: mux31" {  } { { "mux31.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw.v 1 1 " "Found 1 design units, including 1 entities, in source file mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 MW " "Found entity 1: MW" {  } { { "MW.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599864 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type MW_control.v(6) " "Verilog HDL Declaration warning at MW_control.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1544100599866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MW_control.v(27) " "Verilog HDL warning at MW_control.v(27): extended using \"x\" or \"z\"" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MW_control.v(28) " "Verilog HDL warning at MW_control.v(28): extended using \"x\" or \"z\"" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MW_control.v(29) " "Verilog HDL warning at MW_control.v(29): extended using \"x\" or \"z\"" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MW_control.v(30) " "Verilog HDL warning at MW_control.v(30): extended using \"x\" or \"z\"" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NOTnop notnop MW_control.v(15) " "Verilog HDL Declaration information at MW_control.v(15): object \"NOTnop\" differs only in case from object \"notnop\" in the same scope" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mw_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 MW_control " "Found entity 1: MW_control" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytri32.v 1 1 " "Found 1 design units, including 1 entities, in source file mytri32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mytri32 " "Found entity 1: mytri32" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file next_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc " "Found entity 1: next_pc" {  } { { "next_pc.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/next_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/not32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notzero.v 1 1 " "Found 1 design units, including 1 entities, in source file notzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 notZero " "Found entity 1: notZero" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file opdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecode " "Found entity 1: opdecode" {  } { { "opdecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opdecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandszero.v 1 1 " "Found 1 design units, including 1 entities, in source file operandszero.v" { { "Info" "ISGN_ENTITY_NAME" "1 operandsZero " "Found entity 1: operandsZero" {  } { { "operandsZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/operandsZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/or32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.v 1 1 " "Found 1 design units, including 1 entities, in source file register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register31.v 1 1 " "Found 1 design units, including 1 entities, in source file register31.v" { { "Info" "ISGN_ENTITY_NAME" "1 register31 " "Found entity 1: register31" {  } { { "register31.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.v 1 1 " "Found 1 design units, including 1 entities, in source file register32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_div.v 1 1 " "Found 1 design units, including 1 entities, in source file register64_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 register64_div " "Found entity 1: register64_div" {  } { { "register64_div.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register64_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file register64_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 register64_mult " "Found entity 1: register64_mult" {  } { { "register64_mult.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register64_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file scorecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreCalc " "Found entity 1: scoreCalc" {  } { { "scoreCalc.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoretodigits.v 1 1 " "Found 1 design units, including 1 entities, in source file scoretodigits.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreToDigits " "Found entity 1: scoreToDigits" {  } { { "scoreToDigits.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreToDigits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_32bit_leftby_1.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_32bit_leftby_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_32bit_leftby_1 " "Found entity 1: shift_32bit_leftby_1" {  } { { "shift_32bit_leftby_1.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/shift_32bit_leftby_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll32.v 1 1 " "Found 1 design units, including 1 entities, in source file sll32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll32 " "Found entity 1: sll32" {  } { { "sll32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sll32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra32.v 1 1 " "Found 1 design units, including 1 entities, in source file sra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra32 " "Found entity 1: sra32" {  } { { "sra32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sra32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file stall_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall_logic " "Found entity 1: stall_logic" {  } { { "stall_logic.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/stall_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum32.v 1 1 " "Found 1 design units, including 1 entities, in source file sum32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum32 " "Found entity 1: sum32" {  } { { "sum32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sum32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm.v 1 1 " "Found 1 design units, including 1 entities, in source file xm.v" { { "Info" "ISGN_ENTITY_NAME" "1 XM " "Found entity 1: XM" {  } { { "XM.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/XM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm_control.v 1 1 " "Found 1 design units, including 1 entities, in source file xm_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 XM_control " "Found entity 1: XM_control" {  } { { "XM_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/XM_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "xor32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/xor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorb.v 1 1 " "Found 1 design units, including 1 entities, in source file xorb.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorB " "Found entity 1: xorB" {  } { { "xorB.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/xorB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opening.v 1 1 " "Found 1 design units, including 1 entities, in source file opening.v" { { "Info" "ISGN_ENTITY_NAME" "1 opening " "Found entity 1: opening" {  } { { "opening.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opening.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599933 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(297) " "Verilog HDL warning at vga_controller.v(297): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599935 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(299) " "Verilog HDL warning at vga_controller.v(299): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 299 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599935 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(300) " "Verilog HDL warning at vga_controller.v(300): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599935 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(302) " "Verilog HDL warning at vga_controller.v(302): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 302 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599935 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(303) " "Verilog HDL warning at vga_controller.v(303): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 303 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(304) " "Verilog HDL warning at vga_controller.v(304): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(305) " "Verilog HDL warning at vga_controller.v(305): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(307) " "Verilog HDL warning at vga_controller.v(307): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 307 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(357) " "Verilog HDL warning at vga_controller.v(357): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 357 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(358) " "Verilog HDL warning at vga_controller.v(358): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 358 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(359) " "Verilog HDL warning at vga_controller.v(359): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(360) " "Verilog HDL warning at vga_controller.v(360): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 360 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(361) " "Verilog HDL warning at vga_controller.v(361): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 361 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(362) " "Verilog HDL warning at vga_controller.v(362): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 362 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(364) " "Verilog HDL warning at vga_controller.v(364): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 364 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(365) " "Verilog HDL warning at vga_controller.v(365): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 365 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(366) " "Verilog HDL warning at vga_controller.v(366): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 366 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(367) " "Verilog HDL warning at vga_controller.v(367): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 367 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(368) " "Verilog HDL warning at vga_controller.v(368): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 368 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(369) " "Verilog HDL warning at vga_controller.v(369): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 369 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(371) " "Verilog HDL warning at vga_controller.v(371): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 371 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(372) " "Verilog HDL warning at vga_controller.v(372): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(373) " "Verilog HDL warning at vga_controller.v(373): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 373 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(374) " "Verilog HDL warning at vga_controller.v(374): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 374 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(375) " "Verilog HDL warning at vga_controller.v(375): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 375 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(376) " "Verilog HDL warning at vga_controller.v(376): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 376 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(378) " "Verilog HDL warning at vga_controller.v(378): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(379) " "Verilog HDL warning at vga_controller.v(379): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 379 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(380) " "Verilog HDL warning at vga_controller.v(380): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 380 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(381) " "Verilog HDL warning at vga_controller.v(381): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 381 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(382) " "Verilog HDL warning at vga_controller.v(382): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 382 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(383) " "Verilog HDL warning at vga_controller.v(383): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 383 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(386) " "Verilog HDL warning at vga_controller.v(386): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(387) " "Verilog HDL warning at vga_controller.v(387): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 387 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(388) " "Verilog HDL warning at vga_controller.v(388): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(389) " "Verilog HDL warning at vga_controller.v(389): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 389 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(391) " "Verilog HDL warning at vga_controller.v(391): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(392) " "Verilog HDL warning at vga_controller.v(392): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 392 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(393) " "Verilog HDL warning at vga_controller.v(393): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 393 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(442) " "Verilog HDL warning at vga_controller.v(442): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 442 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(444) " "Verilog HDL warning at vga_controller.v(444): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 444 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(446) " "Verilog HDL warning at vga_controller.v(446): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 446 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(447) " "Verilog HDL warning at vga_controller.v(447): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 447 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(449) " "Verilog HDL warning at vga_controller.v(449): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 449 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(450) " "Verilog HDL warning at vga_controller.v(450): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(451) " "Verilog HDL warning at vga_controller.v(451): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 451 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(452) " "Verilog HDL warning at vga_controller.v(452): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 452 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(454) " "Verilog HDL warning at vga_controller.v(454): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 454 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(456) " "Verilog HDL warning at vga_controller.v(456): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 456 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(459) " "Verilog HDL warning at vga_controller.v(459): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 459 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(461) " "Verilog HDL warning at vga_controller.v(461): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 461 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(464) " "Verilog HDL warning at vga_controller.v(464): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 464 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 graphics.v(28) " "Verilog HDL Declaration information at graphics.v(28): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 graphics.v(27) " "Verilog HDL Declaration information at graphics.v(27): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544100599959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599961 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cursor.v " "Can't analyze file -- file cursor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544100599967 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "two_by_two.v " "Can't analyze file -- file two_by_two.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544100599972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(223) " "Verilog HDL warning at four_by_four.v(223): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 223 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(224) " "Verilog HDL warning at four_by_four.v(224): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(225) " "Verilog HDL warning at four_by_four.v(225): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(226) " "Verilog HDL warning at four_by_four.v(226): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 226 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(228) " "Verilog HDL warning at four_by_four.v(228): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(229) " "Verilog HDL warning at four_by_four.v(229): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(230) " "Verilog HDL warning at four_by_four.v(230): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 230 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(231) " "Verilog HDL warning at four_by_four.v(231): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(233) " "Verilog HDL warning at four_by_four.v(233): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(235) " "Verilog HDL warning at four_by_four.v(235): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_by_four.v 1 1 " "Found 1 design units, including 1 entities, in source file four_by_four.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_by_four " "Found entity 1: four_by_four" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/four_by_four.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sparkle.v(26) " "Verilog HDL information at sparkle.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544100599977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sparkle.v 1 1 " "Found 1 design units, including 1 entities, in source file sparkle.v" { { "Info" "ISGN_ENTITY_NAME" "1 sparkle " "Found entity 1: sparkle" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crests.v 1 1 " "Found 1 design units, including 1 entities, in source file crests.v" { { "Info" "ISGN_ENTITY_NAME" "1 crests " "Found entity 1: crests" {  } { { "crests.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crests.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599980 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(29) " "Verilog HDL warning at crest.v(29): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(30) " "Verilog HDL warning at crest.v(30): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(33) " "Verilog HDL warning at crest.v(33): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(34) " "Verilog HDL warning at crest.v(34): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(37) " "Verilog HDL warning at crest.v(37): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(38) " "Verilog HDL warning at crest.v(38): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(41) " "Verilog HDL warning at crest.v(41): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(42) " "Verilog HDL warning at crest.v(42): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(45) " "Verilog HDL warning at crest.v(45): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(49) " "Verilog HDL warning at crest.v(49): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(50) " "Verilog HDL warning at crest.v(50): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(53) " "Verilog HDL warning at crest.v(53): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(54) " "Verilog HDL warning at crest.v(54): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(57) " "Verilog HDL warning at crest.v(57): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(58) " "Verilog HDL warning at crest.v(58): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(61) " "Verilog HDL warning at crest.v(61): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(62) " "Verilog HDL warning at crest.v(62): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(65) " "Verilog HDL warning at crest.v(65): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(69) " "Verilog HDL warning at crest.v(69): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(70) " "Verilog HDL warning at crest.v(70): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(73) " "Verilog HDL warning at crest.v(73): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(74) " "Verilog HDL warning at crest.v(74): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(77) " "Verilog HDL warning at crest.v(77): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(78) " "Verilog HDL warning at crest.v(78): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(81) " "Verilog HDL warning at crest.v(81): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(82) " "Verilog HDL warning at crest.v(82): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crest.v 1 1 " "Found 1 design units, including 1 entities, in source file crest.v" { { "Info" "ISGN_ENTITY_NAME" "1 crest " "Found entity 1: crest" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/crest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbers.v 1 1 " "Found 1 design units, including 1 entities, in source file numbers.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers " "Found entity 1: numbers" {  } { { "numbers.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/numbers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(19) " "Verilog HDL warning at number.v(19): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(20) " "Verilog HDL warning at number.v(20): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(21) " "Verilog HDL warning at number.v(21): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(22) " "Verilog HDL warning at number.v(22): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(23) " "Verilog HDL warning at number.v(23): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(24) " "Verilog HDL warning at number.v(24): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file get_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_ready " "Found entity 1: get_ready" {  } { { "get_ready.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/get_ready.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_is_up.v 1 1 " "Found 1 design units, including 1 entities, in source file time_is_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_is_up " "Found entity 1: time_is_up" {  } { { "time_is_up.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_is_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter.v 1 1 " "Found 1 design units, including 1 entities, in source file letter.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter " "Found entity 1: letter" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599994 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(13) " "Verilog HDL warning at house_cup.v(13): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599996 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(14) " "Verilog HDL warning at house_cup.v(14): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599996 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(15) " "Verilog HDL warning at house_cup.v(15): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599996 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(16) " "Verilog HDL warning at house_cup.v(16): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(17) " "Verilog HDL warning at house_cup.v(17): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100599997 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "house_cup.v(39) " "Verilog HDL syntax warning at house_cup.v(39): extra block comment delimiter characters /* within block comment" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 39 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1544100599997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "house_cup.v 1 1 " "Found 1 design units, including 1 entities, in source file house_cup.v" { { "Info" "ISGN_ENTITY_NAME" "1 house_cup " "Found entity 1: house_cup" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/house_cup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letters.v 1 1 " "Found 1 design units, including 1 entities, in source file letters.v" { { "Info" "ISGN_ENTITY_NAME" "1 letters " "Found entity 1: letters" {  } { { "letters.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/letters.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100599999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100599999 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(28) " "Verilog HDL warning at leaderboard.v(28): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100600002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(29) " "Verilog HDL warning at leaderboard.v(29): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100600002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(30) " "Verilog HDL warning at leaderboard.v(30): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100600002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(31) " "Verilog HDL warning at leaderboard.v(31): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100600002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaderboard.v 1 1 " "Found 1 design units, including 1 entities, in source file leaderboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 leaderboard " "Found entity 1: leaderboard" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/leaderboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "border.v 1 1 " "Found 1 design units, including 1 entities, in source file border.v" { { "Info" "ISGN_ENTITY_NAME" "1 border " "Found entity 1: border" {  } { { "border.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/border.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600005 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "screenTimer.v(65) " "Verilog HDL error at screenTimer.v(65): constant value overflow" {  } { { "screenTimer.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/screenTimer.v" 65 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1544100600008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screentimer.v 1 1 " "Found 1 design units, including 1 entities, in source file screentimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenTimer " "Found entity 1: screenTimer" {  } { { "screenTimer.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/screenTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sparkles.v 1 1 " "Found 1 design units, including 1 entities, in source file sparkles.v" { { "Info" "ISGN_ENTITY_NAME" "1 sparkles " "Found entity 1: sparkles" {  } { { "sparkles.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/sparkles.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600012 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(21) " "Verilog HDL warning at snitch.v(21): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100600015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(22) " "Verilog HDL warning at snitch.v(22): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100600015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(23) " "Verilog HDL warning at snitch.v(23): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544100600015 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "snitch.v(33) " "Verilog HDL Event Control warning at snitch.v(33): Event Control contains a complex event expression" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 33 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100600015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(191) " "Verilog HDL Expression warning at snitch.v(191): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544100600015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(199) " "Verilog HDL Expression warning at snitch.v(199): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544100600016 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(207) " "Verilog HDL Expression warning at snitch.v(207): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 207 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544100600016 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(215) " "Verilog HDL Expression warning at snitch.v(215): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544100600016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snitch.v 1 1 " "Found 1 design units, including 1 entities, in source file snitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 snitch " "Found entity 1: snitch" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snitched.v 1 1 " "Found 1 design units, including 1 entities, in source file snitched.v" { { "Info" "ISGN_ENTITY_NAME" "1 snitched " "Found entity 1: snitched" {  } { { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/snitched.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_trace.v 1 1 " "Found 1 design units, including 1 entities, in source file display_trace.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_trace " "Found entity 1: display_trace" {  } { { "display_trace.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/display_trace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600022 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "broom.v(25) " "Verilog HDL Event Control warning at broom.v(25): Event Control contains a complex event expression" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 25 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100600025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "broom.v 1 1 " "Found 1 design units, including 1 entities, in source file broom.v" { { "Info" "ISGN_ENTITY_NAME" "1 broom " "Found entity 1: broom" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "broomstick.v 1 1 " "Found 1 design units, including 1 entities, in source file broomstick.v" { { "Info" "ISGN_ENTITY_NAME" "1 broomstick " "Found entity 1: broomstick" {  } { { "broomstick.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/broomstick.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600030 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "time_turner.v(24) " "Verilog HDL Event Control warning at time_turner.v(24): Event Control contains a complex event expression" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100600033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_turner.v 1 1 " "Found 1 design units, including 1 entities, in source file time_turner.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_turner " "Found entity 1: time_turner" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_turn.v 1 1 " "Found 1 design units, including 1 entities, in source file time_turn.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_turn " "Found entity 1: time_turn" {  } { { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/time_turn.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600036 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lightning.v(24) " "Verilog HDL Event Control warning at lightning.v(24): Event Control contains a complex event expression" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100600039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightning.v 1 1 " "Found 1 design units, including 1 entities, in source file lightning.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightning " "Found entity 1: lightning" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightnin.v 1 1 " "Found 1 design units, including 1 entities, in source file lightnin.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightnin " "Found entity 1: lightnin" {  } { { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/lightnin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600043 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/countdown.v " "Can't analyze file -- file output_files/countdown.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544100600048 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "trace_change.v(22) " "Verilog HDL Event Control warning at trace_change.v(22): Event Control contains a complex event expression" {  } { { "trace_change.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/trace_change.v" 22 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1544100600050 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trace_change.v(22) " "Verilog HDL information at trace_change.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "trace_change.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/trace_change.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544100600050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trace_change.v 1 1 " "Found 1 design units, including 1 entities, in source file trace_change.v" { { "Info" "ISGN_ENTITY_NAME" "1 trace_change " "Found entity 1: trace_change" {  } { { "trace_change.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/trace_change.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wand_animation.v 1 1 " "Found 1 design units, including 1 entities, in source file wand_animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 wand_animation " "Found entity 1: wand_animation" {  } { { "wand_animation.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/wand_animation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wands.v 1 1 " "Found 1 design units, including 1 entities, in source file wands.v" { { "Info" "ISGN_ENTITY_NAME" "1 wands " "Found entity 1: wands" {  } { { "wands.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/wands.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isNotEqual mini_ALU.v(44) " "Verilog HDL Implicit Net warning at mini_ALU.v(44): created implicit net for \"isNotEqual\"" {  } { { "mini_ALU.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_alu mult.v(38) " "Verilog HDL Implicit Net warning at mult.v(38): created implicit net for \"overflow_alu\"" {  } { { "mult.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_not_zero operandsZero.v(10) " "Verilog HDL Implicit Net warning at operandsZero.v(10): created implicit net for \"a_not_zero\"" {  } { { "operandsZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/operandsZero.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_not_zero operandsZero.v(11) " "Verilog HDL Implicit Net warning at operandsZero.v(11): created implicit net for \"b_not_zero\"" {  } { { "operandsZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/operandsZero.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result6 scoreToDigits.v(23) " "Verilog HDL Implicit Net warning at scoreToDigits.v(23): created implicit net for \"result6\"" {  } { { "scoreToDigits.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/scoreToDigits.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock graphics.v(40) " "Verilog HDL Implicit Net warning at graphics.v(40): created implicit net for \"inclock\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inTrace graphics.v(65) " "Verilog HDL Implicit Net warning at graphics.v(65): created implicit net for \"inTrace\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leds graphics.v(73) " "Verilog HDL Implicit Net warning at graphics.v(73): created implicit net for \"leds\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST graphics.v(77) " "Verilog HDL Implicit Net warning at graphics.v(77): created implicit net for \"DLY_RST\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK graphics.v(78) " "Verilog HDL Implicit Net warning at graphics.v(78): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK graphics.v(78) " "Verilog HDL Implicit Net warning at graphics.v(78): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/graphics.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trace_color_box display_trace.v(117) " "Verilog HDL Implicit Net warning at display_trace.v(117): created implicit net for \"trace_color_box\"" {  } { { "display_trace.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/display_trace.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544100600535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_outputs/scoring2.mif " "Parameter \"init_file\" = \"./mif_outputs/scoring2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600610 ""}  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100600610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lib1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lib1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lib1 " "Found entity 1: altsyncram_lib1" {  } { { "db/altsyncram_lib1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_lib1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lib1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated " "Elaborating entity \"altsyncram_lib1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_lib1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Users/Natalia/Documents/GitHub/pc4-nutellia/dmem.mif " "Parameter \"init_file\" = \"../../Users/Natalia/Documents/GitHub/pc4-nutellia/dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100600721 ""}  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544100600721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akm1 " "Found entity 1: altsyncram_akm1" {  } { { "db/altsyncram_akm1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/db/altsyncram_akm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544100600773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100600773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akm1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated " "Elaborating entity \"altsyncram_akm1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_akm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile:my_regfile\|decoder:decode_readA " "Elaborating entity \"decoder\" for hierarchy \"regfile:my_regfile\|decoder:decode_readA\"" {  } { { "regfile.v" "decode_readA" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/regfile.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:my_regfile\|register:reg0 " "Elaborating entity \"register\" for hierarchy \"regfile:my_regfile\|register:reg0\"" {  } { { "regfile.v" "reg0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/regfile.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref regfile:my_regfile\|register:reg0\|dffe_ref:dff_loop\[0\].dffe1 " "Elaborating entity \"dffe_ref\" for hierarchy \"regfile:my_regfile\|register:reg0\|dffe_ref:dff_loop\[0\].dffe1\"" {  } { { "register.v" "dff_loop\[0\].dffe1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mytri32 regfile:my_regfile\|mytri32:my_triA0 " "Elaborating entity \"mytri32\" for hierarchy \"regfile:my_regfile\|mytri32:my_triA0\"" {  } { { "regfile.v" "my_triA0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/regfile.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100600801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/skeleton.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_pc processor:my_processor\|next_pc:npc " "Elaborating entity \"next_pc\" for hierarchy \"processor:my_processor\|next_pc:npc\"" {  } { { "processor.v" "npc" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mini_ALU processor:my_processor\|next_pc:npc\|mini_ALU:add1 " "Elaborating entity \"mini_ALU\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\"" {  } { { "next_pc.v" "add1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/next_pc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operandsZero processor:my_processor\|next_pc:npc\|mini_ALU:add1\|operandsZero:zero " "Elaborating entity \"operandsZero\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|operandsZero:zero\"" {  } { { "mini_ALU.v" "zero" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notZero processor:my_processor\|next_pc:npc\|mini_ALU:add1\|operandsZero:zero\|notZero:a0 " "Elaborating entity \"notZero\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|operandsZero:zero\|notZero:a0\"" {  } { { "operandsZero.v" "a0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/operandsZero.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minidecode processor:my_processor\|next_pc:npc\|mini_ALU:add1\|minidecode:op " "Elaborating entity \"minidecode\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|minidecode:op\"" {  } { { "mini_ALU.v" "op" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 processor:my_processor\|next_pc:npc\|mini_ALU:add1\|and32:andab " "Elaborating entity \"and32\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|and32:andab\"" {  } { { "mini_ALU.v" "andab" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorB processor:my_processor\|next_pc:npc\|mini_ALU:add1\|xorB:bis " "Elaborating entity \"xorB\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|xorB:bis\"" {  } { { "mini_ALU.v" "bis" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 processor:my_processor\|next_pc:npc\|mini_ALU:add1\|xor32:xorab " "Elaborating entity \"xor32\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|xor32:xorab\"" {  } { { "mini_ALU.v" "xorab" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab " "Elaborating entity \"add32\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\"" {  } { { "mini_ALU.v" "addab" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mini_ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\|cla_8bit:add1 " "Elaborating entity \"cla_8bit\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\|cla_8bit:add1\"" {  } { { "add32.v" "add1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum32 processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\|sum32:SUMxor " "Elaborating entity \"sum32\" for hierarchy \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|add32:addab\|sum32:SUMxor\"" {  } { { "add32.v" "SUMxor" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/add32.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 processor:my_processor\|next_pc:npc\|mux21:jumpif " "Elaborating entity \"mux21\" for hierarchy \"processor:my_processor\|next_pc:npc\|mux21:jumpif\"" {  } { { "next_pc.v" "jumpif" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/next_pc.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_inst_type processor:my_processor\|decode_inst_type:op " "Elaborating entity \"decode_inst_type\" for hierarchy \"processor:my_processor\|decode_inst_type:op\"" {  } { { "processor.v" "op" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD processor:my_processor\|FD:fd " "Elaborating entity \"FD\" for hierarchy \"processor:my_processor\|FD:fd\"" {  } { { "processor.v" "fd" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 processor:my_processor\|FD:fd\|register32:pc " "Elaborating entity \"register32\" for hierarchy \"processor:my_processor\|FD:fd\|register32:pc\"" {  } { { "FD.v" "pc" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop processor:my_processor\|FD:fd\|register32:pc\|dflipflop:dff_loop\[0\].dff1 " "Elaborating entity \"dflipflop\" for hierarchy \"processor:my_processor\|FD:fd\|register32:pc\|dflipflop:dff_loop\[0\].dff1\"" {  } { { "register32.v" "dff_loop\[0\].dff1" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/register32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr dflipflop.v(3) " "Verilog HDL or VHDL warning at dflipflop.v(3): object \"pr\" assigned a value but never read" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544100601091 "|skeleton|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[0].dff1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_control processor:my_processor\|FD_control:fd_ctrl " "Elaborating entity \"FD_control\" for hierarchy \"processor:my_processor\|FD_control:fd_ctrl\"" {  } { { "processor.v" "fd_ctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend processor:my_processor\|sign_extend:se_immediate " "Elaborating entity \"sign_extend\" for hierarchy \"processor:my_processor\|sign_extend:se_immediate\"" {  } { { "processor.v" "se_immediate" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DX processor:my_processor\|DX:dx " "Elaborating entity \"DX\" for hierarchy \"processor:my_processor\|DX:dx\"" {  } { { "processor.v" "dx" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DX_control processor:my_processor\|DX_control:dx_ctrl " "Elaborating entity \"DX_control\" for hierarchy \"processor:my_processor\|DX_control:dx_ctrl\"" {  } { { "processor.v" "dx_ctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_ctrl processor:my_processor\|branch_ctrl:branching " "Elaborating entity \"branch_ctrl\" for hierarchy \"processor:my_processor\|branch_ctrl:branching\"" {  } { { "processor.v" "branching" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 processor:my_processor\|mux31:muxA " "Elaborating entity \"mux31\" for hierarchy \"processor:my_processor\|mux31:muxA\"" {  } { { "processor.v" "muxA" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:ALU\"" {  } { { "processor.v" "ALU" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opdecode processor:my_processor\|alu:ALU\|opdecode:opc " "Elaborating entity \"opdecode\" for hierarchy \"processor:my_processor\|alu:ALU\|opdecode:opc\"" {  } { { "alu.v" "opc" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 processor:my_processor\|alu:ALU\|or32:orab " "Elaborating entity \"or32\" for hierarchy \"processor:my_processor\|alu:ALU\|or32:orab\"" {  } { { "alu.v" "orab" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra32 processor:my_processor\|alu:ALU\|sra32:sraa " "Elaborating entity \"sra32\" for hierarchy \"processor:my_processor\|alu:ALU\|sra32:sraa\"" {  } { { "alu.v" "sraa" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll32 processor:my_processor\|alu:ALU\|sll32:slla " "Elaborating entity \"sll32\" for hierarchy \"processor:my_processor\|alu:ALU\|sll32:slla\"" {  } { { "alu.v" "slla" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/alu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:my_processor\|multdiv:md " "Elaborating entity \"multdiv\" for hierarchy \"processor:my_processor\|multdiv:md\"" {  } { { "processor.v" "md" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult processor:my_processor\|multdiv:md\|mult:multiply " "Elaborating entity \"mult\" for hierarchy \"processor:my_processor\|multdiv:md\|mult:multiply\"" {  } { { "multdiv.v" "multiply" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601196 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "overflow_ALU 0 mult.v(12) " "Net \"overflow_ALU\" at mult.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "mult.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544100601198 "|skeleton|processor:my_processor|multdiv:md|mult:multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_32bit_leftby_1 processor:my_processor\|multdiv:md\|mult:multiply\|shift_32bit_leftby_1:shiftM " "Elaborating entity \"shift_32bit_leftby_1\" for hierarchy \"processor:my_processor\|multdiv:md\|mult:multiply\|shift_32bit_leftby_1:shiftM\"" {  } { { "mult.v" "shiftM" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_16 processor:my_processor\|multdiv:md\|mult:multiply\|count_16:count " "Elaborating entity \"count_16\" for hierarchy \"processor:my_processor\|multdiv:md\|mult:multiply\|count_16:count\"" {  } { { "mult.v" "count" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:my_processor\|multdiv:md\|mult:multiply\|control:booth " "Elaborating entity \"control\" for hierarchy \"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\"" {  } { { "mult.v" "booth" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_ctrl processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|booth_ctrl:booth " "Elaborating entity \"booth_ctrl\" for hierarchy \"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|booth_ctrl:booth\"" {  } { { "control.v" "booth" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/control.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|booth_ctrl:booth\|booth:booth0 " "Elaborating entity \"booth\" for hierarchy \"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|booth_ctrl:booth\|booth:booth0\"" {  } { { "booth_ctrl.v" "booth0" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/booth_ctrl.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64_mult processor:my_processor\|multdiv:md\|mult:multiply\|register64_mult:prod " "Elaborating entity \"register64_mult\" for hierarchy \"processor:my_processor\|multdiv:md\|mult:multiply\|register64_mult:prod\"" {  } { { "mult.v" "prod" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mult.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:my_processor\|multdiv:md\|div:divide " "Elaborating entity \"div\" for hierarchy \"processor:my_processor\|multdiv:md\|div:divide\"" {  } { { "multdiv.v" "divide" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/multdiv.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_32 processor:my_processor\|multdiv:md\|div:divide\|count_32:count " "Elaborating entity \"count_32\" for hierarchy \"processor:my_processor\|multdiv:md\|div:divide\|count_32:count\"" {  } { { "div.v" "count" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/div.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64_div processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64 " "Elaborating entity \"register64_div\" for hierarchy \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\"" {  } { { "div.v" "reg64" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/div.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_ctrl processor:my_processor\|multdiv_ctrl:mdctrl " "Elaborating entity \"multdiv_ctrl\" for hierarchy \"processor:my_processor\|multdiv_ctrl:mdctrl\"" {  } { { "processor.v" "mdctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XM processor:my_processor\|XM:xm " "Elaborating entity \"XM\" for hierarchy \"processor:my_processor\|XM:xm\"" {  } { { "processor.v" "xm" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XM_control processor:my_processor\|XM_control:xm_ctrl " "Elaborating entity \"XM_control\" for hierarchy \"processor:my_processor\|XM_control:xm_ctrl\"" {  } { { "processor.v" "xm_ctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MW processor:my_processor\|MW:mw " "Elaborating entity \"MW\" for hierarchy \"processor:my_processor\|MW:mw\"" {  } { { "processor.v" "mw" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MW_control processor:my_processor\|MW_control:mw_ctrl " "Elaborating entity \"MW_control\" for hierarchy \"processor:my_processor\|MW_control:mw_ctrl\"" {  } { { "processor.v" "mw_ctrl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_ctrl processor:my_processor\|bypass_ctrl:bypc " "Elaborating entity \"bypass_ctrl\" for hierarchy \"processor:my_processor\|bypass_ctrl:bypc\"" {  } { { "processor.v" "bypc" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xm_ir_rs bypass_ctrl.v(33) " "Verilog HDL or VHDL warning at bypass_ctrl.v(33): object \"xm_ir_rs\" assigned a value but never read" {  } { { "bypass_ctrl.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/bypass_ctrl.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544100601442 "|skeleton|processor:my_processor|bypass_ctrl:bypc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_logic processor:my_processor\|stall_logic:stl " "Elaborating entity \"stall_logic\" for hierarchy \"processor:my_processor\|stall_logic:stl\"" {  } { { "processor.v" "stl" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/processor.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100601444 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|MW_control:mw_ctrl\|rd\[4\]\" " "Converted tri-state node \"processor:my_processor\|MW_control:mw_ctrl\|rd\[4\]\" into a selector" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 34 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|MW_control:mw_ctrl\|rd\[3\]\" " "Converted tri-state node \"processor:my_processor\|MW_control:mw_ctrl\|rd\[3\]\" into a selector" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 34 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|MW_control:mw_ctrl\|rd\[2\]\" " "Converted tri-state node \"processor:my_processor\|MW_control:mw_ctrl\|rd\[2\]\" into a selector" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 34 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|MW_control:mw_ctrl\|rd\[1\]\" " "Converted tri-state node \"processor:my_processor\|MW_control:mw_ctrl\|rd\[1\]\" into a selector" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 34 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|MW_control:mw_ctrl\|rd\[0\]\" " "Converted tri-state node \"processor:my_processor\|MW_control:mw_ctrl\|rd\[0\]\" into a selector" {  } { { "MW_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/MW_control.v" 34 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[31\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[30\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[29\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[28\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[27\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[26\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[25\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[24\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[23\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[22\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[21\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[20\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[19\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[18\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[17\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[16\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[15\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[14\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[13\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[12\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[11\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[10\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[9\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[8\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[7\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[6\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[5\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[4\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[3\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[2\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[1\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUquot\|data_result\[0\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[31\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[30\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[29\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[28\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[27\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[26\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[25\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[24\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[23\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[22\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[21\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[20\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[19\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[18\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[17\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[16\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[15\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[14\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[13\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[12\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[11\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[10\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[9\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[8\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[7\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[6\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[5\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[4\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[3\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[2\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[1\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUB\|data_result\[0\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[31\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[30\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[29\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[28\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[27\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[26\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[25\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[24\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[23\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[22\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[21\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[20\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[19\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[18\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[17\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[16\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[15\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[14\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[13\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[12\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[11\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[10\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[9\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[8\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[7\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[6\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[5\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[4\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[3\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[2\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[1\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:ALUA\|data_result\[0\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[31\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[30\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[29\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[28\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[27\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[26\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[25\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[24\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[23\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[22\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[21\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[20\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[19\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[18\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[17\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[16\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[15\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[14\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[13\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[12\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[11\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[10\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[9\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[8\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[7\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[6\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[5\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[4\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[3\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[2\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[1\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|mini_ALU:alu\|data_result\[0\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|SHIFT_out\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|SHIFT_out\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|SUB_out\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|SUB_out\" into a selector" {  } { { "minidecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/minidecode.v" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|NOTHING_out\" " "Converted tri-state node \"processor:my_processor\|multdiv:md\|mult:multiply\|control:booth\|NOTHING_out\" into a selector" {  } { { "minidecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/minidecode.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[30\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[30\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[29\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[29\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[28\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[28\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[27\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[27\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[26\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[26\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[25\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[25\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[24\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[24\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[23\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[23\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[22\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[22\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[21\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[21\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[20\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[20\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[19\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[19\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[18\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[18\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[17\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[17\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[16\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[16\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[15\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[15\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[14\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[14\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[13\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[13\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[12\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[12\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[11\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[11\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[10\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[10\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[9\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[9\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[8\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[8\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[7\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[7\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[6\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[6\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[5\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[5\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[4\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[4\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[3\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[3\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[2\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[2\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[1\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[1\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|mux31:muxA\|out\[0\]\" " "Converted tri-state node \"processor:my_processor\|mux31:muxA\|out\[0\]\" into a selector" {  } { { "notZero.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/notZero.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|DX_control:dx_ctrl\|shamt\[0\] " "Converted tri-state buffer \"processor:my_processor\|DX_control:dx_ctrl\|shamt\[0\]\" feeding internal logic into a wire" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|DX_control:dx_ctrl\|shamt\[1\] " "Converted tri-state buffer \"processor:my_processor\|DX_control:dx_ctrl\|shamt\[1\]\" feeding internal logic into a wire" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|DX_control:dx_ctrl\|shamt\[2\] " "Converted tri-state buffer \"processor:my_processor\|DX_control:dx_ctrl\|shamt\[2\]\" feeding internal logic into a wire" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|DX_control:dx_ctrl\|shamt\[3\] " "Converted tri-state buffer \"processor:my_processor\|DX_control:dx_ctrl\|shamt\[3\]\" feeding internal logic into a wire" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|DX_control:dx_ctrl\|shamt\[4\] " "Converted tri-state buffer \"processor:my_processor\|DX_control:dx_ctrl\|shamt\[4\]\" feeding internal logic into a wire" {  } { { "DX_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/DX_control.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|DX_control:dx_ctrl\|ALU_exception\[2\]\" " "Converted tri-state node \"processor:my_processor\|DX_control:dx_ctrl\|ALU_exception\[2\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|DX_control:dx_ctrl\|ALU_exception\[1\]\" " "Converted tri-state node \"processor:my_processor\|DX_control:dx_ctrl\|ALU_exception\[1\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|DX_control:dx_ctrl\|ALU_exception\[0\]\" " "Converted tri-state node \"processor:my_processor\|DX_control:dx_ctrl\|ALU_exception\[0\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|DX_control:dx_ctrl\|ALUop\[2\]\" " "Converted tri-state node \"processor:my_processor\|DX_control:dx_ctrl\|ALUop\[2\]\" into a selector" {  } { { "opdecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opdecode.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|DX_control:dx_ctrl\|ALUop\[1\]\" " "Converted tri-state node \"processor:my_processor\|DX_control:dx_ctrl\|ALUop\[1\]\" into a selector" {  } { { "opdecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opdecode.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|DX_control:dx_ctrl\|ALUop\[0\]\" " "Converted tri-state node \"processor:my_processor\|DX_control:dx_ctrl\|ALUop\[0\]\" into a selector" {  } { { "opdecode.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/opdecode.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|FD_control:fd_ctrl\|readA\[0\] " "Converted tri-state buffer \"processor:my_processor\|FD_control:fd_ctrl\|readA\[0\]\" feeding internal logic into a wire" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|FD_control:fd_ctrl\|readA\[1\] " "Converted tri-state buffer \"processor:my_processor\|FD_control:fd_ctrl\|readA\[1\]\" feeding internal logic into a wire" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|FD_control:fd_ctrl\|readA\[2\] " "Converted tri-state buffer \"processor:my_processor\|FD_control:fd_ctrl\|readA\[2\]\" feeding internal logic into a wire" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|FD_control:fd_ctrl\|readA\[3\] " "Converted tri-state buffer \"processor:my_processor\|FD_control:fd_ctrl\|readA\[3\]\" feeding internal logic into a wire" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|FD_control:fd_ctrl\|readA\[4\] " "Converted tri-state buffer \"processor:my_processor\|FD_control:fd_ctrl\|readA\[4\]\" feeding internal logic into a wire" {  } { { "FD_control.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/FD_control.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|FD_control:fd_ctrl\|readB\[4\]\" " "Converted tri-state node \"processor:my_processor\|FD_control:fd_ctrl\|readB\[4\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decoder.v" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|FD_control:fd_ctrl\|readB\[3\]\" " "Converted tri-state node \"processor:my_processor\|FD_control:fd_ctrl\|readB\[3\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decoder.v" 34 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|FD_control:fd_ctrl\|readB\[2\]\" " "Converted tri-state node \"processor:my_processor\|FD_control:fd_ctrl\|readB\[2\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decoder.v" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|FD_control:fd_ctrl\|readB\[1\]\" " "Converted tri-state node \"processor:my_processor\|FD_control:fd_ctrl\|readB\[1\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decoder.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|FD_control:fd_ctrl\|readB\[0\]\" " "Converted tri-state node \"processor:my_processor\|FD_control:fd_ctrl\|readB\[0\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/decoder.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|decode_inst_type:op\|type\[1\]\" " "Converted tri-state node \"processor:my_processor\|decode_inst_type:op\|type\[1\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|decode_inst_type:op\|type\[0\]\" " "Converted tri-state node \"processor:my_processor\|decode_inst_type:op\|type\[0\]\" into a selector" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/dflipflop.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[31\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[30\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[29\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[28\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[27\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[26\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[25\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[24\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[23\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[22\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[21\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[20\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[19\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[18\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[17\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[16\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[15\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[14\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[13\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[12\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[11\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[10\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[9\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[8\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[7\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[6\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[5\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[4\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[3\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[2\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[1\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|next_pc:npc\|mini_ALU:add1\|data_result\[0\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "mux21.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mux21.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1544100603458 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1544100603458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544100609602 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[0\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[0\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[0\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[0\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[0\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[0\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[1\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[1\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[1\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[1\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[1\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[1\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[2\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[2\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[2\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[2\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[2\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[2\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[3\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[3\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[3\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[3\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[3\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[3\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[4\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[4\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[4\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[4\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[4\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[4\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[5\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[5\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[5\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[5\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[5\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[5\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[6\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[6\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[6\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[6\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[6\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[6\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[7\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[7\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[7\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[7\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[7\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[7\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[8\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[8\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[8\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[8\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[8\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[8\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[8\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[8\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[9\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[9\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[9\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[9\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[9\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[9\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[9\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[9\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[10\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[10\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[10\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[10\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[10\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[10\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[10\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[10\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[11\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[11\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[11\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[11\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[11\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[11\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[11\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[11\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[30\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[30\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[30\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[30\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[30\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[30\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[30\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[30\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[29\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[29\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[29\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[29\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[29\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[29\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[29\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[29\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[28\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[28\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[28\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[28\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[28\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[28\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[28\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[28\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[27\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[27\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[27\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[27\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[27\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[27\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[27\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[27\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[26\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[26\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[26\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[26\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[26\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[26\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[26\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[26\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[25\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[25\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[25\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[25\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[25\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[25\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[25\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[25\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[24\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[24\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[24\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[24\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[24\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[24\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[24\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[24\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[23\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[23\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[23\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[23\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[23\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[23\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[23\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[23\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[22\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[22\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[22\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[22\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[22\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[22\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[22\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[22\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[21\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[21\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[21\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[21\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[21\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[21\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[21\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[21\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[20\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[20\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[20\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[20\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[20\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[20\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[20\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[20\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[19\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[19\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[19\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[19\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[19\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[19\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[19\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[19\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[18\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[18\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[18\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[18\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[18\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[18\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[18\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[18\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[17\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[17\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[17\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[17\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[17\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[17\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[17\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[17\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[16\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[16\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[16\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[16\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[16\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[16\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[16\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[16\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[15\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[15\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[15\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[15\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[15\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[15\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[15\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[15\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[14\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[14\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[14\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[14\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[14\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[14\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[14\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[14\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[13\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[13\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[13\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[13\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[13\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[13\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[13\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[13\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[12\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[12\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[12\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[12\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[12\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[12\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[12\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[12\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[31\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[31\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out0\|out\[31\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[31\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[31\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[31\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out2\|out\[31\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[31\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[0\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[0\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[0\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[0\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[0\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[0\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[1\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[1\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[1\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[1\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[1\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[1\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[2\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[2\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[2\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[2\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[2\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[2\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[3\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[3\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[3\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[3\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[3\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[3\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[4\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[4\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[4\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[4\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[4\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[4\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[5\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[5\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[5\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[5\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[5\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[5\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[6\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[6\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[6\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[6\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[6\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[6\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[7\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[7\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[7\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[7\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[7\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[7\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[8\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[8\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[8\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[8\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[8\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[8\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[8\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[8\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[9\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[9\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[9\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[9\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[9\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[9\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[9\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[9\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[10\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[10\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[10\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[10\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[10\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[10\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[10\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[10\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[11\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[11\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[11\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[11\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[11\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[11\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[11\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[11\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[12\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[12\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[12\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[12\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[12\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[12\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[12\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[12\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[13\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[13\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[13\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[13\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[13\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[13\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[13\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[13\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[14\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[14\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[14\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[14\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[14\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[14\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[14\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[14\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[15\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[15\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[15\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[15\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[15\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[15\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[15\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[15\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[16\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[16\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[16\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[16\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[16\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[16\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[16\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[16\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[17\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[17\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[17\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[17\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[17\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[17\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[17\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[17\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[18\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[18\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[18\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[18\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[18\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[18\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[18\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[18\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[19\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[19\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[19\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[19\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[19\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[19\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[19\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[19\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[20\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[20\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[20\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[20\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[20\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[20\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[20\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[20\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[21\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[21\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[21\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[21\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[21\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[21\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[21\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[21\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[22\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[22\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[22\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[22\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[22\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[22\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[22\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[22\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[23\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[23\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[23\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[23\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[23\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[23\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[23\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[23\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[24\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[24\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[24\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[24\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[24\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[24\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[24\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[24\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[25\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[25\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[25\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[25\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[25\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[25\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[25\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[25\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[26\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[26\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[26\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[26\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[26\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[26\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[26\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[26\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[27\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[27\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[27\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[27\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[27\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[27\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[27\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[27\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[28\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[28\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[28\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[28\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[28\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[28\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[28\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[28\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[29\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[29\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[29\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[29\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[29\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[29\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[29\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[29\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[30\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[30\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out0\|out\[30\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[30\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[30\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[30\] " "Removed fan-out from the always-disabled I/O buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out1\|out\[30\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[30\]\"" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1544100609687 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1544100609687 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mult:multiply\|mytri32:out\|out\[31\] processor:my_processor\|multdiv:md\|mult:multiply\|sign_ovflw " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mult:multiply\|mytri32:out\|out\[31\]\" to the node \"processor:my_processor\|multdiv:md\|mult:multiply\|sign_ovflw\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609695 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1544100609695 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[0\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[0\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[0\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[1\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[1\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[1\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[2\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[2\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[2\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[3\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[3\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[3\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[4\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[4\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[4\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[5\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[5\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[5\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[6\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[6\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[6\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[7\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[7\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[7\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[8\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[8\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[8\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[9\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[9\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[9\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[10\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[10\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[10\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[11\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[11\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[11\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[30\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[30\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[30\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[29\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[29\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[29\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[28\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[28\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[28\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[27\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[27\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[27\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[26\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[26\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[26\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[25\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[25\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[25\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[24\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[24\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[24\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[23\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[23\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[23\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[22\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[22\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[22\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[21\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[21\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[21\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[20\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[20\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[20\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[19\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[19\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[19\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[18\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[18\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[18\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[17\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[17\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[17\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[16\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[16\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[16\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[15\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[15\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[15\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[14\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[14\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[14\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[13\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[13\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[13\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[12\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[12\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[12\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[31\] processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mini_ALU:compute\|mytri32:out3\|out\[31\]\" to the node \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri2\|out\[31\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[0\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[0\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[0\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[1\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[1\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[1\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[2\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[2\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[2\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[3\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[3\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[3\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[4\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[4\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[4\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[5\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[5\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[5\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[6\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[6\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[6\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[7\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[7\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[7\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[8\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[8\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[8\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[9\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[9\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[9\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[10\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[10\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[10\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[11\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[11\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[11\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[12\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[12\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[12\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[13\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[13\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[13\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[14\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[14\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[14\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[15\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[15\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[15\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[16\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[16\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[16\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[17\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[17\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[17\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[18\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[18\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[18\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[19\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[19\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[19\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[20\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[20\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[20\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[21\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[21\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[21\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[22\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[22\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[22\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[23\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[23\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[23\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[24\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[24\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[24\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[25\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[25\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[25\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[26\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[26\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[26\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[27\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[27\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[27\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[28\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[28\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[28\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[29\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[29\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[29\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[30\] processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mini_ALU:subtract\|mytri32:out3\|out\[30\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:trib\|out\[30\]\" into a wire" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1544100609714 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1544100609714 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[0\] processor:my_processor\|mux21:write_this\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[0\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[0\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[1\] processor:my_processor\|mux21:write_this\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[1\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[1\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[2\] processor:my_processor\|mux21:write_this\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[2\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[2\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[3\] processor:my_processor\|mux21:write_this\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[3\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[3\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[4\] processor:my_processor\|mux21:write_this\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[4\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[4\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[5\] processor:my_processor\|mux21:write_this\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[5\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[5\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[6\] processor:my_processor\|mux21:write_this\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[6\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[6\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[7\] processor:my_processor\|mux21:write_this\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[7\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[7\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[8\] processor:my_processor\|mux21:write_this\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[8\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[8\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[9\] processor:my_processor\|mux21:write_this\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[9\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[9\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[10\] processor:my_processor\|mux21:write_this\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[10\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[10\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[11\] processor:my_processor\|mux21:write_this\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[11\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[11\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[12\] processor:my_processor\|mux21:write_this\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[12\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[12\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[13\] processor:my_processor\|mux21:write_this\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[13\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[13\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[14\] processor:my_processor\|mux21:write_this\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[14\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[14\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[15\] processor:my_processor\|mux21:write_this\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[15\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[15\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[16\] processor:my_processor\|mux21:write_this\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[16\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[16\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[17\] processor:my_processor\|mux21:write_this\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[17\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[17\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[18\] processor:my_processor\|mux21:write_this\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[18\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[18\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[19\] processor:my_processor\|mux21:write_this\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[19\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[19\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[20\] processor:my_processor\|mux21:write_this\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[20\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[20\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[21\] processor:my_processor\|mux21:write_this\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[21\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[21\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[22\] processor:my_processor\|mux21:write_this\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[22\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[22\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[23\] processor:my_processor\|mux21:write_this\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[23\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[23\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[24\] processor:my_processor\|mux21:write_this\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[24\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[24\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[25\] processor:my_processor\|mux21:write_this\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[25\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[25\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[26\] processor:my_processor\|mux21:write_this\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[26\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[26\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[27\] processor:my_processor\|mux21:write_this\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[27\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[27\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[28\] processor:my_processor\|mux21:write_this\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[28\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[28\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[29\] processor:my_processor\|mux21:write_this\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[29\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[29\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[30\] processor:my_processor\|mux21:write_this\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[30\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[30\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[31\] processor:my_processor\|mux21:write_this\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxwrite\|mytri32:tria\|out\[31\]\" to the node \"processor:my_processor\|mux21:write_this\|out\[31\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[0\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[0\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[0\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxA\|mytri32:tria\|out\[31\] processor:my_processor\|alu:ALU\|and32:andab\|loop\[31\].and1 " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxA\|mytri32:tria\|out\[31\]\" to the node \"processor:my_processor\|alu:ALU\|and32:andab\|loop\[31\].and1\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[27\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[27\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[27\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[27\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[26\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[26\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[26\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[26\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[25\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[25\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[25\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[25\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[24\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[24\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[24\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[24\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[23\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[23\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[23\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[23\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[22\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[22\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[22\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[22\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[21\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[21\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[21\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[21\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[20\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[20\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[20\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[20\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[19\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[19\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[19\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[19\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[18\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[18\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[18\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[18\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[16\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[16\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[16\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[16\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[15\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[15\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[15\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[15\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[14\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[14\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[14\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[14\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[13\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[13\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[13\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[13\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[12\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[12\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[12\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[12\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[11\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[11\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[11\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[11\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[10\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[10\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[10\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[10\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[9\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[9\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[9\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[9\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[8\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[8\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[8\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[8\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[7\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[7\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[7\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[7\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[6\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[6\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[6\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[6\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[5\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[5\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[5\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[5\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[4\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[4\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[4\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[4\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[3\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[3\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[3\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[3\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[2\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[2\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[2\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[2\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[31\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[31\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[31\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[31\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[17\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[17\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[17\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[17\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[1\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[1\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[1\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[1\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[30\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[30\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[30\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[30\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[29\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[29\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[29\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[29\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[28\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[28\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[28\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[28\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[0\] processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[0\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxB\|mytri32:tria\|out\[0\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regB\|dffe_ref:dff_loop\[0\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[1\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[1\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[1\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[2\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[2\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[2\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[3\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[3\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[3\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[4\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[4\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[4\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[5\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[5\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[5\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[6\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[6\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[6\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[7\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[7\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[7\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[8\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[8\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[8\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[9\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[9\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[9\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[10\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[10\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[10\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[11\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[11\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[11\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[12\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[12\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[12\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[13\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[13\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[13\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[14\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[14\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[14\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[15\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[15\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[15\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[16\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[16\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[16\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[17\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[17\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[17\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[18\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[18\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[18\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[19\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[19\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[19\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[20\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[20\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[20\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[21\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[21\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[21\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[22\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[22\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[22\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[23\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[23\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[23\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[24\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[24\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[24\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[25\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[25\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[25\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[26\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[26\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[26\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[27\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[27\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[27\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[28\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[28\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[28\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[29\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[29\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[29\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[30\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[30\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[30\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[31\] processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|mytri32:mult_out\|out\[31\]\" to the node \"processor:my_processor\|mux31:muxwrite\|mytri32:tric\|out\[31\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[1\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[1\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[1\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[1\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[0\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[0\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[0\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[0\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[10\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[10\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[10\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[10\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[30\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[30\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[30\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[30\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[29\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[29\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[29\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[29\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[28\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[28\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[28\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[28\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[27\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[27\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[27\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[27\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[26\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[26\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[26\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[26\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[25\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[25\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[25\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[25\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[24\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[24\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[24\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[24\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[23\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[23\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[23\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[23\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[22\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[22\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[22\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[22\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[21\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[21\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[21\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[21\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[20\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[20\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[20\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[20\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[19\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[19\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[19\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[19\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[18\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[18\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[18\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[18\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[17\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[17\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[17\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[17\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[16\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[16\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[16\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[16\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[15\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[15\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[15\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[15\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[14\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[14\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[14\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[14\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[13\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[13\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[13\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[13\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[12\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[12\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[12\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[12\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[11\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[11\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[11\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[11\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[9\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[9\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[9\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[9\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[8\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[8\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[8\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[8\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[7\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[7\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[7\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[7\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[6\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[6\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[6\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[6\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[5\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[5\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[5\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[5\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[4\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[4\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[4\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[4\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[3\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[3\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[3\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[3\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[2\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[2\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[2\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[2\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[0\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[0\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[0\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[1\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[1\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[1\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[2\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[2\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[2\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[3\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[3\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[3\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[4\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[4\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[4\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[5\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[5\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[5\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[6\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[6\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[6\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[7\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[7\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[7\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[8\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[8\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[8\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[9\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[9\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[9\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[10\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[10\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[10\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[11\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[11\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[11\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[31\] processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[31\].dffe1\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[31\]\" to the node \"processor:my_processor\|XM:xm\|register:pipe_regA\|dffe_ref:dff_loop\[31\].dffe1\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[1\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[1\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[1\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[0\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[0\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[0\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[10\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[10\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[10\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[30\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[30\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[30\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[30\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[30\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[30\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[29\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[29\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[29\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[29\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[29\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[29\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[28\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[28\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[28\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[28\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[28\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[28\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[27\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[27\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[27\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[27\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[27\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[27\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[26\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[26\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[26\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[26\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[26\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[26\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[25\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[25\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[25\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[25\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[25\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[25\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[24\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[24\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[24\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[24\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[24\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[24\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[23\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[23\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[23\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[23\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[23\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[23\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[22\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[22\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[22\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[22\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[22\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[22\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[21\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[21\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[21\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[21\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[21\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[21\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[20\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[20\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[20\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[20\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[20\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[20\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[19\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[19\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[19\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[19\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[19\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[19\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[18\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[18\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[18\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[18\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[18\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[18\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[17\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[17\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[17\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[17\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[17\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[17\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[16\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[16\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[16\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[16\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[16\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[16\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[15\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[15\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[15\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[15\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[15\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[15\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[14\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[14\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[14\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[14\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[14\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[14\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[13\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[13\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[13\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[13\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[13\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[13\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[12\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[12\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[12\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[12\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri0\|out\[12\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[12\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[11\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[11\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[11\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[9\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[9\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[9\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[8\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[8\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[8\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[7\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[7\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[7\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[6\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[6\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[6\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[5\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[5\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[5\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[4\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[4\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[4\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[3\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[3\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[3\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[2\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[2\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[2\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|alu:ALU\|mytri32:out6\|out\[31\] processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|alu:ALU\|mytri32:out6\|out\[31\]\" to the node \"processor:my_processor\|mux31:muxDXout\|mytri32:tria\|out\[31\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[31\] processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|branch_ctrl:branching\|mytri32:mytri1\|out\[31\]\" to the node \"processor:my_processor\|next_pc:npc\|mux21:jumpif\|out\[31\]\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[0\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[32\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[0\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[32\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[1\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[33\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[1\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[33\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[2\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[34\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[2\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[34\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[3\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[35\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[3\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[35\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[4\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[36\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[4\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[36\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[5\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[37\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[5\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[37\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[6\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[38\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[6\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[38\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[7\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[39\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[7\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[39\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[8\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[40\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[8\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[40\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[9\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[41\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[9\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[41\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[10\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[42\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[10\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[42\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[11\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[43\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[11\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[43\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[12\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[44\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[12\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[44\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[13\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[45\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[13\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[45\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[14\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[46\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[14\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[46\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[15\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[47\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[15\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[47\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[16\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[48\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[16\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[48\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[17\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[49\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[17\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[49\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[18\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[50\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[18\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[50\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[19\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[51\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[19\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[51\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[20\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[52\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[20\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[52\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[21\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[53\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[21\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[53\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[22\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[54\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[22\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[54\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[23\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[55\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[23\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[55\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[24\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[56\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[24\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[56\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[25\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[57\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[25\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[57\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[26\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[58\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[26\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[58\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[27\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[59\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[27\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[59\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[28\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[60\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[28\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[60\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[29\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[61\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[29\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[61\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[30\] processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[62\].dff2\|q " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|multdiv:md\|div:divide\|mux31:mux_remainder\|mytri32:tria\|out\[30\]\" to the node \"processor:my_processor\|multdiv:md\|div:divide\|register64_div:reg64\|dflipflop:dff_loop\[62\].dff2\|q\" into an OR gate" {  } { { "mytri32.v" "" { Text "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/mytri32.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1544100609720 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1544100609720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544100615883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/output_files/graphics.map.smsg " "Generated suppressed messages file C:/altera_lite/16.0/ECE350/FinalProject/final-project-s18-nat-mar-stef/output_files/graphics.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100621683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544100622323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544100622323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5790 " "Implemented 5790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544100622816 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544100622816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5436 " "Implemented 5436 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544100622816 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544100622816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544100622816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 742 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 742 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544100623066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 07:50:23 2018 " "Processing ended: Thu Dec 06 07:50:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544100623066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544100623066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544100623066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544100623066 ""}
