{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664550548900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664550548906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 10:09:08 2022 " "Processing started: Fri Sep 30 10:09:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664550548906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550548906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550548906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664550549396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664550549396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 placeholder " "Found entity 1: placeholder" {  } { { "ADDR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/ADDR.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555153 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555153 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664550555160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664550555161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc slc3.sv(26) " "Verilog HDL Declaration information at slc3.sv(26): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664550555168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr slc3.sv(26) " "Verilog HDL Declaration information at slc3.sv(26): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664550555168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar slc3.sv(26) " "Verilog HDL Declaration information at slc3.sv(26): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664550555168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir slc3.sv(26) " "Verilog HDL Declaration information at slc3.sv(26): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664550555168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux slc3.sv(51) " "Verilog HDL Declaration information at slc3.sv(51): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664550555168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Instantiateram.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "16_bit_register.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/16_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC0 " "Found entity 1: PC0" {  } { { "PC.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR0 " "Found entity 1: MAR0" {  } { { "MAR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/MAR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR0 " "Found entity 1: MDR0" {  } { { "MDR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/MDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allmux.sv 3 3 " "Found 3 design units, including 3 entities, in source file allmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "allMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/allMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555212 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4 " "Found entity 2: MUX4" {  } { { "allMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/allMUX.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555212 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX8 " "Found entity 3: MUX8" {  } { { "allMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/allMUX.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555212 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1664550555215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux alltopMUX.sv(1) " "Verilog HDL Declaration information at alltopMUX.sv(1): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "alltopMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/alltopMUX.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664550555219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alltopmux.sv 2 2 " "Found 2 design units, including 2 entities, in source file alltopmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX " "Found entity 1: PCMUX" {  } { { "alltopMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/alltopMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555222 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIOMUX " "Found entity 2: MIOMUX" {  } { { "alltopMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/alltopMUX.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/BUS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR0 " "Found entity 1: IR0" {  } { { "IR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664550555235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664550555327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "slc3_testtop.sv" "button_sync\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "slc3_testtop.sv" "slc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(50) " "Verilog HDL or VHDL warning at slc3.sv(50): object \"MIO_EN\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664550555336 "|slc3_testtop|slc3:slc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MARMUX 0 slc3.sv(49) " "Net \"MARMUX\" at slc3.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664550555336 "|slc3_testtop|slc3:slc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(50) " "Net \"BEN\" at slc3.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664550555336 "|slc3_testtop|slc3:slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(23) " "Output port \"LED\" at slc3.sv(23) has no driver" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664550555336 "|slc3_testtop|slc3:slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "slc3.sv" "hex_drivers\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC0 slc3:slc\|PC0:pc " "Elaborating entity \"PC0\" for hierarchy \"slc3:slc\|PC0:pc\"" {  } { { "slc3.sv" "pc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|PC0:pc\|reg_16:reg_pc " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|PC0:pc\|reg_16:reg_pc\"" {  } { { "PC.sv" "reg_pc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/PC.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS slc3:slc\|BUS:bus " "Elaborating entity \"BUS\" for hierarchy \"slc3:slc\|BUS:bus\"" {  } { { "slc3.sv" "bus" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR0 slc3:slc\|MDR0:mdr " "Elaborating entity \"MDR0\" for hierarchy \"slc3:slc\|MDR0:mdr\"" {  } { { "slc3.sv" "mdr" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR0 slc3:slc\|MAR0:mar " "Elaborating entity \"MAR0\" for hierarchy \"slc3:slc\|MAR0:mar\"" {  } { { "slc3.sv" "mar" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR0 slc3:slc\|IR0:ir " "Elaborating entity \"IR0\" for hierarchy \"slc3:slc\|IR0:ir\"" {  } { { "slc3.sv" "ir" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX slc3:slc\|PCMUX:pcmux " "Elaborating entity \"PCMUX\" for hierarchy \"slc3:slc\|PCMUX:pcmux\"" {  } { { "slc3.sv" "pcmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 slc3:slc\|PCMUX:pcmux\|MUX4:pcmux " "Elaborating entity \"MUX4\" for hierarchy \"slc3:slc\|PCMUX:pcmux\|MUX4:pcmux\"" {  } { { "alltopMUX.sv" "pcmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/alltopMUX.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "slc3_testtop.sv" "mem" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555378 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "test_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664550555379 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550555380 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[10\] GND " "Pin \"MDR\[10\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|MDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[11\] GND " "Pin \"MDR\[11\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|MDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[12\] GND " "Pin \"MDR\[12\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|MDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[13\] GND " "Pin \"MDR\[13\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|MDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[14\] GND " "Pin \"MDR\[14\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|MDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[15\] GND " "Pin \"MDR\[15\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|MDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[10\] GND " "Pin \"IR\[10\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|IR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[11\] GND " "Pin \"IR\[11\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|IR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[12\] GND " "Pin \"IR\[12\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|IR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[13\] GND " "Pin \"IR\[13\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|IR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[14\] GND " "Pin \"IR\[14\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|IR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[15\] GND " "Pin \"IR\[15\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664550555671 "|slc3_testtop|IR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664550555671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664550555713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664550555909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab5/output_files/lab5.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550555934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664550556012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664550556012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664550556042 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664550556042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664550556042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664550556042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664550556054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 10:09:16 2022 " "Processing ended: Fri Sep 30 10:09:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664550556054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664550556054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664550556054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664550556054 ""}
