<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Dec  3 22:01:08 2024" VIVADOVERSION="2024.1.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_divider_1" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="random_FSM_0" PORT="rst"/>
        <CONNECTION INSTANCE="displaycontrollerE1_0" PORT="rst"/>
        <CONNECTION INSTANCE="clock_divider_1" PORT="rst"/>
        <CONNECTION INSTANCE="clock_divider_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="seg_an" RIGHT="0" SIGIS="undef" SIGNAME="displaycontrollerE1_0_seg_an">
      <CONNECTIONS>
        <CONNECTION INSTANCE="displaycontrollerE1_0" PORT="seg_an"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="seg_cat" RIGHT="0" SIGIS="undef" SIGNAME="displaycontrollerE1_0_seg_cat">
      <CONNECTIONS>
        <CONNECTION INSTANCE="displaycontrollerE1_0" PORT="seg_cat"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="External_Ports_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="random_FSM_0" PORT="start"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/clock_divider_0" HWVERSION="1.0" INSTANCE="clock_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_divider" VLNV="xilinx.com:module_ref:clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clock_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_divider_1_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_1" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="random_FSM_0" PORT="clk"/>
            <CONNECTION INSTANCE="displaycontrollerE1_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="terminalcount" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_divider_1" HWVERSION="1.0" INSTANCE="clock_divider_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_divider" VLNV="xilinx.com:module_ref:clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clock_divider_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_divider_1_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="terminalcount" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/displaycontrollerE1_0" HWVERSION="1.0" INSTANCE="displaycontrollerE1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="displaycontrollerE1_wrapper" VLNV="xilinx.com:module_ref:displaycontrollerE1_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_displaycontrollerE1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="I" RIGHT="0" SIGIS="undef" SIGNAME="random_FSM_0_random_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="random_FSM_0" PORT="random_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="seg_an" RIGHT="0" SIGIS="undef" SIGNAME="displaycontrollerE1_0_seg_an">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_an"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="seg_cat" RIGHT="0" SIGIS="undef" SIGNAME="displaycontrollerE1_0_seg_cat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_cat"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/random_FSM_0" HWVERSION="1.0" INSTANCE="random_FSM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="random_FSM" VLNV="xilinx.com:module_ref:random_FSM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TAPS" VALUE="0xC00B"/>
        <PARAMETER NAME="WIDTH" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_random_FSM_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="random_num" RIGHT="0" SIGIS="undef" SIGNAME="random_FSM_0_random_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="displaycontrollerE1_0" PORT="I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="External_Ports_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0186A"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="17"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="16" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_1" PORT="terminalcount"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0C350"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="17"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="16" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="terminalcount"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
