// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/28/2024 02:21:02"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regfile (
	clk,
	RegWrite,
	readAddr1,
	readAddr2,
	writeAddr,
	writeData,
	readData1,
	readData2);
input 	clk;
input 	RegWrite;
input 	[4:0] readAddr1;
input 	[4:0] readAddr2;
input 	[4:0] writeAddr;
input 	[31:0] writeData;
output 	[31:0] readData1;
output 	[31:0] readData2;

// Design Ports Information
// readData1[0]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[4]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[5]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[7]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[8]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[9]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[10]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[11]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[12]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[13]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[14]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[15]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[16]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[17]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[18]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[19]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[20]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[21]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[22]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[23]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[24]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[25]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[26]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[27]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[28]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[29]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[30]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData1[31]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[0]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[1]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[5]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[7]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[9]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[10]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[11]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[13]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[14]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[15]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[16]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[17]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[18]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[19]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[20]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[21]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[22]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[23]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[24]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[25]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[26]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[27]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[28]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[29]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[30]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData2[31]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr1[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr1[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr1[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr1[2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr2[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr2[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr2[0]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr2[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddr2[2]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddr[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddr[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddr[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddr[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddr[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWrite	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[1]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[4]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[5]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[6]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[7]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[8]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[9]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[10]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[11]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[12]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[13]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[14]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[16]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[18]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[19]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[20]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[21]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[22]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[23]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[24]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[26]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[27]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[28]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[29]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[30]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[31]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \writeData[0]~input_o ;
wire \regFile~992feeder_combout ;
wire \writeAddr[0]~input_o ;
wire \writeAddr[4]~input_o ;
wire \RegWrite~input_o ;
wire \writeAddr[3]~input_o ;
wire \writeAddr[2]~input_o ;
wire \writeAddr[1]~input_o ;
wire \regFile~2896_combout ;
wire \regFile~992_q ;
wire \regFile~928feeder_combout ;
wire \regFile~2895_combout ;
wire \regFile~928_q ;
wire \regFile~2898_combout ;
wire \regFile~960_q ;
wire \readAddr1[2]~input_o ;
wire \readAddr1[1]~input_o ;
wire \readAddr1[0]~input_o ;
wire \regFile~2910_combout ;
wire \regFile~832_q ;
wire \regFile~2908_combout ;
wire \regFile~864_q ;
wire \regFile~800feeder_combout ;
wire \regFile~2907_combout ;
wire \regFile~800_q ;
wire \regFile~2909_combout ;
wire \regFile~768_q ;
wire \regFile~2057_combout ;
wire \regFile~2897_combout ;
wire \regFile~896_q ;
wire \regFile~1036_combout ;
wire \readAddr1[4]~input_o ;
wire \readAddr1[3]~input_o ;
wire \Equal0~0_combout ;
wire \regFile~672feeder_combout ;
wire \regFile~2891_combout ;
wire \regFile~672_q ;
wire \regFile~2894_combout ;
wire \regFile~704_q ;
wire \regFile~2892_combout ;
wire \regFile~736_q ;
wire \regFile~544feeder_combout ;
wire \regFile~2903_combout ;
wire \regFile~544_q ;
wire \regFile~2906_combout ;
wire \regFile~576_q ;
wire \regFile~608feeder_combout ;
wire \regFile~2904_combout ;
wire \regFile~608_q ;
wire \regFile~2905_combout ;
wire \regFile~512_q ;
wire \regFile~2053_combout ;
wire \regFile~2893_combout ;
wire \regFile~640_q ;
wire \regFile~1032_combout ;
wire \regFile~480feeder_combout ;
wire \regFile~2888_combout ;
wire \regFile~480_q ;
wire \regFile~2890_combout ;
wire \regFile~448_q ;
wire \regFile~2900_combout ;
wire \regFile~352_q ;
wire \regFile~2902_combout ;
wire \regFile~320_q ;
wire \regFile~288feeder_combout ;
wire \regFile~2899_combout ;
wire \regFile~288_q ;
wire \regFile~2901_combout ;
wire \regFile~256_q ;
wire \regFile~2049_combout ;
wire \regFile~416feeder_combout ;
wire \regFile~2887_combout ;
wire \regFile~416_q ;
wire \regFile~2889_combout ;
wire \regFile~384_q ;
wire \regFile~1028_combout ;
wire \regFile~2880_combout ;
wire \regFile~160_q ;
wire \regFile~224feeder_combout ;
wire \regFile~2881_combout ;
wire \regFile~224_q ;
wire \regFile~2886_combout ;
wire \regFile~192_q ;
wire \regFile~2885_combout ;
wire \regFile~64_q ;
wire \regFile~2884_combout ;
wire \regFile~96_q ;
wire \regFile~32feeder_combout ;
wire \regFile~2883_combout ;
wire \regFile~32_q ;
wire \regFile~2048_combout ;
wire \regFile~2882_combout ;
wire \regFile~128_q ;
wire \regFile~1024_combout ;
wire \readData1~124_combout ;
wire \writeData[1]~input_o ;
wire \regFile~737_q ;
wire \regFile~673feeder_combout ;
wire \regFile~673_q ;
wire \regFile~705_q ;
wire \regFile~609_q ;
wire \regFile~577_q ;
wire \regFile~545_q ;
wire \regFile~513_q ;
wire \regFile~2066_combout ;
wire \regFile~641_q ;
wire \regFile~1048_combout ;
wire \regFile~993_q ;
wire \regFile~833_q ;
wire \regFile~865feeder_combout ;
wire \regFile~865_q ;
wire \regFile~801feeder_combout ;
wire \regFile~801_q ;
wire \regFile~769_q ;
wire \regFile~2070_combout ;
wire \regFile~961_q ;
wire \regFile~929_q ;
wire \regFile~897_q ;
wire \regFile~1052_combout ;
wire \regFile~289_q ;
wire \regFile~321_q ;
wire \regFile~353_q ;
wire \regFile~257_q ;
wire \regFile~2062_combout ;
wire \regFile~449_q ;
wire \regFile~417feeder_combout ;
wire \regFile~417_q ;
wire \regFile~481_q ;
wire \regFile~385_q ;
wire \regFile~1044_combout ;
wire \regFile~225_q ;
wire \regFile~193_q ;
wire \regFile~161_q ;
wire \regFile~65_q ;
wire \regFile~33feeder_combout ;
wire \regFile~33_q ;
wire \regFile~97_q ;
wire \regFile~2061_combout ;
wire \regFile~129_q ;
wire \regFile~1040_combout ;
wire \readData1~120_combout ;
wire \writeData[2]~input_o ;
wire \regFile~738feeder_combout ;
wire \regFile~738_q ;
wire \regFile~706_q ;
wire \regFile~674_q ;
wire \regFile~610feeder_combout ;
wire \regFile~610_q ;
wire \regFile~578_q ;
wire \regFile~546_q ;
wire \regFile~514_q ;
wire \regFile~2079_combout ;
wire \regFile~642_q ;
wire \regFile~1064_combout ;
wire \regFile~930feeder_combout ;
wire \regFile~930_q ;
wire \regFile~802feeder_combout ;
wire \regFile~802_q ;
wire \regFile~834_q ;
wire \regFile~866feeder_combout ;
wire \regFile~866_q ;
wire \regFile~770_q ;
wire \regFile~2083_combout ;
wire \regFile~962_q ;
wire \regFile~994feeder_combout ;
wire \regFile~994_q ;
wire \regFile~898_q ;
wire \regFile~1068_combout ;
wire \regFile~322_q ;
wire \regFile~290_q ;
wire \regFile~354feeder_combout ;
wire \regFile~354_q ;
wire \regFile~258_q ;
wire \regFile~2075_combout ;
wire \regFile~450_q ;
wire \regFile~418_q ;
wire \regFile~482feeder_combout ;
wire \regFile~482_q ;
wire \regFile~386_q ;
wire \regFile~1060_combout ;
wire \regFile~66_q ;
wire \regFile~98_q ;
wire \regFile~34feeder_combout ;
wire \regFile~34_q ;
wire \regFile~2074_combout ;
wire \regFile~194_q ;
wire \regFile~226feeder_combout ;
wire \regFile~226_q ;
wire \regFile~162_q ;
wire \regFile~130_q ;
wire \regFile~1056_combout ;
wire \readData1~116_combout ;
wire \writeData[3]~input_o ;
wire \regFile~995feeder_combout ;
wire \regFile~995_q ;
wire \regFile~963_q ;
wire \regFile~835_q ;
wire \regFile~867feeder_combout ;
wire \regFile~867_q ;
wire \regFile~803_q ;
wire \regFile~771_q ;
wire \regFile~2096_combout ;
wire \regFile~931feeder_combout ;
wire \regFile~931_q ;
wire \regFile~899_q ;
wire \regFile~1084_combout ;
wire \regFile~739feeder_combout ;
wire \regFile~739_q ;
wire \regFile~707_q ;
wire \regFile~579_q ;
wire \regFile~547_q ;
wire \regFile~611feeder_combout ;
wire \regFile~611_q ;
wire \regFile~515_q ;
wire \regFile~2092_combout ;
wire \regFile~675_q ;
wire \regFile~643_q ;
wire \regFile~1080_combout ;
wire \regFile~323_q ;
wire \regFile~291feeder_combout ;
wire \regFile~291_q ;
wire \regFile~355_q ;
wire \regFile~259_q ;
wire \regFile~2088_combout ;
wire \regFile~451_q ;
wire \regFile~483feeder_combout ;
wire \regFile~483_q ;
wire \regFile~419feeder_combout ;
wire \regFile~419_q ;
wire \regFile~387_q ;
wire \regFile~1076_combout ;
wire \regFile~163_q ;
wire \regFile~195_q ;
wire \regFile~227_q ;
wire \regFile~35_q ;
wire \regFile~67_q ;
wire \regFile~99_q ;
wire \regFile~2087_combout ;
wire \regFile~131_q ;
wire \regFile~1072_combout ;
wire \readData1~112_combout ;
wire \writeData[4]~input_o ;
wire \regFile~548feeder_combout ;
wire \regFile~548_q ;
wire \regFile~580_q ;
wire \regFile~612_q ;
wire \regFile~516_q ;
wire \regFile~2105_combout ;
wire \regFile~740_q ;
wire \regFile~708_q ;
wire \regFile~676_q ;
wire \regFile~644_q ;
wire \regFile~1096_combout ;
wire \regFile~932_q ;
wire \regFile~836_q ;
wire \regFile~868_q ;
wire \regFile~804_q ;
wire \regFile~772_q ;
wire \regFile~2109_combout ;
wire \regFile~964_q ;
wire \regFile~996feeder_combout ;
wire \regFile~996_q ;
wire \regFile~900_q ;
wire \regFile~1100_combout ;
wire \regFile~484feeder_combout ;
wire \regFile~484_q ;
wire \regFile~420_q ;
wire \regFile~452_q ;
wire \regFile~356feeder_combout ;
wire \regFile~356_q ;
wire \regFile~324_q ;
wire \regFile~292_q ;
wire \regFile~260_q ;
wire \regFile~2101_combout ;
wire \regFile~388_q ;
wire \regFile~1092_combout ;
wire \regFile~228_q ;
wire \regFile~164_q ;
wire \regFile~196_q ;
wire \regFile~68_q ;
wire \regFile~36_q ;
wire \regFile~100_q ;
wire \regFile~2100_combout ;
wire \regFile~132_q ;
wire \regFile~1088_combout ;
wire \readData1~108_combout ;
wire \writeData[5]~input_o ;
wire \regFile~613_q ;
wire \regFile~581_q ;
wire \regFile~549_q ;
wire \regFile~517_q ;
wire \regFile~2118_combout ;
wire \regFile~741feeder_combout ;
wire \regFile~741_q ;
wire \regFile~709_q ;
wire \regFile~677_q ;
wire \regFile~645_q ;
wire \regFile~1112_combout ;
wire \regFile~933feeder_combout ;
wire \regFile~933_q ;
wire \regFile~837_q ;
wire \regFile~869feeder_combout ;
wire \regFile~869_q ;
wire \regFile~805_q ;
wire \regFile~773_q ;
wire \regFile~2122_combout ;
wire \regFile~965_q ;
wire \regFile~997feeder_combout ;
wire \regFile~997_q ;
wire \regFile~901_q ;
wire \regFile~1116_combout ;
wire \regFile~421feeder_combout ;
wire \regFile~421_q ;
wire \regFile~485feeder_combout ;
wire \regFile~485_q ;
wire \regFile~453_q ;
wire \regFile~325_q ;
wire \regFile~293_q ;
wire \regFile~357feeder_combout ;
wire \regFile~357_q ;
wire \regFile~261_q ;
wire \regFile~2114_combout ;
wire \regFile~389_q ;
wire \regFile~1108_combout ;
wire \regFile~37feeder_combout ;
wire \regFile~37_q ;
wire \regFile~101_q ;
wire \regFile~69_q ;
wire \regFile~2113_combout ;
wire \regFile~197_q ;
wire \regFile~229_q ;
wire \regFile~165feeder_combout ;
wire \regFile~165_q ;
wire \regFile~133_q ;
wire \regFile~1104_combout ;
wire \readData1~104_combout ;
wire \writeData[6]~input_o ;
wire \regFile~998_q ;
wire \regFile~966_q ;
wire \regFile~870feeder_combout ;
wire \regFile~870_q ;
wire \regFile~838_q ;
wire \regFile~806feeder_combout ;
wire \regFile~806_q ;
wire \regFile~774_q ;
wire \regFile~2135_combout ;
wire \regFile~934feeder_combout ;
wire \regFile~934_q ;
wire \regFile~902_q ;
wire \regFile~1132_combout ;
wire \regFile~742_q ;
wire \regFile~678_q ;
wire \regFile~710_q ;
wire \regFile~614_q ;
wire \regFile~582_q ;
wire \regFile~550_q ;
wire \regFile~518_q ;
wire \regFile~2131_combout ;
wire \regFile~646_q ;
wire \regFile~1128_combout ;
wire \regFile~422feeder_combout ;
wire \regFile~422_q ;
wire \regFile~454_q ;
wire \regFile~486feeder_combout ;
wire \regFile~486_q ;
wire \regFile~294_q ;
wire \regFile~326_q ;
wire \regFile~358feeder_combout ;
wire \regFile~358_q ;
wire \regFile~262_q ;
wire \regFile~2127_combout ;
wire \regFile~390_q ;
wire \regFile~1124_combout ;
wire \regFile~230feeder_combout ;
wire \regFile~230_q ;
wire \regFile~166feeder_combout ;
wire \regFile~166_q ;
wire \regFile~198_q ;
wire \regFile~70_q ;
wire \regFile~102_q ;
wire \regFile~38_q ;
wire \regFile~2126_combout ;
wire \regFile~134_q ;
wire \regFile~1120_combout ;
wire \readData1~100_combout ;
wire \writeData[7]~input_o ;
wire \regFile~583_q ;
wire \regFile~615_q ;
wire \regFile~551feeder_combout ;
wire \regFile~551_q ;
wire \regFile~519_q ;
wire \regFile~2144_combout ;
wire \regFile~711_q ;
wire \regFile~743feeder_combout ;
wire \regFile~743_q ;
wire \regFile~679feeder_combout ;
wire \regFile~679_q ;
wire \regFile~647_q ;
wire \regFile~1144_combout ;
wire \regFile~999feeder_combout ;
wire \regFile~999_q ;
wire \regFile~967_q ;
wire \regFile~807feeder_combout ;
wire \regFile~807_q ;
wire \regFile~839_q ;
wire \regFile~871feeder_combout ;
wire \regFile~871_q ;
wire \regFile~775_q ;
wire \regFile~2148_combout ;
wire \regFile~935_q ;
wire \regFile~903_q ;
wire \regFile~1148_combout ;
wire \regFile~487feeder_combout ;
wire \regFile~487_q ;
wire \regFile~455_q ;
wire \regFile~327_q ;
wire \regFile~295feeder_combout ;
wire \regFile~295_q ;
wire \regFile~359feeder_combout ;
wire \regFile~359_q ;
wire \regFile~263_q ;
wire \regFile~2140_combout ;
wire \regFile~423feeder_combout ;
wire \regFile~423_q ;
wire \regFile~391_q ;
wire \regFile~1140_combout ;
wire \regFile~71_q ;
wire \regFile~103_q ;
wire \regFile~39feeder_combout ;
wire \regFile~39_q ;
wire \regFile~2139_combout ;
wire \regFile~199_q ;
wire \regFile~231_q ;
wire \regFile~167_q ;
wire \regFile~135_q ;
wire \regFile~1136_combout ;
wire \readData1~96_combout ;
wire \writeData[8]~input_o ;
wire \regFile~488feeder_combout ;
wire \regFile~488_q ;
wire \regFile~296feeder_combout ;
wire \regFile~296_q ;
wire \regFile~328_q ;
wire \regFile~360_q ;
wire \regFile~264_q ;
wire \regFile~2153_combout ;
wire \regFile~456_q ;
wire \regFile~424_q ;
wire \regFile~392_q ;
wire \regFile~1156_combout ;
wire \regFile~744feeder_combout ;
wire \regFile~744_q ;
wire \regFile~712_q ;
wire \regFile~584_q ;
wire \regFile~616_q ;
wire \regFile~552feeder_combout ;
wire \regFile~552_q ;
wire \regFile~520_q ;
wire \regFile~2157_combout ;
wire \regFile~680feeder_combout ;
wire \regFile~680_q ;
wire \regFile~648_q ;
wire \regFile~1160_combout ;
wire \regFile~936feeder_combout ;
wire \regFile~936_q ;
wire \regFile~1000_q ;
wire \regFile~968_q ;
wire \regFile~840_q ;
wire \regFile~808_q ;
wire \regFile~872_q ;
wire \regFile~776_q ;
wire \regFile~2161_combout ;
wire \regFile~904_q ;
wire \regFile~1164_combout ;
wire \regFile~168feeder_combout ;
wire \regFile~168_q ;
wire \regFile~200_q ;
wire \regFile~232_q ;
wire \regFile~40feeder_combout ;
wire \regFile~40_q ;
wire \regFile~104_q ;
wire \regFile~72_q ;
wire \regFile~2152_combout ;
wire \regFile~136_q ;
wire \regFile~1152_combout ;
wire \readData1~92_combout ;
wire \writeData[9]~input_o ;
wire \regFile~745feeder_combout ;
wire \regFile~745_q ;
wire \regFile~713_q ;
wire \regFile~681feeder_combout ;
wire \regFile~681_q ;
wire \regFile~617_q ;
wire \regFile~585_q ;
wire \regFile~553_q ;
wire \regFile~521_q ;
wire \regFile~2170_combout ;
wire \regFile~649_q ;
wire \regFile~1176_combout ;
wire \regFile~489_q ;
wire \regFile~457_q ;
wire \regFile~425feeder_combout ;
wire \regFile~425_q ;
wire \regFile~361_q ;
wire \regFile~329_q ;
wire \regFile~297_q ;
wire \regFile~265_q ;
wire \regFile~2166_combout ;
wire \regFile~393_q ;
wire \regFile~1172_combout ;
wire \regFile~1001feeder_combout ;
wire \regFile~1001_q ;
wire \regFile~969_q ;
wire \regFile~937feeder_combout ;
wire \regFile~937_q ;
wire \regFile~809feeder_combout ;
wire \regFile~809_q ;
wire \regFile~873_q ;
wire \regFile~841_q ;
wire \regFile~777_q ;
wire \regFile~2174_combout ;
wire \regFile~905_q ;
wire \regFile~1180_combout ;
wire \regFile~233feeder_combout ;
wire \regFile~233_q ;
wire \regFile~201_q ;
wire \regFile~41_q ;
wire \regFile~105_q ;
wire \regFile~73_q ;
wire \regFile~2165_combout ;
wire \regFile~169feeder_combout ;
wire \regFile~169_q ;
wire \regFile~137_q ;
wire \regFile~1168_combout ;
wire \readData1~88_combout ;
wire \writeData[10]~input_o ;
wire \regFile~810_q ;
wire \regFile~842_q ;
wire \regFile~874_q ;
wire \regFile~778_q ;
wire \regFile~2187_combout ;
wire \regFile~970_q ;
wire \regFile~1002_q ;
wire \regFile~938feeder_combout ;
wire \regFile~938_q ;
wire \regFile~906_q ;
wire \regFile~1196_combout ;
wire \regFile~554feeder_combout ;
wire \regFile~554_q ;
wire \regFile~618_q ;
wire \regFile~586_q ;
wire \regFile~522_q ;
wire \regFile~2183_combout ;
wire \regFile~714_q ;
wire \regFile~746feeder_combout ;
wire \regFile~746_q ;
wire \regFile~682feeder_combout ;
wire \regFile~682_q ;
wire \regFile~650_q ;
wire \regFile~1192_combout ;
wire \regFile~490feeder_combout ;
wire \regFile~490_q ;
wire \regFile~458_q ;
wire \regFile~298_q ;
wire \regFile~362feeder_combout ;
wire \regFile~362_q ;
wire \regFile~330_q ;
wire \regFile~266_q ;
wire \regFile~2179_combout ;
wire \regFile~426_q ;
wire \regFile~394_q ;
wire \regFile~1188_combout ;
wire \regFile~42feeder_combout ;
wire \regFile~42_q ;
wire \regFile~106_q ;
wire \regFile~74_q ;
wire \regFile~2178_combout ;
wire \regFile~202_q ;
wire \regFile~234_q ;
wire \regFile~170_q ;
wire \regFile~138_q ;
wire \regFile~1184_combout ;
wire \readData1~84_combout ;
wire \writeData[11]~input_o ;
wire \regFile~427_q ;
wire \regFile~491_q ;
wire \regFile~459_q ;
wire \regFile~299feeder_combout ;
wire \regFile~299_q ;
wire \regFile~331_q ;
wire \regFile~363_q ;
wire \regFile~267_q ;
wire \regFile~2192_combout ;
wire \regFile~395_q ;
wire \regFile~1204_combout ;
wire \regFile~747feeder_combout ;
wire \regFile~747_q ;
wire \regFile~715_q ;
wire \regFile~683feeder_combout ;
wire \regFile~683_q ;
wire \regFile~587_q ;
wire \regFile~555feeder_combout ;
wire \regFile~555_q ;
wire \regFile~619_q ;
wire \regFile~523_q ;
wire \regFile~2196_combout ;
wire \regFile~651_q ;
wire \regFile~1208_combout ;
wire \regFile~875_q ;
wire \regFile~843_q ;
wire \regFile~811feeder_combout ;
wire \regFile~811_q ;
wire \regFile~779_q ;
wire \regFile~2200_combout ;
wire \regFile~939feeder_combout ;
wire \regFile~939_q ;
wire \regFile~971_q ;
wire \regFile~1003feeder_combout ;
wire \regFile~1003_q ;
wire \regFile~907_q ;
wire \regFile~1212_combout ;
wire \regFile~235feeder_combout ;
wire \regFile~235_q ;
wire \regFile~203_q ;
wire \regFile~171feeder_combout ;
wire \regFile~171_q ;
wire \regFile~43feeder_combout ;
wire \regFile~43_q ;
wire \regFile~107_q ;
wire \regFile~75_q ;
wire \regFile~2191_combout ;
wire \regFile~139_q ;
wire \regFile~1200_combout ;
wire \readData1~80_combout ;
wire \writeData[12]~input_o ;
wire \regFile~428_q ;
wire \regFile~460_q ;
wire \regFile~492_q ;
wire \regFile~332_q ;
wire \regFile~300feeder_combout ;
wire \regFile~300_q ;
wire \regFile~364_q ;
wire \regFile~268_q ;
wire \regFile~2205_combout ;
wire \regFile~396_q ;
wire \regFile~1220_combout ;
wire \regFile~620_q ;
wire \regFile~588_q ;
wire \regFile~556feeder_combout ;
wire \regFile~556_q ;
wire \regFile~524_q ;
wire \regFile~2209_combout ;
wire \regFile~716_q ;
wire \regFile~748_q ;
wire \regFile~684_q ;
wire \regFile~652_q ;
wire \regFile~1224_combout ;
wire \regFile~876_q ;
wire \regFile~844_q ;
wire \regFile~812_q ;
wire \regFile~780_q ;
wire \regFile~2213_combout ;
wire \regFile~972_q ;
wire \regFile~940feeder_combout ;
wire \regFile~940_q ;
wire \regFile~1004_q ;
wire \regFile~908_q ;
wire \regFile~1228_combout ;
wire \regFile~172feeder_combout ;
wire \regFile~172_q ;
wire \regFile~204_q ;
wire \regFile~44_q ;
wire \regFile~76_q ;
wire \regFile~108_q ;
wire \regFile~2204_combout ;
wire \regFile~236_q ;
wire \regFile~140_q ;
wire \regFile~1216_combout ;
wire \readData1~76_combout ;
wire \writeData[13]~input_o ;
wire \regFile~429feeder_combout ;
wire \regFile~429_q ;
wire \regFile~493feeder_combout ;
wire \regFile~493_q ;
wire \regFile~461_q ;
wire \regFile~333_q ;
wire \regFile~301feeder_combout ;
wire \regFile~301_q ;
wire \regFile~365feeder_combout ;
wire \regFile~365_q ;
wire \regFile~269_q ;
wire \regFile~2218_combout ;
wire \regFile~397_q ;
wire \regFile~1236_combout ;
wire \regFile~685feeder_combout ;
wire \regFile~685_q ;
wire \regFile~717_q ;
wire \regFile~749feeder_combout ;
wire \regFile~749_q ;
wire \regFile~557_q ;
wire \regFile~589_q ;
wire \regFile~621feeder_combout ;
wire \regFile~621_q ;
wire \regFile~525_q ;
wire \regFile~2222_combout ;
wire \regFile~653_q ;
wire \regFile~1240_combout ;
wire \regFile~1005_q ;
wire \regFile~941feeder_combout ;
wire \regFile~941_q ;
wire \regFile~973_q ;
wire \regFile~845_q ;
wire \regFile~877_q ;
wire \regFile~813feeder_combout ;
wire \regFile~813_q ;
wire \regFile~781_q ;
wire \regFile~2226_combout ;
wire \regFile~909_q ;
wire \regFile~1244_combout ;
wire \regFile~173_q ;
wire \regFile~205_q ;
wire \regFile~77_q ;
wire \regFile~109_q ;
wire \regFile~45feeder_combout ;
wire \regFile~45_q ;
wire \regFile~2217_combout ;
wire \regFile~237_q ;
wire \regFile~141_q ;
wire \regFile~1232_combout ;
wire \readData1~72_combout ;
wire \writeData[14]~input_o ;
wire \regFile~1006feeder_combout ;
wire \regFile~1006_q ;
wire \regFile~974_q ;
wire \regFile~942feeder_combout ;
wire \regFile~942_q ;
wire \regFile~846_q ;
wire \regFile~878_q ;
wire \regFile~814_q ;
wire \regFile~782_q ;
wire \regFile~2239_combout ;
wire \regFile~910_q ;
wire \regFile~1260_combout ;
wire \regFile~750_q ;
wire \regFile~686_q ;
wire \regFile~718_q ;
wire \regFile~590_q ;
wire \regFile~622feeder_combout ;
wire \regFile~622_q ;
wire \regFile~558feeder_combout ;
wire \regFile~558_q ;
wire \regFile~526_q ;
wire \regFile~2235_combout ;
wire \regFile~654_q ;
wire \regFile~1256_combout ;
wire \regFile~430_q ;
wire \regFile~462_q ;
wire \regFile~494_q ;
wire \regFile~366_q ;
wire \regFile~334_q ;
wire \regFile~302_q ;
wire \regFile~270_q ;
wire \regFile~2231_combout ;
wire \regFile~398_q ;
wire \regFile~1252_combout ;
wire \regFile~174feeder_combout ;
wire \regFile~174_q ;
wire \regFile~206_q ;
wire \regFile~238feeder_combout ;
wire \regFile~238_q ;
wire \regFile~78_q ;
wire \regFile~110_q ;
wire \regFile~46feeder_combout ;
wire \regFile~46_q ;
wire \regFile~2230_combout ;
wire \regFile~142_q ;
wire \regFile~1248_combout ;
wire \readData1~68_combout ;
wire \writeData[15]~input_o ;
wire \regFile~367feeder_combout ;
wire \regFile~367_q ;
wire \regFile~335_q ;
wire \regFile~303_q ;
wire \regFile~271_q ;
wire \regFile~2244_combout ;
wire \regFile~463_q ;
wire \regFile~431feeder_combout ;
wire \regFile~431_q ;
wire \regFile~495feeder_combout ;
wire \regFile~495_q ;
wire \regFile~399_q ;
wire \regFile~1268_combout ;
wire \regFile~687_q ;
wire \regFile~719_q ;
wire \regFile~751_q ;
wire \regFile~623feeder_combout ;
wire \regFile~623_q ;
wire \regFile~559feeder_combout ;
wire \regFile~559_q ;
wire \regFile~591_q ;
wire \regFile~527_q ;
wire \regFile~2248_combout ;
wire \regFile~655_q ;
wire \regFile~1272_combout ;
wire \regFile~847_q ;
wire \regFile~815_q ;
wire \regFile~879_q ;
wire \regFile~783_q ;
wire \regFile~2252_combout ;
wire \regFile~975_q ;
wire \regFile~1007feeder_combout ;
wire \regFile~1007_q ;
wire \regFile~943feeder_combout ;
wire \regFile~943_q ;
wire \regFile~911_q ;
wire \regFile~1276_combout ;
wire \regFile~239feeder_combout ;
wire \regFile~239_q ;
wire \regFile~175feeder_combout ;
wire \regFile~175_q ;
wire \regFile~207_q ;
wire \regFile~47feeder_combout ;
wire \regFile~47_q ;
wire \regFile~111_q ;
wire \regFile~79_q ;
wire \regFile~2243_combout ;
wire \regFile~143_q ;
wire \regFile~1264_combout ;
wire \readData1~64_combout ;
wire \writeData[16]~input_o ;
wire \regFile~752_q ;
wire \regFile~720_q ;
wire \regFile~592_q ;
wire \regFile~624feeder_combout ;
wire \regFile~624_q ;
wire \regFile~560feeder_combout ;
wire \regFile~560_q ;
wire \regFile~528_q ;
wire \regFile~2261_combout ;
wire \regFile~688feeder_combout ;
wire \regFile~688_q ;
wire \regFile~656_q ;
wire \regFile~1288_combout ;
wire \regFile~1008_q ;
wire \regFile~944_q ;
wire \regFile~976_q ;
wire \regFile~848_q ;
wire \regFile~880feeder_combout ;
wire \regFile~880_q ;
wire \regFile~816feeder_combout ;
wire \regFile~816_q ;
wire \regFile~784_q ;
wire \regFile~2265_combout ;
wire \regFile~912_q ;
wire \regFile~1292_combout ;
wire \regFile~304_q ;
wire \regFile~336_q ;
wire \regFile~368feeder_combout ;
wire \regFile~368_q ;
wire \regFile~272_q ;
wire \regFile~2257_combout ;
wire \regFile~464_q ;
wire \regFile~432_q ;
wire \regFile~496feeder_combout ;
wire \regFile~496_q ;
wire \regFile~400_q ;
wire \regFile~1284_combout ;
wire \regFile~48feeder_combout ;
wire \regFile~48_q ;
wire \regFile~112_q ;
wire \regFile~80_q ;
wire \regFile~2256_combout ;
wire \regFile~176_q ;
wire \regFile~208_q ;
wire \regFile~240feeder_combout ;
wire \regFile~240_q ;
wire \regFile~144_q ;
wire \regFile~1280_combout ;
wire \readData1~60_combout ;
wire \writeData[17]~input_o ;
wire \regFile~689feeder_combout ;
wire \regFile~689_q ;
wire \regFile~721_q ;
wire \regFile~753feeder_combout ;
wire \regFile~753_q ;
wire \regFile~561_q ;
wire \regFile~593_q ;
wire \regFile~625feeder_combout ;
wire \regFile~625_q ;
wire \regFile~529_q ;
wire \regFile~2274_combout ;
wire \regFile~657_q ;
wire \regFile~1304_combout ;
wire \regFile~369_q ;
wire \regFile~337_q ;
wire \regFile~305_q ;
wire \regFile~273_q ;
wire \regFile~2270_combout ;
wire \regFile~465_q ;
wire \regFile~497_q ;
wire \regFile~433_q ;
wire \regFile~401_q ;
wire \regFile~1300_combout ;
wire \regFile~945feeder_combout ;
wire \regFile~945_q ;
wire \regFile~849_q ;
wire \regFile~817_q ;
wire \regFile~881feeder_combout ;
wire \regFile~881_q ;
wire \regFile~785_q ;
wire \regFile~2278_combout ;
wire \regFile~977_q ;
wire \regFile~1009feeder_combout ;
wire \regFile~1009_q ;
wire \regFile~913_q ;
wire \regFile~1308_combout ;
wire \regFile~241feeder_combout ;
wire \regFile~241_q ;
wire \regFile~209_q ;
wire \regFile~81_q ;
wire \regFile~113_q ;
wire \regFile~49feeder_combout ;
wire \regFile~49_q ;
wire \regFile~2269_combout ;
wire \regFile~177feeder_combout ;
wire \regFile~177_q ;
wire \regFile~145_q ;
wire \regFile~1296_combout ;
wire \readData1~56_combout ;
wire \writeData[18]~input_o ;
wire \regFile~882feeder_combout ;
wire \regFile~882_q ;
wire \regFile~850_q ;
wire \regFile~818_q ;
wire \regFile~786_q ;
wire \regFile~2291_combout ;
wire \regFile~978_q ;
wire \regFile~1010feeder_combout ;
wire \regFile~1010_q ;
wire \regFile~946feeder_combout ;
wire \regFile~946_q ;
wire \regFile~914_q ;
wire \regFile~1324_combout ;
wire \regFile~690_q ;
wire \regFile~722_q ;
wire \regFile~594_q ;
wire \regFile~626feeder_combout ;
wire \regFile~626_q ;
wire \regFile~562feeder_combout ;
wire \regFile~562_q ;
wire \regFile~530_q ;
wire \regFile~2287_combout ;
wire \regFile~754feeder_combout ;
wire \regFile~754_q ;
wire \regFile~658_q ;
wire \regFile~1320_combout ;
wire \regFile~434_q ;
wire \regFile~466_q ;
wire \regFile~498_q ;
wire \regFile~338_q ;
wire \regFile~370feeder_combout ;
wire \regFile~370_q ;
wire \regFile~306feeder_combout ;
wire \regFile~306_q ;
wire \regFile~274_q ;
wire \regFile~2283_combout ;
wire \regFile~402_q ;
wire \regFile~1316_combout ;
wire \regFile~178_q ;
wire \regFile~210_q ;
wire \regFile~242_q ;
wire \regFile~82_q ;
wire \regFile~114_q ;
wire \regFile~50feeder_combout ;
wire \regFile~50_q ;
wire \regFile~2282_combout ;
wire \regFile~146_q ;
wire \regFile~1312_combout ;
wire \readData1~52_combout ;
wire \writeData[19]~input_o ;
wire \regFile~755feeder_combout ;
wire \regFile~755_q ;
wire \regFile~723_q ;
wire \regFile~563feeder_combout ;
wire \regFile~563_q ;
wire \regFile~627_q ;
wire \regFile~595_q ;
wire \regFile~531_q ;
wire \regFile~2300_combout ;
wire \regFile~691feeder_combout ;
wire \regFile~691_q ;
wire \regFile~659_q ;
wire \regFile~1336_combout ;
wire \regFile~1011feeder_combout ;
wire \regFile~1011_q ;
wire \regFile~883feeder_combout ;
wire \regFile~883_q ;
wire \regFile~851_q ;
wire \regFile~819_q ;
wire \regFile~787_q ;
wire \regFile~2304_combout ;
wire \regFile~979_q ;
wire \regFile~947_q ;
wire \regFile~915_q ;
wire \regFile~1340_combout ;
wire \regFile~499feeder_combout ;
wire \regFile~499_q ;
wire \regFile~435feeder_combout ;
wire \regFile~435_q ;
wire \regFile~467_q ;
wire \regFile~339_q ;
wire \regFile~307feeder_combout ;
wire \regFile~307_q ;
wire \regFile~371feeder_combout ;
wire \regFile~371_q ;
wire \regFile~275_q ;
wire \regFile~2296_combout ;
wire \regFile~403_q ;
wire \regFile~1332_combout ;
wire \regFile~243feeder_combout ;
wire \regFile~243_q ;
wire \regFile~211_q ;
wire \regFile~83_q ;
wire \regFile~115_q ;
wire \regFile~51feeder_combout ;
wire \regFile~51_q ;
wire \regFile~2295_combout ;
wire \regFile~179feeder_combout ;
wire \regFile~179_q ;
wire \regFile~147_q ;
wire \regFile~1328_combout ;
wire \readData1~48_combout ;
wire \writeData[20]~input_o ;
wire \regFile~1012feeder_combout ;
wire \regFile~1012_q ;
wire \regFile~852_q ;
wire \regFile~820_q ;
wire \regFile~884feeder_combout ;
wire \regFile~884_q ;
wire \regFile~788_q ;
wire \regFile~2317_combout ;
wire \regFile~980_q ;
wire \regFile~948feeder_combout ;
wire \regFile~948_q ;
wire \regFile~916_q ;
wire \regFile~1356_combout ;
wire \regFile~308_q ;
wire \regFile~340_q ;
wire \regFile~372feeder_combout ;
wire \regFile~372_q ;
wire \regFile~276_q ;
wire \regFile~2309_combout ;
wire \regFile~500feeder_combout ;
wire \regFile~500_q ;
wire \regFile~468_q ;
wire \regFile~436feeder_combout ;
wire \regFile~436_q ;
wire \regFile~404_q ;
wire \regFile~1348_combout ;
wire \regFile~596_q ;
wire \regFile~628feeder_combout ;
wire \regFile~628_q ;
wire \regFile~564feeder_combout ;
wire \regFile~564_q ;
wire \regFile~532_q ;
wire \regFile~2313_combout ;
wire \regFile~724_q ;
wire \regFile~692_q ;
wire \regFile~756_q ;
wire \regFile~660_q ;
wire \regFile~1352_combout ;
wire \regFile~244_q ;
wire \regFile~52feeder_combout ;
wire \regFile~52_q ;
wire \regFile~116_q ;
wire \regFile~84_q ;
wire \regFile~2308_combout ;
wire \regFile~212_q ;
wire \regFile~180feeder_combout ;
wire \regFile~180_q ;
wire \regFile~148_q ;
wire \regFile~1344_combout ;
wire \readData1~44_combout ;
wire \writeData[21]~input_o ;
wire \regFile~949feeder_combout ;
wire \regFile~949_q ;
wire \regFile~981_q ;
wire \regFile~1013_q ;
wire \regFile~853_q ;
wire \regFile~885_q ;
wire \regFile~821_q ;
wire \regFile~789_q ;
wire \regFile~2330_combout ;
wire \regFile~917_q ;
wire \regFile~1372_combout ;
wire \regFile~757_q ;
wire \regFile~725_q ;
wire \regFile~629feeder_combout ;
wire \regFile~629_q ;
wire \regFile~565_q ;
wire \regFile~597_q ;
wire \regFile~533_q ;
wire \regFile~2326_combout ;
wire \regFile~693feeder_combout ;
wire \regFile~693_q ;
wire \regFile~661_q ;
wire \regFile~1368_combout ;
wire \regFile~437_q ;
wire \regFile~469_q ;
wire \regFile~309_q ;
wire \regFile~341_q ;
wire \regFile~373_q ;
wire \regFile~277_q ;
wire \regFile~2322_combout ;
wire \regFile~501_q ;
wire \regFile~405_q ;
wire \regFile~1364_combout ;
wire \regFile~85_q ;
wire \regFile~117_q ;
wire \regFile~53_q ;
wire \regFile~2321_combout ;
wire \regFile~181feeder_combout ;
wire \regFile~181_q ;
wire \regFile~213_q ;
wire \regFile~245feeder_combout ;
wire \regFile~245_q ;
wire \regFile~149_q ;
wire \regFile~1360_combout ;
wire \readData1~40_combout ;
wire \writeData[22]~input_o ;
wire \regFile~758_q ;
wire \regFile~726_q ;
wire \regFile~566feeder_combout ;
wire \regFile~566_q ;
wire \regFile~598_q ;
wire \regFile~630_q ;
wire \regFile~534_q ;
wire \regFile~2339_combout ;
wire \regFile~694_q ;
wire \regFile~662_q ;
wire \regFile~1384_combout ;
wire \regFile~342_q ;
wire \regFile~310_q ;
wire \regFile~374_q ;
wire \regFile~278_q ;
wire \regFile~2335_combout ;
wire \regFile~470_q ;
wire \regFile~438_q ;
wire \regFile~502_q ;
wire \regFile~406_q ;
wire \regFile~1380_combout ;
wire \regFile~950feeder_combout ;
wire \regFile~950_q ;
wire \regFile~1014_q ;
wire \regFile~982_q ;
wire \regFile~854_q ;
wire \regFile~886_q ;
wire \regFile~822_q ;
wire \regFile~790_q ;
wire \regFile~2343_combout ;
wire \regFile~918_q ;
wire \regFile~1388_combout ;
wire \regFile~86_q ;
wire \regFile~118_q ;
wire \regFile~54_q ;
wire \regFile~2334_combout ;
wire \regFile~214_q ;
wire \regFile~246feeder_combout ;
wire \regFile~246_q ;
wire \regFile~182_q ;
wire \regFile~150_q ;
wire \regFile~1376_combout ;
wire \readData1~36_combout ;
wire \writeData[23]~input_o ;
wire \regFile~951feeder_combout ;
wire \regFile~951_q ;
wire \regFile~983_q ;
wire \regFile~1015feeder_combout ;
wire \regFile~1015_q ;
wire \regFile~887_q ;
wire \regFile~855_q ;
wire \regFile~823feeder_combout ;
wire \regFile~823_q ;
wire \regFile~791_q ;
wire \regFile~2356_combout ;
wire \regFile~919_q ;
wire \regFile~1404_combout ;
wire \regFile~631_q ;
wire \regFile~599_q ;
wire \regFile~567feeder_combout ;
wire \regFile~567_q ;
wire \regFile~535_q ;
wire \regFile~2352_combout ;
wire \regFile~727_q ;
wire \regFile~759_q ;
wire \regFile~695feeder_combout ;
wire \regFile~695_q ;
wire \regFile~663_q ;
wire \regFile~1400_combout ;
wire \regFile~503_q ;
wire \regFile~439_q ;
wire \regFile~471_q ;
wire \regFile~311feeder_combout ;
wire \regFile~311_q ;
wire \regFile~343_q ;
wire \regFile~375feeder_combout ;
wire \regFile~375_q ;
wire \regFile~279_q ;
wire \regFile~2348_combout ;
wire \regFile~407_q ;
wire \regFile~1396_combout ;
wire \regFile~55feeder_combout ;
wire \regFile~55_q ;
wire \regFile~87_q ;
wire \regFile~119_q ;
wire \regFile~2347_combout ;
wire \regFile~215_q ;
wire \regFile~247_q ;
wire \regFile~183feeder_combout ;
wire \regFile~183_q ;
wire \regFile~151_q ;
wire \regFile~1392_combout ;
wire \readData1~32_combout ;
wire \writeData[24]~input_o ;
wire \regFile~824_q ;
wire \regFile~856_q ;
wire \regFile~888_q ;
wire \regFile~792_q ;
wire \regFile~2369_combout ;
wire \regFile~984_q ;
wire \regFile~952feeder_combout ;
wire \regFile~952_q ;
wire \regFile~1016_q ;
wire \regFile~920_q ;
wire \regFile~1420_combout ;
wire \regFile~760feeder_combout ;
wire \regFile~760_q ;
wire \regFile~728_q ;
wire \regFile~696_q ;
wire \regFile~600_q ;
wire \regFile~632feeder_combout ;
wire \regFile~632_q ;
wire \regFile~568feeder_combout ;
wire \regFile~568_q ;
wire \regFile~536_q ;
wire \regFile~2365_combout ;
wire \regFile~664_q ;
wire \regFile~1416_combout ;
wire \regFile~504_q ;
wire \regFile~472_q ;
wire \regFile~440_q ;
wire \regFile~376_q ;
wire \regFile~344_q ;
wire \regFile~312feeder_combout ;
wire \regFile~312_q ;
wire \regFile~280_q ;
wire \regFile~2361_combout ;
wire \regFile~408_q ;
wire \regFile~1412_combout ;
wire \regFile~248_q ;
wire \regFile~216_q ;
wire \regFile~184_q ;
wire \regFile~56feeder_combout ;
wire \regFile~56_q ;
wire \regFile~120_q ;
wire \regFile~88_q ;
wire \regFile~2360_combout ;
wire \regFile~152_q ;
wire \regFile~1408_combout ;
wire \readData1~28_combout ;
wire \writeData[25]~input_o ;
wire \regFile~441_q ;
wire \regFile~473_q ;
wire \regFile~345_q ;
wire \regFile~313feeder_combout ;
wire \regFile~313_q ;
wire \regFile~377feeder_combout ;
wire \regFile~377_q ;
wire \regFile~281_q ;
wire \regFile~2374_combout ;
wire \regFile~505_q ;
wire \regFile~409_q ;
wire \regFile~1428_combout ;
wire \regFile~697feeder_combout ;
wire \regFile~697_q ;
wire \regFile~761_q ;
wire \regFile~729_q ;
wire \regFile~633_q ;
wire \regFile~601_q ;
wire \regFile~569feeder_combout ;
wire \regFile~569_q ;
wire \regFile~537_q ;
wire \regFile~2378_combout ;
wire \regFile~665_q ;
wire \regFile~1432_combout ;
wire \regFile~857_q ;
wire \regFile~825feeder_combout ;
wire \regFile~825_q ;
wire \regFile~889_q ;
wire \regFile~793_q ;
wire \regFile~2382_combout ;
wire \regFile~985_q ;
wire \regFile~1017feeder_combout ;
wire \regFile~1017_q ;
wire \regFile~953_q ;
wire \regFile~921_q ;
wire \regFile~1436_combout ;
wire \regFile~185feeder_combout ;
wire \regFile~185_q ;
wire \regFile~249feeder_combout ;
wire \regFile~249_q ;
wire \regFile~217_q ;
wire \regFile~89_q ;
wire \regFile~121_q ;
wire \regFile~57feeder_combout ;
wire \regFile~57_q ;
wire \regFile~2373_combout ;
wire \regFile~153_q ;
wire \regFile~1424_combout ;
wire \readData1~24_combout ;
wire \writeData[26]~input_o ;
wire \regFile~1018feeder_combout ;
wire \regFile~1018_q ;
wire \regFile~986_q ;
wire \regFile~954_q ;
wire \regFile~858_q ;
wire \regFile~890feeder_combout ;
wire \regFile~890_q ;
wire \regFile~826feeder_combout ;
wire \regFile~826_q ;
wire \regFile~794_q ;
wire \regFile~2395_combout ;
wire \regFile~922_q ;
wire \regFile~1452_combout ;
wire \regFile~698feeder_combout ;
wire \regFile~698_q ;
wire \regFile~730_q ;
wire \regFile~634_q ;
wire \regFile~602_q ;
wire \regFile~570_q ;
wire \regFile~538_q ;
wire \regFile~2391_combout ;
wire \regFile~762feeder_combout ;
wire \regFile~762_q ;
wire \regFile~666_q ;
wire \regFile~1448_combout ;
wire \regFile~506feeder_combout ;
wire \regFile~506_q ;
wire \regFile~474_q ;
wire \regFile~346_q ;
wire \regFile~378_q ;
wire \regFile~314_q ;
wire \regFile~282_q ;
wire \regFile~2387_combout ;
wire \regFile~442feeder_combout ;
wire \regFile~442_q ;
wire \regFile~410_q ;
wire \regFile~1444_combout ;
wire \regFile~250_q ;
wire \regFile~186_q ;
wire \regFile~218_q ;
wire \regFile~90_q ;
wire \regFile~122_q ;
wire \regFile~58_q ;
wire \regFile~2386_combout ;
wire \regFile~154_q ;
wire \regFile~1440_combout ;
wire \readData1~20_combout ;
wire \writeData[27]~input_o ;
wire \regFile~763_q ;
wire \regFile~699feeder_combout ;
wire \regFile~699_q ;
wire \regFile~731_q ;
wire \regFile~603_q ;
wire \regFile~571feeder_combout ;
wire \regFile~571_q ;
wire \regFile~635_q ;
wire \regFile~539_q ;
wire \regFile~2404_combout ;
wire \regFile~667_q ;
wire \regFile~1464_combout ;
wire \regFile~507feeder_combout ;
wire \regFile~507_q ;
wire \regFile~443feeder_combout ;
wire \regFile~443_q ;
wire \regFile~475_q ;
wire \regFile~347_q ;
wire \regFile~315feeder_combout ;
wire \regFile~315_q ;
wire \regFile~379feeder_combout ;
wire \regFile~379_q ;
wire \regFile~283_q ;
wire \regFile~2400_combout ;
wire \regFile~411_q ;
wire \regFile~1460_combout ;
wire \regFile~955_q ;
wire \regFile~891feeder_combout ;
wire \regFile~891_q ;
wire \regFile~859_q ;
wire \regFile~827feeder_combout ;
wire \regFile~827_q ;
wire \regFile~795_q ;
wire \regFile~2408_combout ;
wire \regFile~987_q ;
wire \regFile~1019feeder_combout ;
wire \regFile~1019_q ;
wire \regFile~923_q ;
wire \regFile~1468_combout ;
wire \regFile~251_q ;
wire \regFile~219_q ;
wire \regFile~187_q ;
wire \regFile~59feeder_combout ;
wire \regFile~59_q ;
wire \regFile~123_q ;
wire \regFile~91_q ;
wire \regFile~2399_combout ;
wire \regFile~155_q ;
wire \regFile~1456_combout ;
wire \readData1~16_combout ;
wire \writeData[28]~input_o ;
wire \regFile~1020_q ;
wire \regFile~988_q ;
wire \regFile~892feeder_combout ;
wire \regFile~892_q ;
wire \regFile~860_q ;
wire \regFile~828feeder_combout ;
wire \regFile~828_q ;
wire \regFile~796_q ;
wire \regFile~2421_combout ;
wire \regFile~956feeder_combout ;
wire \regFile~956_q ;
wire \regFile~924_q ;
wire \regFile~1484_combout ;
wire \regFile~572feeder_combout ;
wire \regFile~572_q ;
wire \regFile~604_q ;
wire \regFile~636feeder_combout ;
wire \regFile~636_q ;
wire \regFile~540_q ;
wire \regFile~2417_combout ;
wire \regFile~700_q ;
wire \regFile~732_q ;
wire \regFile~764feeder_combout ;
wire \regFile~764_q ;
wire \regFile~668_q ;
wire \regFile~1480_combout ;
wire \regFile~444feeder_combout ;
wire \regFile~444_q ;
wire \regFile~476_q ;
wire \regFile~508feeder_combout ;
wire \regFile~508_q ;
wire \regFile~348_q ;
wire \regFile~316_q ;
wire \regFile~380_q ;
wire \regFile~284_q ;
wire \regFile~2413_combout ;
wire \regFile~412_q ;
wire \regFile~1476_combout ;
wire \regFile~252_q ;
wire \regFile~220_q ;
wire \regFile~92_q ;
wire \regFile~124_q ;
wire \regFile~60feeder_combout ;
wire \regFile~60_q ;
wire \regFile~2412_combout ;
wire \regFile~188_q ;
wire \regFile~156_q ;
wire \regFile~1472_combout ;
wire \readData1~12_combout ;
wire \writeData[29]~input_o ;
wire \regFile~701feeder_combout ;
wire \regFile~701_q ;
wire \regFile~765feeder_combout ;
wire \regFile~765_q ;
wire \regFile~733_q ;
wire \regFile~637feeder_combout ;
wire \regFile~637_q ;
wire \regFile~605_q ;
wire \regFile~573feeder_combout ;
wire \regFile~573_q ;
wire \regFile~541_q ;
wire \regFile~2430_combout ;
wire \regFile~669_q ;
wire \regFile~1496_combout ;
wire \regFile~957feeder_combout ;
wire \regFile~957_q ;
wire \regFile~989_q ;
wire \regFile~861_q ;
wire \regFile~893_q ;
wire \regFile~829feeder_combout ;
wire \regFile~829_q ;
wire \regFile~797_q ;
wire \regFile~2434_combout ;
wire \regFile~1021feeder_combout ;
wire \regFile~1021_q ;
wire \regFile~925_q ;
wire \regFile~1500_combout ;
wire \regFile~445_q ;
wire \regFile~477_q ;
wire \regFile~509_q ;
wire \regFile~349_q ;
wire \regFile~317feeder_combout ;
wire \regFile~317_q ;
wire \regFile~381feeder_combout ;
wire \regFile~381_q ;
wire \regFile~285_q ;
wire \regFile~2426_combout ;
wire \regFile~413_q ;
wire \regFile~1492_combout ;
wire \regFile~189feeder_combout ;
wire \regFile~189_q ;
wire \regFile~221_q ;
wire \regFile~253feeder_combout ;
wire \regFile~253_q ;
wire \regFile~61_q ;
wire \regFile~125_q ;
wire \regFile~93_q ;
wire \regFile~2425_combout ;
wire \regFile~157_q ;
wire \regFile~1488_combout ;
wire \readData1~8_combout ;
wire \writeData[30]~input_o ;
wire \regFile~766_q ;
wire \regFile~702_q ;
wire \regFile~734_q ;
wire \regFile~638feeder_combout ;
wire \regFile~638_q ;
wire \regFile~606_q ;
wire \regFile~574feeder_combout ;
wire \regFile~574_q ;
wire \regFile~542_q ;
wire \regFile~2443_combout ;
wire \regFile~670_q ;
wire \regFile~1512_combout ;
wire \regFile~350_q ;
wire \regFile~382feeder_combout ;
wire \regFile~382_q ;
wire \regFile~318_q ;
wire \regFile~286_q ;
wire \regFile~2439_combout ;
wire \regFile~478_q ;
wire \regFile~510_q ;
wire \regFile~446_q ;
wire \regFile~414_q ;
wire \regFile~1508_combout ;
wire \regFile~958feeder_combout ;
wire \regFile~958_q ;
wire \regFile~894feeder_combout ;
wire \regFile~894_q ;
wire \regFile~862_q ;
wire \regFile~830feeder_combout ;
wire \regFile~830_q ;
wire \regFile~798_q ;
wire \regFile~2447_combout ;
wire \regFile~990_q ;
wire \regFile~1022_q ;
wire \regFile~926_q ;
wire \regFile~1516_combout ;
wire \regFile~254feeder_combout ;
wire \regFile~254_q ;
wire \regFile~222_q ;
wire \regFile~190feeder_combout ;
wire \regFile~190_q ;
wire \regFile~62feeder_combout ;
wire \regFile~62_q ;
wire \regFile~126_q ;
wire \regFile~94_q ;
wire \regFile~2438_combout ;
wire \regFile~158_q ;
wire \regFile~1504_combout ;
wire \readData1~4_combout ;
wire \writeData[31]~input_o ;
wire \regFile~703feeder_combout ;
wire \regFile~703_q ;
wire \regFile~735_q ;
wire \regFile~607_q ;
wire \regFile~639feeder_combout ;
wire \regFile~639_q ;
wire \regFile~575feeder_combout ;
wire \regFile~575_q ;
wire \regFile~543_q ;
wire \regFile~2456_combout ;
wire \regFile~767feeder_combout ;
wire \regFile~767_q ;
wire \regFile~671_q ;
wire \regFile~1528_combout ;
wire \regFile~511_q ;
wire \regFile~351_q ;
wire \regFile~319feeder_combout ;
wire \regFile~319_q ;
wire \regFile~383feeder_combout ;
wire \regFile~383_q ;
wire \regFile~287_q ;
wire \regFile~2452_combout ;
wire \regFile~479_q ;
wire \regFile~447_q ;
wire \regFile~415_q ;
wire \regFile~1524_combout ;
wire \regFile~1023feeder_combout ;
wire \regFile~1023_q ;
wire \regFile~991_q ;
wire \regFile~831feeder_combout ;
wire \regFile~831_q ;
wire \regFile~863_q ;
wire \regFile~895feeder_combout ;
wire \regFile~895_q ;
wire \regFile~799_q ;
wire \regFile~2460_combout ;
wire \regFile~959feeder_combout ;
wire \regFile~959_q ;
wire \regFile~927_q ;
wire \regFile~1532_combout ;
wire \regFile~191_q ;
wire \regFile~223_q ;
wire \regFile~95_q ;
wire \regFile~127_q ;
wire \regFile~63_q ;
wire \regFile~2451_combout ;
wire \regFile~255feeder_combout ;
wire \regFile~255_q ;
wire \regFile~159_q ;
wire \regFile~1520_combout ;
wire \readData1~0_combout ;
wire \readAddr2[0]~input_o ;
wire \readAddr2[2]~input_o ;
wire \readAddr2[1]~input_o ;
wire \regFile~2465_combout ;
wire \regFile~1540_combout ;
wire \readAddr2[3]~input_o ;
wire \regFile~2469_combout ;
wire \regFile~1544_combout ;
wire \regFile~2473_combout ;
wire \regFile~1548_combout ;
wire \readAddr2[4]~input_o ;
wire \Equal1~0_combout ;
wire \regFile~2464_combout ;
wire \regFile~1536_combout ;
wire \readData2~124_combout ;
wire \regFile~2478_combout ;
wire \regFile~1556_combout ;
wire \regFile~2482_combout ;
wire \regFile~1560_combout ;
wire \regFile~2486_combout ;
wire \regFile~1564_combout ;
wire \regFile~2477_combout ;
wire \regFile~1552_combout ;
wire \readData2~120_combout ;
wire \regFile~2495_combout ;
wire \regFile~1576_combout ;
wire \regFile~2499_combout ;
wire \regFile~1580_combout ;
wire \regFile~2491_combout ;
wire \regFile~1572_combout ;
wire \regFile~2490_combout ;
wire \regFile~1568_combout ;
wire \readData2~116_combout ;
wire \regFile~2512_combout ;
wire \regFile~1596_combout ;
wire \regFile~2504_combout ;
wire \regFile~1588_combout ;
wire \regFile~2508_combout ;
wire \regFile~1592_combout ;
wire \regFile~2503_combout ;
wire \regFile~1584_combout ;
wire \readData2~112_combout ;
wire \regFile~2517_combout ;
wire \regFile~1604_combout ;
wire \regFile~2521_combout ;
wire \regFile~1608_combout ;
wire \regFile~2525_combout ;
wire \regFile~1612_combout ;
wire \regFile~2516_combout ;
wire \regFile~1600_combout ;
wire \readData2~108_combout ;
wire \regFile~2530_combout ;
wire \regFile~1620_combout ;
wire \regFile~2534_combout ;
wire \regFile~1624_combout ;
wire \regFile~2538_combout ;
wire \regFile~1628_combout ;
wire \regFile~2529_combout ;
wire \regFile~1616_combout ;
wire \readData2~104_combout ;
wire \regFile~2543_combout ;
wire \regFile~1636_combout ;
wire \regFile~2551_combout ;
wire \regFile~1644_combout ;
wire \regFile~2547_combout ;
wire \regFile~1640_combout ;
wire \regFile~2542_combout ;
wire \regFile~1632_combout ;
wire \readData2~100_combout ;
wire \regFile~2564_combout ;
wire \regFile~1660_combout ;
wire \regFile~2560_combout ;
wire \regFile~1656_combout ;
wire \regFile~2556_combout ;
wire \regFile~1652_combout ;
wire \regFile~2555_combout ;
wire \regFile~1648_combout ;
wire \readData2~96_combout ;
wire \regFile~2573_combout ;
wire \regFile~1672_combout ;
wire \regFile~2577_combout ;
wire \regFile~1676_combout ;
wire \regFile~2569_combout ;
wire \regFile~1668_combout ;
wire \regFile~2568_combout ;
wire \regFile~1664_combout ;
wire \readData2~92_combout ;
wire \regFile~2586_combout ;
wire \regFile~1688_combout ;
wire \regFile~2590_combout ;
wire \regFile~1692_combout ;
wire \regFile~2582_combout ;
wire \regFile~1684_combout ;
wire \regFile~2581_combout ;
wire \regFile~1680_combout ;
wire \readData2~88_combout ;
wire \regFile~2599_combout ;
wire \regFile~1704_combout ;
wire \regFile~2603_combout ;
wire \regFile~1708_combout ;
wire \regFile~2595_combout ;
wire \regFile~1700_combout ;
wire \regFile~2594_combout ;
wire \regFile~1696_combout ;
wire \readData2~84_combout ;
wire \regFile~2608_combout ;
wire \regFile~1716_combout ;
wire \regFile~2612_combout ;
wire \regFile~1720_combout ;
wire \regFile~2616_combout ;
wire \regFile~1724_combout ;
wire \regFile~2607_combout ;
wire \regFile~1712_combout ;
wire \readData2~80_combout ;
wire \regFile~2629_combout ;
wire \regFile~1740_combout ;
wire \regFile~2625_combout ;
wire \regFile~1736_combout ;
wire \regFile~2621_combout ;
wire \regFile~1732_combout ;
wire \regFile~2620_combout ;
wire \regFile~1728_combout ;
wire \readData2~76_combout ;
wire \regFile~2638_combout ;
wire \regFile~1752_combout ;
wire \regFile~2642_combout ;
wire \regFile~1756_combout ;
wire \regFile~2634_combout ;
wire \regFile~1748_combout ;
wire \regFile~2633_combout ;
wire \regFile~1744_combout ;
wire \readData2~72_combout ;
wire \regFile~2651_combout ;
wire \regFile~1768_combout ;
wire \regFile~2655_combout ;
wire \regFile~1772_combout ;
wire \regFile~2647_combout ;
wire \regFile~1764_combout ;
wire \regFile~2646_combout ;
wire \regFile~1760_combout ;
wire \readData2~68_combout ;
wire \regFile~2664_combout ;
wire \regFile~1784_combout ;
wire \regFile~2668_combout ;
wire \regFile~1788_combout ;
wire \regFile~2660_combout ;
wire \regFile~1780_combout ;
wire \regFile~2659_combout ;
wire \regFile~1776_combout ;
wire \readData2~64_combout ;
wire \regFile~2677_combout ;
wire \regFile~1800_combout ;
wire \regFile~2681_combout ;
wire \regFile~1804_combout ;
wire \regFile~2673_combout ;
wire \regFile~1796_combout ;
wire \regFile~2672_combout ;
wire \regFile~1792_combout ;
wire \readData2~60_combout ;
wire \regFile~2686_combout ;
wire \regFile~1812_combout ;
wire \regFile~2690_combout ;
wire \regFile~1816_combout ;
wire \regFile~2694_combout ;
wire \regFile~1820_combout ;
wire \regFile~2685_combout ;
wire \regFile~1808_combout ;
wire \readData2~56_combout ;
wire \regFile~2699_combout ;
wire \regFile~1828_combout ;
wire \regFile~2703_combout ;
wire \regFile~1832_combout ;
wire \regFile~2707_combout ;
wire \regFile~1836_combout ;
wire \regFile~2698_combout ;
wire \regFile~1824_combout ;
wire \readData2~52_combout ;
wire \regFile~2720_combout ;
wire \regFile~1852_combout ;
wire \regFile~2716_combout ;
wire \regFile~1848_combout ;
wire \regFile~2712_combout ;
wire \regFile~1844_combout ;
wire \regFile~2711_combout ;
wire \regFile~1840_combout ;
wire \readData2~48_combout ;
wire \regFile~2725_combout ;
wire \regFile~1860_combout ;
wire \regFile~2729_combout ;
wire \regFile~1864_combout ;
wire \regFile~2733_combout ;
wire \regFile~1868_combout ;
wire \regFile~2724_combout ;
wire \regFile~1856_combout ;
wire \readData2~44_combout ;
wire \regFile~2742_combout ;
wire \regFile~1880_combout ;
wire \regFile~2738_combout ;
wire \regFile~1876_combout ;
wire \regFile~2746_combout ;
wire \regFile~1884_combout ;
wire \regFile~2737_combout ;
wire \regFile~1872_combout ;
wire \readData2~40_combout ;
wire \regFile~2755_combout ;
wire \regFile~1896_combout ;
wire \regFile~2759_combout ;
wire \regFile~1900_combout ;
wire \regFile~2751_combout ;
wire \regFile~1892_combout ;
wire \regFile~2750_combout ;
wire \regFile~1888_combout ;
wire \readData2~36_combout ;
wire \regFile~2764_combout ;
wire \regFile~1908_combout ;
wire \regFile~2768_combout ;
wire \regFile~1912_combout ;
wire \regFile~2772_combout ;
wire \regFile~1916_combout ;
wire \regFile~2763_combout ;
wire \regFile~1904_combout ;
wire \readData2~32_combout ;
wire \regFile~2785_combout ;
wire \regFile~1932_combout ;
wire \regFile~2781_combout ;
wire \regFile~1928_combout ;
wire \regFile~2777_combout ;
wire \regFile~1924_combout ;
wire \regFile~2776_combout ;
wire \regFile~1920_combout ;
wire \readData2~28_combout ;
wire \regFile~2798_combout ;
wire \regFile~1948_combout ;
wire \regFile~2794_combout ;
wire \regFile~1944_combout ;
wire \regFile~2790_combout ;
wire \regFile~1940_combout ;
wire \regFile~2789_combout ;
wire \regFile~1936_combout ;
wire \readData2~24_combout ;
wire \regFile~2803_combout ;
wire \regFile~1956_combout ;
wire \regFile~2807_combout ;
wire \regFile~1960_combout ;
wire \regFile~2811_combout ;
wire \regFile~1964_combout ;
wire \regFile~2802_combout ;
wire \regFile~1952_combout ;
wire \readData2~20_combout ;
wire \regFile~2824_combout ;
wire \regFile~1980_combout ;
wire \regFile~2820_combout ;
wire \regFile~1976_combout ;
wire \regFile~2816_combout ;
wire \regFile~1972_combout ;
wire \regFile~2815_combout ;
wire \regFile~1968_combout ;
wire \readData2~16_combout ;
wire \regFile~2833_combout ;
wire \regFile~1992_combout ;
wire \regFile~2837_combout ;
wire \regFile~1996_combout ;
wire \regFile~2829_combout ;
wire \regFile~1988_combout ;
wire \regFile~2828_combout ;
wire \regFile~1984_combout ;
wire \readData2~12_combout ;
wire \regFile~2846_combout ;
wire \regFile~2008_combout ;
wire \regFile~2850_combout ;
wire \regFile~2012_combout ;
wire \regFile~2842_combout ;
wire \regFile~2004_combout ;
wire \regFile~2841_combout ;
wire \regFile~2000_combout ;
wire \readData2~8_combout ;
wire \regFile~2859_combout ;
wire \regFile~2024_combout ;
wire \regFile~2863_combout ;
wire \regFile~2028_combout ;
wire \regFile~2855_combout ;
wire \regFile~2020_combout ;
wire \regFile~2854_combout ;
wire \regFile~2016_combout ;
wire \readData2~4_combout ;
wire \regFile~2868_combout ;
wire \regFile~2036_combout ;
wire \regFile~2872_combout ;
wire \regFile~2040_combout ;
wire \regFile~2876_combout ;
wire \regFile~2044_combout ;
wire \regFile~2867_combout ;
wire \regFile~2032_combout ;
wire \readData2~0_combout ;


// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \readData1[0]~output (
	.i(\readData1~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[0]),
	.obar());
// synopsys translate_off
defparam \readData1[0]~output .bus_hold = "false";
defparam \readData1[0]~output .open_drain_output = "false";
defparam \readData1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \readData1[1]~output (
	.i(\readData1~120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[1]),
	.obar());
// synopsys translate_off
defparam \readData1[1]~output .bus_hold = "false";
defparam \readData1[1]~output .open_drain_output = "false";
defparam \readData1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \readData1[2]~output (
	.i(\readData1~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[2]),
	.obar());
// synopsys translate_off
defparam \readData1[2]~output .bus_hold = "false";
defparam \readData1[2]~output .open_drain_output = "false";
defparam \readData1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N19
cyclonev_io_obuf \readData1[3]~output (
	.i(\readData1~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[3]),
	.obar());
// synopsys translate_off
defparam \readData1[3]~output .bus_hold = "false";
defparam \readData1[3]~output .open_drain_output = "false";
defparam \readData1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \readData1[4]~output (
	.i(\readData1~108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[4]),
	.obar());
// synopsys translate_off
defparam \readData1[4]~output .bus_hold = "false";
defparam \readData1[4]~output .open_drain_output = "false";
defparam \readData1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \readData1[5]~output (
	.i(\readData1~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[5]),
	.obar());
// synopsys translate_off
defparam \readData1[5]~output .bus_hold = "false";
defparam \readData1[5]~output .open_drain_output = "false";
defparam \readData1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \readData1[6]~output (
	.i(\readData1~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[6]),
	.obar());
// synopsys translate_off
defparam \readData1[6]~output .bus_hold = "false";
defparam \readData1[6]~output .open_drain_output = "false";
defparam \readData1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \readData1[7]~output (
	.i(\readData1~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[7]),
	.obar());
// synopsys translate_off
defparam \readData1[7]~output .bus_hold = "false";
defparam \readData1[7]~output .open_drain_output = "false";
defparam \readData1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \readData1[8]~output (
	.i(\readData1~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[8]),
	.obar());
// synopsys translate_off
defparam \readData1[8]~output .bus_hold = "false";
defparam \readData1[8]~output .open_drain_output = "false";
defparam \readData1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \readData1[9]~output (
	.i(\readData1~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[9]),
	.obar());
// synopsys translate_off
defparam \readData1[9]~output .bus_hold = "false";
defparam \readData1[9]~output .open_drain_output = "false";
defparam \readData1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \readData1[10]~output (
	.i(\readData1~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[10]),
	.obar());
// synopsys translate_off
defparam \readData1[10]~output .bus_hold = "false";
defparam \readData1[10]~output .open_drain_output = "false";
defparam \readData1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \readData1[11]~output (
	.i(\readData1~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[11]),
	.obar());
// synopsys translate_off
defparam \readData1[11]~output .bus_hold = "false";
defparam \readData1[11]~output .open_drain_output = "false";
defparam \readData1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \readData1[12]~output (
	.i(\readData1~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[12]),
	.obar());
// synopsys translate_off
defparam \readData1[12]~output .bus_hold = "false";
defparam \readData1[12]~output .open_drain_output = "false";
defparam \readData1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \readData1[13]~output (
	.i(\readData1~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[13]),
	.obar());
// synopsys translate_off
defparam \readData1[13]~output .bus_hold = "false";
defparam \readData1[13]~output .open_drain_output = "false";
defparam \readData1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \readData1[14]~output (
	.i(\readData1~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[14]),
	.obar());
// synopsys translate_off
defparam \readData1[14]~output .bus_hold = "false";
defparam \readData1[14]~output .open_drain_output = "false";
defparam \readData1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \readData1[15]~output (
	.i(\readData1~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[15]),
	.obar());
// synopsys translate_off
defparam \readData1[15]~output .bus_hold = "false";
defparam \readData1[15]~output .open_drain_output = "false";
defparam \readData1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \readData1[16]~output (
	.i(\readData1~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[16]),
	.obar());
// synopsys translate_off
defparam \readData1[16]~output .bus_hold = "false";
defparam \readData1[16]~output .open_drain_output = "false";
defparam \readData1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \readData1[17]~output (
	.i(\readData1~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[17]),
	.obar());
// synopsys translate_off
defparam \readData1[17]~output .bus_hold = "false";
defparam \readData1[17]~output .open_drain_output = "false";
defparam \readData1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \readData1[18]~output (
	.i(\readData1~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[18]),
	.obar());
// synopsys translate_off
defparam \readData1[18]~output .bus_hold = "false";
defparam \readData1[18]~output .open_drain_output = "false";
defparam \readData1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \readData1[19]~output (
	.i(\readData1~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[19]),
	.obar());
// synopsys translate_off
defparam \readData1[19]~output .bus_hold = "false";
defparam \readData1[19]~output .open_drain_output = "false";
defparam \readData1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \readData1[20]~output (
	.i(\readData1~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[20]),
	.obar());
// synopsys translate_off
defparam \readData1[20]~output .bus_hold = "false";
defparam \readData1[20]~output .open_drain_output = "false";
defparam \readData1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \readData1[21]~output (
	.i(\readData1~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[21]),
	.obar());
// synopsys translate_off
defparam \readData1[21]~output .bus_hold = "false";
defparam \readData1[21]~output .open_drain_output = "false";
defparam \readData1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \readData1[22]~output (
	.i(\readData1~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[22]),
	.obar());
// synopsys translate_off
defparam \readData1[22]~output .bus_hold = "false";
defparam \readData1[22]~output .open_drain_output = "false";
defparam \readData1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \readData1[23]~output (
	.i(\readData1~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[23]),
	.obar());
// synopsys translate_off
defparam \readData1[23]~output .bus_hold = "false";
defparam \readData1[23]~output .open_drain_output = "false";
defparam \readData1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \readData1[24]~output (
	.i(\readData1~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[24]),
	.obar());
// synopsys translate_off
defparam \readData1[24]~output .bus_hold = "false";
defparam \readData1[24]~output .open_drain_output = "false";
defparam \readData1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \readData1[25]~output (
	.i(\readData1~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[25]),
	.obar());
// synopsys translate_off
defparam \readData1[25]~output .bus_hold = "false";
defparam \readData1[25]~output .open_drain_output = "false";
defparam \readData1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \readData1[26]~output (
	.i(\readData1~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[26]),
	.obar());
// synopsys translate_off
defparam \readData1[26]~output .bus_hold = "false";
defparam \readData1[26]~output .open_drain_output = "false";
defparam \readData1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \readData1[27]~output (
	.i(\readData1~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[27]),
	.obar());
// synopsys translate_off
defparam \readData1[27]~output .bus_hold = "false";
defparam \readData1[27]~output .open_drain_output = "false";
defparam \readData1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \readData1[28]~output (
	.i(\readData1~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[28]),
	.obar());
// synopsys translate_off
defparam \readData1[28]~output .bus_hold = "false";
defparam \readData1[28]~output .open_drain_output = "false";
defparam \readData1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \readData1[29]~output (
	.i(\readData1~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[29]),
	.obar());
// synopsys translate_off
defparam \readData1[29]~output .bus_hold = "false";
defparam \readData1[29]~output .open_drain_output = "false";
defparam \readData1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \readData1[30]~output (
	.i(\readData1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[30]),
	.obar());
// synopsys translate_off
defparam \readData1[30]~output .bus_hold = "false";
defparam \readData1[30]~output .open_drain_output = "false";
defparam \readData1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \readData1[31]~output (
	.i(\readData1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData1[31]),
	.obar());
// synopsys translate_off
defparam \readData1[31]~output .bus_hold = "false";
defparam \readData1[31]~output .open_drain_output = "false";
defparam \readData1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \readData2[0]~output (
	.i(\readData2~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[0]),
	.obar());
// synopsys translate_off
defparam \readData2[0]~output .bus_hold = "false";
defparam \readData2[0]~output .open_drain_output = "false";
defparam \readData2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \readData2[1]~output (
	.i(\readData2~120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[1]),
	.obar());
// synopsys translate_off
defparam \readData2[1]~output .bus_hold = "false";
defparam \readData2[1]~output .open_drain_output = "false";
defparam \readData2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \readData2[2]~output (
	.i(\readData2~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[2]),
	.obar());
// synopsys translate_off
defparam \readData2[2]~output .bus_hold = "false";
defparam \readData2[2]~output .open_drain_output = "false";
defparam \readData2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \readData2[3]~output (
	.i(\readData2~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[3]),
	.obar());
// synopsys translate_off
defparam \readData2[3]~output .bus_hold = "false";
defparam \readData2[3]~output .open_drain_output = "false";
defparam \readData2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \readData2[4]~output (
	.i(\readData2~108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[4]),
	.obar());
// synopsys translate_off
defparam \readData2[4]~output .bus_hold = "false";
defparam \readData2[4]~output .open_drain_output = "false";
defparam \readData2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \readData2[5]~output (
	.i(\readData2~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[5]),
	.obar());
// synopsys translate_off
defparam \readData2[5]~output .bus_hold = "false";
defparam \readData2[5]~output .open_drain_output = "false";
defparam \readData2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \readData2[6]~output (
	.i(\readData2~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[6]),
	.obar());
// synopsys translate_off
defparam \readData2[6]~output .bus_hold = "false";
defparam \readData2[6]~output .open_drain_output = "false";
defparam \readData2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \readData2[7]~output (
	.i(\readData2~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[7]),
	.obar());
// synopsys translate_off
defparam \readData2[7]~output .bus_hold = "false";
defparam \readData2[7]~output .open_drain_output = "false";
defparam \readData2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \readData2[8]~output (
	.i(\readData2~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[8]),
	.obar());
// synopsys translate_off
defparam \readData2[8]~output .bus_hold = "false";
defparam \readData2[8]~output .open_drain_output = "false";
defparam \readData2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \readData2[9]~output (
	.i(\readData2~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[9]),
	.obar());
// synopsys translate_off
defparam \readData2[9]~output .bus_hold = "false";
defparam \readData2[9]~output .open_drain_output = "false";
defparam \readData2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \readData2[10]~output (
	.i(\readData2~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[10]),
	.obar());
// synopsys translate_off
defparam \readData2[10]~output .bus_hold = "false";
defparam \readData2[10]~output .open_drain_output = "false";
defparam \readData2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \readData2[11]~output (
	.i(\readData2~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[11]),
	.obar());
// synopsys translate_off
defparam \readData2[11]~output .bus_hold = "false";
defparam \readData2[11]~output .open_drain_output = "false";
defparam \readData2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \readData2[12]~output (
	.i(\readData2~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[12]),
	.obar());
// synopsys translate_off
defparam \readData2[12]~output .bus_hold = "false";
defparam \readData2[12]~output .open_drain_output = "false";
defparam \readData2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \readData2[13]~output (
	.i(\readData2~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[13]),
	.obar());
// synopsys translate_off
defparam \readData2[13]~output .bus_hold = "false";
defparam \readData2[13]~output .open_drain_output = "false";
defparam \readData2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \readData2[14]~output (
	.i(\readData2~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[14]),
	.obar());
// synopsys translate_off
defparam \readData2[14]~output .bus_hold = "false";
defparam \readData2[14]~output .open_drain_output = "false";
defparam \readData2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \readData2[15]~output (
	.i(\readData2~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[15]),
	.obar());
// synopsys translate_off
defparam \readData2[15]~output .bus_hold = "false";
defparam \readData2[15]~output .open_drain_output = "false";
defparam \readData2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \readData2[16]~output (
	.i(\readData2~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[16]),
	.obar());
// synopsys translate_off
defparam \readData2[16]~output .bus_hold = "false";
defparam \readData2[16]~output .open_drain_output = "false";
defparam \readData2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \readData2[17]~output (
	.i(\readData2~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[17]),
	.obar());
// synopsys translate_off
defparam \readData2[17]~output .bus_hold = "false";
defparam \readData2[17]~output .open_drain_output = "false";
defparam \readData2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \readData2[18]~output (
	.i(\readData2~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[18]),
	.obar());
// synopsys translate_off
defparam \readData2[18]~output .bus_hold = "false";
defparam \readData2[18]~output .open_drain_output = "false";
defparam \readData2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \readData2[19]~output (
	.i(\readData2~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[19]),
	.obar());
// synopsys translate_off
defparam \readData2[19]~output .bus_hold = "false";
defparam \readData2[19]~output .open_drain_output = "false";
defparam \readData2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \readData2[20]~output (
	.i(\readData2~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[20]),
	.obar());
// synopsys translate_off
defparam \readData2[20]~output .bus_hold = "false";
defparam \readData2[20]~output .open_drain_output = "false";
defparam \readData2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \readData2[21]~output (
	.i(\readData2~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[21]),
	.obar());
// synopsys translate_off
defparam \readData2[21]~output .bus_hold = "false";
defparam \readData2[21]~output .open_drain_output = "false";
defparam \readData2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \readData2[22]~output (
	.i(\readData2~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[22]),
	.obar());
// synopsys translate_off
defparam \readData2[22]~output .bus_hold = "false";
defparam \readData2[22]~output .open_drain_output = "false";
defparam \readData2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \readData2[23]~output (
	.i(\readData2~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[23]),
	.obar());
// synopsys translate_off
defparam \readData2[23]~output .bus_hold = "false";
defparam \readData2[23]~output .open_drain_output = "false";
defparam \readData2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \readData2[24]~output (
	.i(\readData2~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[24]),
	.obar());
// synopsys translate_off
defparam \readData2[24]~output .bus_hold = "false";
defparam \readData2[24]~output .open_drain_output = "false";
defparam \readData2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \readData2[25]~output (
	.i(\readData2~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[25]),
	.obar());
// synopsys translate_off
defparam \readData2[25]~output .bus_hold = "false";
defparam \readData2[25]~output .open_drain_output = "false";
defparam \readData2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \readData2[26]~output (
	.i(\readData2~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[26]),
	.obar());
// synopsys translate_off
defparam \readData2[26]~output .bus_hold = "false";
defparam \readData2[26]~output .open_drain_output = "false";
defparam \readData2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \readData2[27]~output (
	.i(\readData2~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[27]),
	.obar());
// synopsys translate_off
defparam \readData2[27]~output .bus_hold = "false";
defparam \readData2[27]~output .open_drain_output = "false";
defparam \readData2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \readData2[28]~output (
	.i(\readData2~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[28]),
	.obar());
// synopsys translate_off
defparam \readData2[28]~output .bus_hold = "false";
defparam \readData2[28]~output .open_drain_output = "false";
defparam \readData2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \readData2[29]~output (
	.i(\readData2~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[29]),
	.obar());
// synopsys translate_off
defparam \readData2[29]~output .bus_hold = "false";
defparam \readData2[29]~output .open_drain_output = "false";
defparam \readData2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \readData2[30]~output (
	.i(\readData2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[30]),
	.obar());
// synopsys translate_off
defparam \readData2[30]~output .bus_hold = "false";
defparam \readData2[30]~output .open_drain_output = "false";
defparam \readData2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \readData2[31]~output (
	.i(\readData2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readData2[31]),
	.obar());
// synopsys translate_off
defparam \readData2[31]~output .bus_hold = "false";
defparam \readData2[31]~output .open_drain_output = "false";
defparam \readData2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \writeData[0]~input (
	.i(writeData[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[0]~input_o ));
// synopsys translate_off
defparam \writeData[0]~input .bus_hold = "false";
defparam \writeData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \regFile~992feeder (
// Equation(s):
// \regFile~992feeder_combout  = ( \writeData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~992feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~992feeder .extended_lut = "off";
defparam \regFile~992feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~992feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \writeAddr[0]~input (
	.i(writeAddr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeAddr[0]~input_o ));
// synopsys translate_off
defparam \writeAddr[0]~input .bus_hold = "false";
defparam \writeAddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \writeAddr[4]~input (
	.i(writeAddr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeAddr[4]~input_o ));
// synopsys translate_off
defparam \writeAddr[4]~input .bus_hold = "false";
defparam \writeAddr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \RegWrite~input (
	.i(RegWrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegWrite~input_o ));
// synopsys translate_off
defparam \RegWrite~input .bus_hold = "false";
defparam \RegWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \writeAddr[3]~input (
	.i(writeAddr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeAddr[3]~input_o ));
// synopsys translate_off
defparam \writeAddr[3]~input .bus_hold = "false";
defparam \writeAddr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \writeAddr[2]~input (
	.i(writeAddr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeAddr[2]~input_o ));
// synopsys translate_off
defparam \writeAddr[2]~input .bus_hold = "false";
defparam \writeAddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \writeAddr[1]~input (
	.i(writeAddr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeAddr[1]~input_o ));
// synopsys translate_off
defparam \writeAddr[1]~input .bus_hold = "false";
defparam \writeAddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N57
cyclonev_lcell_comb \regFile~2896 (
// Equation(s):
// \regFile~2896_combout  = ( \writeAddr[2]~input_o  & ( \writeAddr[1]~input_o  & ( (\writeAddr[0]~input_o  & (\writeAddr[4]~input_o  & (\RegWrite~input_o  & \writeAddr[3]~input_o ))) ) ) )

	.dataa(!\writeAddr[0]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\writeAddr[3]~input_o ),
	.datae(!\writeAddr[2]~input_o ),
	.dataf(!\writeAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2896 .extended_lut = "off";
defparam \regFile~2896 .lut_mask = 64'h0000000000000001;
defparam \regFile~2896 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \regFile~992 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~992feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~992 .is_wysiwyg = "true";
defparam \regFile~992 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N21
cyclonev_lcell_comb \regFile~928feeder (
// Equation(s):
// \regFile~928feeder_combout  = ( \writeData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~928feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~928feeder .extended_lut = "off";
defparam \regFile~928feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~928feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N21
cyclonev_lcell_comb \regFile~2895 (
// Equation(s):
// \regFile~2895_combout  = ( \writeAddr[2]~input_o  & ( !\writeAddr[1]~input_o  & ( (\writeAddr[0]~input_o  & (\writeAddr[4]~input_o  & (\RegWrite~input_o  & \writeAddr[3]~input_o ))) ) ) )

	.dataa(!\writeAddr[0]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\writeAddr[3]~input_o ),
	.datae(!\writeAddr[2]~input_o ),
	.dataf(!\writeAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2895_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2895 .extended_lut = "off";
defparam \regFile~2895 .lut_mask = 64'h0000000100000000;
defparam \regFile~2895 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N22
dffeas \regFile~928 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~928 .is_wysiwyg = "true";
defparam \regFile~928 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \regFile~2898 (
// Equation(s):
// \regFile~2898_combout  = ( \writeAddr[4]~input_o  & ( !\writeAddr[0]~input_o  & ( (\writeAddr[3]~input_o  & (\RegWrite~input_o  & (\writeAddr[1]~input_o  & \writeAddr[2]~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\writeAddr[2]~input_o ),
	.datae(!\writeAddr[4]~input_o ),
	.dataf(!\writeAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2898_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2898 .extended_lut = "off";
defparam \regFile~2898 .lut_mask = 64'h0000000100000000;
defparam \regFile~2898 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N20
dffeas \regFile~960 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~960 .is_wysiwyg = "true";
defparam \regFile~960 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \readAddr1[2]~input (
	.i(readAddr1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr1[2]~input_o ));
// synopsys translate_off
defparam \readAddr1[2]~input .bus_hold = "false";
defparam \readAddr1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \readAddr1[1]~input (
	.i(readAddr1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr1[1]~input_o ));
// synopsys translate_off
defparam \readAddr1[1]~input .bus_hold = "false";
defparam \readAddr1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \readAddr1[0]~input (
	.i(readAddr1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr1[0]~input_o ));
// synopsys translate_off
defparam \readAddr1[0]~input .bus_hold = "false";
defparam \readAddr1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N54
cyclonev_lcell_comb \regFile~2910 (
// Equation(s):
// \regFile~2910_combout  = ( !\writeAddr[2]~input_o  & ( \writeAddr[4]~input_o  & ( (\RegWrite~input_o  & (!\writeAddr[0]~input_o  & (\writeAddr[1]~input_o  & \writeAddr[3]~input_o ))) ) ) )

	.dataa(!\RegWrite~input_o ),
	.datab(!\writeAddr[0]~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\writeAddr[3]~input_o ),
	.datae(!\writeAddr[2]~input_o ),
	.dataf(!\writeAddr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2910_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2910 .extended_lut = "off";
defparam \regFile~2910 .lut_mask = 64'h0000000000040000;
defparam \regFile~2910 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N50
dffeas \regFile~832 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~832 .is_wysiwyg = "true";
defparam \regFile~832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N33
cyclonev_lcell_comb \regFile~2908 (
// Equation(s):
// \regFile~2908_combout  = ( \writeAddr[3]~input_o  & ( !\writeAddr[2]~input_o  & ( (\RegWrite~input_o  & (\writeAddr[4]~input_o  & (\writeAddr[0]~input_o  & \writeAddr[1]~input_o ))) ) ) )

	.dataa(!\RegWrite~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\writeAddr[0]~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[3]~input_o ),
	.dataf(!\writeAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2908 .extended_lut = "off";
defparam \regFile~2908 .lut_mask = 64'h0000000100000000;
defparam \regFile~2908 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N44
dffeas \regFile~864 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~864 .is_wysiwyg = "true";
defparam \regFile~864 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \regFile~800feeder (
// Equation(s):
// \regFile~800feeder_combout  = ( \writeData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~800feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~800feeder .extended_lut = "off";
defparam \regFile~800feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~800feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N51
cyclonev_lcell_comb \regFile~2907 (
// Equation(s):
// \regFile~2907_combout  = ( \writeAddr[0]~input_o  & ( !\writeAddr[2]~input_o  & ( (\writeAddr[3]~input_o  & (\writeAddr[4]~input_o  & (\RegWrite~input_o  & !\writeAddr[1]~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[0]~input_o ),
	.dataf(!\writeAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2907_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2907 .extended_lut = "off";
defparam \regFile~2907 .lut_mask = 64'h0000010000000000;
defparam \regFile~2907 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N7
dffeas \regFile~800 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~800feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~800 .is_wysiwyg = "true";
defparam \regFile~800 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N18
cyclonev_lcell_comb \regFile~2909 (
// Equation(s):
// \regFile~2909_combout  = ( \writeAddr[4]~input_o  & ( !\writeAddr[0]~input_o  & ( (\RegWrite~input_o  & (!\writeAddr[2]~input_o  & (!\writeAddr[1]~input_o  & \writeAddr[3]~input_o ))) ) ) )

	.dataa(!\RegWrite~input_o ),
	.datab(!\writeAddr[2]~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\writeAddr[3]~input_o ),
	.datae(!\writeAddr[4]~input_o ),
	.dataf(!\writeAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2909_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2909 .extended_lut = "off";
defparam \regFile~2909 .lut_mask = 64'h0000004000000000;
defparam \regFile~2909 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N8
dffeas \regFile~768 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~768 .is_wysiwyg = "true";
defparam \regFile~768 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \regFile~2057 (
// Equation(s):
// \regFile~2057_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~768_q )) # (\readAddr1[0]~input_o  & (((\regFile~800_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~832_q )) # (\readAddr1[0]~input_o  & (((\regFile~864_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~832_q ),
	.datad(!\regFile~864_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~800_q ),
	.datag(!\regFile~768_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2057 .extended_lut = "on";
defparam \regFile~2057 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2057 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \regFile~2897 (
// Equation(s):
// \regFile~2897_combout  = ( \writeAddr[2]~input_o  & ( !\writeAddr[0]~input_o  & ( (\writeAddr[3]~input_o  & (\writeAddr[4]~input_o  & (!\writeAddr[1]~input_o  & \RegWrite~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\RegWrite~input_o ),
	.datae(!\writeAddr[2]~input_o ),
	.dataf(!\writeAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2897_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2897 .extended_lut = "off";
defparam \regFile~2897 .lut_mask = 64'h0000001000000000;
defparam \regFile~2897 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N32
dffeas \regFile~896 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~896 .is_wysiwyg = "true";
defparam \regFile~896 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N30
cyclonev_lcell_comb \regFile~1036 (
// Equation(s):
// \regFile~1036_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2057_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2057_combout  & ((\regFile~896_q ))) # (\regFile~2057_combout  & (\regFile~928_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2057_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2057_combout  & ((\regFile~960_q ))) # (\regFile~2057_combout  & (\regFile~992_q ))))) ) )

	.dataa(!\regFile~992_q ),
	.datab(!\regFile~928_q ),
	.datac(!\regFile~960_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2057_combout ),
	.datag(!\regFile~896_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1036 .extended_lut = "on";
defparam \regFile~1036 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1036 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \readAddr1[4]~input (
	.i(readAddr1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr1[4]~input_o ));
// synopsys translate_off
defparam \readAddr1[4]~input .bus_hold = "false";
defparam \readAddr1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \readAddr1[3]~input (
	.i(readAddr1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr1[3]~input_o ));
// synopsys translate_off
defparam \readAddr1[3]~input .bus_hold = "false";
defparam \readAddr1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\readAddr1[4]~input_o  & ( !\readAddr1[3]~input_o  & ( (!\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & !\readAddr1[0]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\readAddr1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \regFile~672feeder (
// Equation(s):
// \regFile~672feeder_combout  = ( \writeData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~672feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~672feeder .extended_lut = "off";
defparam \regFile~672feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~672feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \regFile~2891 (
// Equation(s):
// \regFile~2891_combout  = ( !\writeAddr[1]~input_o  & ( \writeAddr[0]~input_o  & ( (!\writeAddr[3]~input_o  & (\RegWrite~input_o  & (\writeAddr[4]~input_o  & \writeAddr[2]~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[4]~input_o ),
	.datad(!\writeAddr[2]~input_o ),
	.datae(!\writeAddr[1]~input_o ),
	.dataf(!\writeAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2891_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2891 .extended_lut = "off";
defparam \regFile~2891 .lut_mask = 64'h0000000000020000;
defparam \regFile~2891 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N44
dffeas \regFile~672 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~672 .is_wysiwyg = "true";
defparam \regFile~672 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N45
cyclonev_lcell_comb \regFile~2894 (
// Equation(s):
// \regFile~2894_combout  = ( !\writeAddr[0]~input_o  & ( \writeAddr[1]~input_o  & ( (!\writeAddr[3]~input_o  & (\RegWrite~input_o  & (\writeAddr[2]~input_o  & \writeAddr[4]~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[2]~input_o ),
	.datad(!\writeAddr[4]~input_o ),
	.datae(!\writeAddr[0]~input_o ),
	.dataf(!\writeAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2894 .extended_lut = "off";
defparam \regFile~2894 .lut_mask = 64'h0000000000020000;
defparam \regFile~2894 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N26
dffeas \regFile~704 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~704 .is_wysiwyg = "true";
defparam \regFile~704 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N30
cyclonev_lcell_comb \regFile~2892 (
// Equation(s):
// \regFile~2892_combout  = ( \writeAddr[2]~input_o  & ( !\writeAddr[3]~input_o  & ( (\RegWrite~input_o  & (\writeAddr[4]~input_o  & (\writeAddr[1]~input_o  & \writeAddr[0]~input_o ))) ) ) )

	.dataa(!\RegWrite~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\writeAddr[0]~input_o ),
	.datae(!\writeAddr[2]~input_o ),
	.dataf(!\writeAddr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2892 .extended_lut = "off";
defparam \regFile~2892 .lut_mask = 64'h0000000100000000;
defparam \regFile~2892 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N19
dffeas \regFile~736 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~736 .is_wysiwyg = "true";
defparam \regFile~736 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N18
cyclonev_lcell_comb \regFile~544feeder (
// Equation(s):
// \regFile~544feeder_combout  = \writeData[0]~input_o 

	.dataa(gnd),
	.datab(!\writeData[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~544feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~544feeder .extended_lut = "off";
defparam \regFile~544feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~544feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N24
cyclonev_lcell_comb \regFile~2903 (
// Equation(s):
// \regFile~2903_combout  = ( !\writeAddr[1]~input_o  & ( \writeAddr[0]~input_o  & ( (!\writeAddr[2]~input_o  & (\writeAddr[4]~input_o  & (\RegWrite~input_o  & !\writeAddr[3]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\writeAddr[3]~input_o ),
	.datae(!\writeAddr[1]~input_o ),
	.dataf(!\writeAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2903_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2903 .extended_lut = "off";
defparam \regFile~2903 .lut_mask = 64'h0000000002000000;
defparam \regFile~2903 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N19
dffeas \regFile~544 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~544 .is_wysiwyg = "true";
defparam \regFile~544 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N27
cyclonev_lcell_comb \regFile~2906 (
// Equation(s):
// \regFile~2906_combout  = ( !\writeAddr[0]~input_o  & ( \writeAddr[1]~input_o  & ( (!\writeAddr[2]~input_o  & (\writeAddr[4]~input_o  & (!\writeAddr[3]~input_o  & \RegWrite~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\writeAddr[3]~input_o ),
	.datad(!\RegWrite~input_o ),
	.datae(!\writeAddr[0]~input_o ),
	.dataf(!\writeAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2906_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2906 .extended_lut = "off";
defparam \regFile~2906 .lut_mask = 64'h0000000000200000;
defparam \regFile~2906 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N56
dffeas \regFile~576 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~576 .is_wysiwyg = "true";
defparam \regFile~576 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N18
cyclonev_lcell_comb \regFile~608feeder (
// Equation(s):
// \regFile~608feeder_combout  = \writeData[0]~input_o 

	.dataa(gnd),
	.datab(!\writeData[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~608feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~608feeder .extended_lut = "off";
defparam \regFile~608feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~608feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N57
cyclonev_lcell_comb \regFile~2904 (
// Equation(s):
// \regFile~2904_combout  = ( \writeAddr[4]~input_o  & ( !\writeAddr[3]~input_o  & ( (!\writeAddr[2]~input_o  & (\RegWrite~input_o  & (\writeAddr[1]~input_o  & \writeAddr[0]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\writeAddr[0]~input_o ),
	.datae(!\writeAddr[4]~input_o ),
	.dataf(!\writeAddr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2904 .extended_lut = "off";
defparam \regFile~2904 .lut_mask = 64'h0000000200000000;
defparam \regFile~2904 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N20
dffeas \regFile~608 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~608 .is_wysiwyg = "true";
defparam \regFile~608 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N6
cyclonev_lcell_comb \regFile~2905 (
// Equation(s):
// \regFile~2905_combout  = ( \RegWrite~input_o  & ( !\writeAddr[2]~input_o  & ( (!\writeAddr[1]~input_o  & (\writeAddr[4]~input_o  & (!\writeAddr[0]~input_o  & !\writeAddr[3]~input_o ))) ) ) )

	.dataa(!\writeAddr[1]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\writeAddr[0]~input_o ),
	.datad(!\writeAddr[3]~input_o ),
	.datae(!\RegWrite~input_o ),
	.dataf(!\writeAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2905_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2905 .extended_lut = "off";
defparam \regFile~2905 .lut_mask = 64'h0000200000000000;
defparam \regFile~2905 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N32
dffeas \regFile~512 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~512 .is_wysiwyg = "true";
defparam \regFile~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N30
cyclonev_lcell_comb \regFile~2053 (
// Equation(s):
// \regFile~2053_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~512_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~544_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~576_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\regFile~608_q ) # (\readAddr1[2]~input_o ))))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~544_q ),
	.datac(!\regFile~576_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~608_q ),
	.datag(!\regFile~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2053 .extended_lut = "on";
defparam \regFile~2053 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2053 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N9
cyclonev_lcell_comb \regFile~2893 (
// Equation(s):
// \regFile~2893_combout  = ( \writeAddr[4]~input_o  & ( !\writeAddr[3]~input_o  & ( (\writeAddr[2]~input_o  & (\RegWrite~input_o  & (!\writeAddr[1]~input_o  & !\writeAddr[0]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\writeAddr[0]~input_o ),
	.datae(!\writeAddr[4]~input_o ),
	.dataf(!\writeAddr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2893_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2893 .extended_lut = "off";
defparam \regFile~2893 .lut_mask = 64'h0000100000000000;
defparam \regFile~2893 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N2
dffeas \regFile~640 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~640 .is_wysiwyg = "true";
defparam \regFile~640 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N0
cyclonev_lcell_comb \regFile~1032 (
// Equation(s):
// \regFile~1032_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2053_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2053_combout  & ((\regFile~640_q ))) # (\regFile~2053_combout  & (\regFile~672_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2053_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2053_combout  & (\regFile~704_q )) # (\regFile~2053_combout  & ((\regFile~736_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~672_q ),
	.datac(!\regFile~704_q ),
	.datad(!\regFile~736_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2053_combout ),
	.datag(!\regFile~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1032 .extended_lut = "on";
defparam \regFile~1032 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1032 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \regFile~480feeder (
// Equation(s):
// \regFile~480feeder_combout  = ( \writeData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~480feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~480feeder .extended_lut = "off";
defparam \regFile~480feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~480feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N33
cyclonev_lcell_comb \regFile~2888 (
// Equation(s):
// \regFile~2888_combout  = ( \writeAddr[0]~input_o  & ( !\writeAddr[4]~input_o  & ( (\writeAddr[3]~input_o  & (\RegWrite~input_o  & (\writeAddr[2]~input_o  & \writeAddr[1]~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[2]~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[0]~input_o ),
	.dataf(!\writeAddr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2888 .extended_lut = "off";
defparam \regFile~2888 .lut_mask = 64'h0000000100000000;
defparam \regFile~2888 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N38
dffeas \regFile~480 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~480 .is_wysiwyg = "true";
defparam \regFile~480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N57
cyclonev_lcell_comb \regFile~2890 (
// Equation(s):
// \regFile~2890_combout  = ( !\writeAddr[4]~input_o  & ( \writeAddr[2]~input_o  & ( (\RegWrite~input_o  & (!\writeAddr[0]~input_o  & (\writeAddr[3]~input_o  & \writeAddr[1]~input_o ))) ) ) )

	.dataa(!\RegWrite~input_o ),
	.datab(!\writeAddr[0]~input_o ),
	.datac(!\writeAddr[3]~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[4]~input_o ),
	.dataf(!\writeAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2890 .extended_lut = "off";
defparam \regFile~2890 .lut_mask = 64'h0000000000040000;
defparam \regFile~2890 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N56
dffeas \regFile~448 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~448 .is_wysiwyg = "true";
defparam \regFile~448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N54
cyclonev_lcell_comb \regFile~2900 (
// Equation(s):
// \regFile~2900_combout  = ( \writeAddr[3]~input_o  & ( !\writeAddr[4]~input_o  & ( (!\writeAddr[2]~input_o  & (\RegWrite~input_o  & (\writeAddr[0]~input_o  & \writeAddr[1]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[0]~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[3]~input_o ),
	.dataf(!\writeAddr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2900 .extended_lut = "off";
defparam \regFile~2900 .lut_mask = 64'h0000000200000000;
defparam \regFile~2900 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N52
dffeas \regFile~352 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~352 .is_wysiwyg = "true";
defparam \regFile~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N12
cyclonev_lcell_comb \regFile~2902 (
// Equation(s):
// \regFile~2902_combout  = ( \RegWrite~input_o  & ( \writeAddr[1]~input_o  & ( (!\writeAddr[0]~input_o  & (!\writeAddr[4]~input_o  & (!\writeAddr[2]~input_o  & \writeAddr[3]~input_o ))) ) ) )

	.dataa(!\writeAddr[0]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\writeAddr[2]~input_o ),
	.datad(!\writeAddr[3]~input_o ),
	.datae(!\RegWrite~input_o ),
	.dataf(!\writeAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2902_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2902 .extended_lut = "off";
defparam \regFile~2902 .lut_mask = 64'h0000000000000080;
defparam \regFile~2902 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N56
dffeas \regFile~320 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~320 .is_wysiwyg = "true";
defparam \regFile~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \regFile~288feeder (
// Equation(s):
// \regFile~288feeder_combout  = \writeData[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~288feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~288feeder .extended_lut = "off";
defparam \regFile~288feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~288feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N21
cyclonev_lcell_comb \regFile~2899 (
// Equation(s):
// \regFile~2899_combout  = ( \writeAddr[0]~input_o  & ( !\writeAddr[4]~input_o  & ( (\RegWrite~input_o  & (!\writeAddr[2]~input_o  & (\writeAddr[3]~input_o  & !\writeAddr[1]~input_o ))) ) ) )

	.dataa(!\RegWrite~input_o ),
	.datab(!\writeAddr[2]~input_o ),
	.datac(!\writeAddr[3]~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[0]~input_o ),
	.dataf(!\writeAddr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2899_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2899 .extended_lut = "off";
defparam \regFile~2899 .lut_mask = 64'h0000040000000000;
defparam \regFile~2899 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N20
dffeas \regFile~288 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~288 .is_wysiwyg = "true";
defparam \regFile~288 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N27
cyclonev_lcell_comb \regFile~2901 (
// Equation(s):
// \regFile~2901_combout  = ( !\writeAddr[1]~input_o  & ( \writeAddr[3]~input_o  & ( (!\writeAddr[2]~input_o  & (\RegWrite~input_o  & (!\writeAddr[4]~input_o  & !\writeAddr[0]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[4]~input_o ),
	.datad(!\writeAddr[0]~input_o ),
	.datae(!\writeAddr[1]~input_o ),
	.dataf(!\writeAddr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2901_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2901 .extended_lut = "off";
defparam \regFile~2901 .lut_mask = 64'h0000000020000000;
defparam \regFile~2901 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N2
dffeas \regFile~256 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~256 .is_wysiwyg = "true";
defparam \regFile~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \regFile~2049 (
// Equation(s):
// \regFile~2049_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~256_q  & (!\readAddr1[2]~input_o ))) # (\readAddr1[0]~input_o  & (((\regFile~288_q ) # (\readAddr1[2]~input_o ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~320_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~352_q ))) ) )

	.dataa(!\regFile~352_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~320_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~288_q ),
	.datag(!\regFile~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2049 .extended_lut = "on";
defparam \regFile~2049 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2049 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \regFile~416feeder (
// Equation(s):
// \regFile~416feeder_combout  = \writeData[0]~input_o 

	.dataa(gnd),
	.datab(!\writeData[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~416feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~416feeder .extended_lut = "off";
defparam \regFile~416feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~416feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N39
cyclonev_lcell_comb \regFile~2887 (
// Equation(s):
// \regFile~2887_combout  = ( !\writeAddr[1]~input_o  & ( \writeAddr[3]~input_o  & ( (\writeAddr[2]~input_o  & (\RegWrite~input_o  & (!\writeAddr[4]~input_o  & \writeAddr[0]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[4]~input_o ),
	.datad(!\writeAddr[0]~input_o ),
	.datae(!\writeAddr[1]~input_o ),
	.dataf(!\writeAddr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2887_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2887 .extended_lut = "off";
defparam \regFile~2887 .lut_mask = 64'h0000000000100000;
defparam \regFile~2887 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N37
dffeas \regFile~416 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~416 .is_wysiwyg = "true";
defparam \regFile~416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \regFile~2889 (
// Equation(s):
// \regFile~2889_combout  = ( \writeAddr[3]~input_o  & ( !\writeAddr[4]~input_o  & ( (\writeAddr[2]~input_o  & (\RegWrite~input_o  & (!\writeAddr[0]~input_o  & !\writeAddr[1]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[0]~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[3]~input_o ),
	.dataf(!\writeAddr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2889_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2889 .extended_lut = "off";
defparam \regFile~2889 .lut_mask = 64'h0000100000000000;
defparam \regFile~2889 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N32
dffeas \regFile~384 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~384 .is_wysiwyg = "true";
defparam \regFile~384 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N30
cyclonev_lcell_comb \regFile~1028 (
// Equation(s):
// \regFile~1028_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2049_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2049_combout  & (\regFile~384_q )) # (\regFile~2049_combout  & ((\regFile~416_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2049_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2049_combout  & (((\regFile~448_q )))) # (\regFile~2049_combout  & (\regFile~480_q )))) ) )

	.dataa(!\regFile~480_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~448_q ),
	.datad(!\regFile~2049_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~416_q ),
	.datag(!\regFile~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1028 .extended_lut = "on";
defparam \regFile~1028 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1028 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \regFile~2880 (
// Equation(s):
// \regFile~2880_combout  = ( \RegWrite~input_o  & ( !\writeAddr[3]~input_o  & ( (\writeAddr[0]~input_o  & (!\writeAddr[4]~input_o  & (\writeAddr[2]~input_o  & !\writeAddr[1]~input_o ))) ) ) )

	.dataa(!\writeAddr[0]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\writeAddr[2]~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\RegWrite~input_o ),
	.dataf(!\writeAddr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2880 .extended_lut = "off";
defparam \regFile~2880 .lut_mask = 64'h0000040000000000;
defparam \regFile~2880 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N56
dffeas \regFile~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~160 .is_wysiwyg = "true";
defparam \regFile~160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \regFile~224feeder (
// Equation(s):
// \regFile~224feeder_combout  = \writeData[0]~input_o 

	.dataa(gnd),
	.datab(!\writeData[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~224feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~224feeder .extended_lut = "off";
defparam \regFile~224feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~224feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N36
cyclonev_lcell_comb \regFile~2881 (
// Equation(s):
// \regFile~2881_combout  = ( !\writeAddr[3]~input_o  & ( \writeAddr[1]~input_o  & ( (\writeAddr[2]~input_o  & (\RegWrite~input_o  & (\writeAddr[0]~input_o  & !\writeAddr[4]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[0]~input_o ),
	.datad(!\writeAddr[4]~input_o ),
	.datae(!\writeAddr[3]~input_o ),
	.dataf(!\writeAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2881_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2881 .extended_lut = "off";
defparam \regFile~2881 .lut_mask = 64'h0000000001000000;
defparam \regFile~2881 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N31
dffeas \regFile~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~224 .is_wysiwyg = "true";
defparam \regFile~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N21
cyclonev_lcell_comb \regFile~2886 (
// Equation(s):
// \regFile~2886_combout  = ( !\writeAddr[0]~input_o  & ( \writeAddr[2]~input_o  & ( (!\writeAddr[3]~input_o  & (!\writeAddr[4]~input_o  & (\RegWrite~input_o  & \writeAddr[1]~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\RegWrite~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[0]~input_o ),
	.dataf(!\writeAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2886 .extended_lut = "off";
defparam \regFile~2886 .lut_mask = 64'h0000000000080000;
defparam \regFile~2886 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N2
dffeas \regFile~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~192 .is_wysiwyg = "true";
defparam \regFile~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N24
cyclonev_lcell_comb \regFile~2885 (
// Equation(s):
// \regFile~2885_combout  = ( !\writeAddr[3]~input_o  & ( \writeAddr[1]~input_o  & ( (!\writeAddr[2]~input_o  & (\RegWrite~input_o  & (!\writeAddr[0]~input_o  & !\writeAddr[4]~input_o ))) ) ) )

	.dataa(!\writeAddr[2]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[0]~input_o ),
	.datad(!\writeAddr[4]~input_o ),
	.datae(!\writeAddr[3]~input_o ),
	.dataf(!\writeAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2885_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2885 .extended_lut = "off";
defparam \regFile~2885 .lut_mask = 64'h0000000020000000;
defparam \regFile~2885 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N26
dffeas \regFile~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~64 .is_wysiwyg = "true";
defparam \regFile~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N18
cyclonev_lcell_comb \regFile~2884 (
// Equation(s):
// \regFile~2884_combout  = ( !\writeAddr[2]~input_o  & ( \writeAddr[0]~input_o  & ( (!\writeAddr[3]~input_o  & (!\writeAddr[4]~input_o  & (\writeAddr[1]~input_o  & \RegWrite~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\writeAddr[4]~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\RegWrite~input_o ),
	.datae(!\writeAddr[2]~input_o ),
	.dataf(!\writeAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2884 .extended_lut = "off";
defparam \regFile~2884 .lut_mask = 64'h0000000000080000;
defparam \regFile~2884 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N19
dffeas \regFile~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~96 .is_wysiwyg = "true";
defparam \regFile~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \regFile~32feeder (
// Equation(s):
// \regFile~32feeder_combout  = ( \writeData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~32feeder .extended_lut = "off";
defparam \regFile~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N15
cyclonev_lcell_comb \regFile~2883 (
// Equation(s):
// \regFile~2883_combout  = ( \writeAddr[0]~input_o  & ( !\writeAddr[2]~input_o  & ( (!\writeAddr[3]~input_o  & (\RegWrite~input_o  & (!\writeAddr[4]~input_o  & !\writeAddr[1]~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[4]~input_o ),
	.datad(!\writeAddr[1]~input_o ),
	.datae(!\writeAddr[0]~input_o ),
	.dataf(!\writeAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2883_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2883 .extended_lut = "off";
defparam \regFile~2883 .lut_mask = 64'h0000200000000000;
defparam \regFile~2883 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N32
dffeas \regFile~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~32 .is_wysiwyg = "true";
defparam \regFile~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \regFile~2048 (
// Equation(s):
// \regFile~2048_combout  = ( \regFile~96_q  & ( \regFile~32_q  & ( ((!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & \regFile~64_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~96_q  & ( \regFile~32_q  & ( (!\readAddr1[2]~input_o  & 
// ((!\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ))) # (\readAddr1[1]~input_o  & (\regFile~64_q  & !\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( \regFile~96_q  & ( !\regFile~32_q  & ( 
// (!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ) # (\regFile~64_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~96_q  & ( !\regFile~32_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & (\regFile~64_q  & !\readAddr1[0]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~64_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~96_q ),
	.dataf(!\regFile~32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2048 .extended_lut = "off";
defparam \regFile~2048 .lut_mask = 64'h0255027702DD02FF;
defparam \regFile~2048 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \regFile~2882 (
// Equation(s):
// \regFile~2882_combout  = ( \writeAddr[2]~input_o  & ( !\writeAddr[0]~input_o  & ( (!\writeAddr[3]~input_o  & (\RegWrite~input_o  & (!\writeAddr[1]~input_o  & !\writeAddr[4]~input_o ))) ) ) )

	.dataa(!\writeAddr[3]~input_o ),
	.datab(!\RegWrite~input_o ),
	.datac(!\writeAddr[1]~input_o ),
	.datad(!\writeAddr[4]~input_o ),
	.datae(!\writeAddr[2]~input_o ),
	.dataf(!\writeAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2882_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2882 .extended_lut = "off";
defparam \regFile~2882 .lut_mask = 64'h0000200000000000;
defparam \regFile~2882 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N2
dffeas \regFile~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~128 .is_wysiwyg = "true";
defparam \regFile~128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \regFile~1024 (
// Equation(s):
// \regFile~1024_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2048_combout  & (((\regFile~128_q  & \readAddr1[2]~input_o )))) # (\regFile~2048_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~160_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2048_combout  & (((\regFile~192_q  & \readAddr1[2]~input_o )))) # (\regFile~2048_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~224_q )))) ) )

	.dataa(!\regFile~160_q ),
	.datab(!\regFile~224_q ),
	.datac(!\regFile~192_q ),
	.datad(!\regFile~2048_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1024 .extended_lut = "on";
defparam \regFile~1024 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1024 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \readData1~124 (
// Equation(s):
// \readData1~124_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1024_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1028_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// (((!\readAddr1[3]~input_o  & ((\regFile~1032_combout ))) # (\readAddr1[3]~input_o  & (\regFile~1036_combout ))))) ) )

	.dataa(!\regFile~1036_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1032_combout ),
	.datad(!\regFile~1028_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\readAddr1[3]~input_o ),
	.datag(!\regFile~1024_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~124 .extended_lut = "on";
defparam \readData1~124 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \readData1~124 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \writeData[1]~input (
	.i(writeData[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[1]~input_o ));
// synopsys translate_off
defparam \writeData[1]~input .bus_hold = "false";
defparam \writeData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y7_N23
dffeas \regFile~737 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~737 .is_wysiwyg = "true";
defparam \regFile~737 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \regFile~673feeder (
// Equation(s):
// \regFile~673feeder_combout  = ( \writeData[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~673feeder .extended_lut = "off";
defparam \regFile~673feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~673feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N47
dffeas \regFile~673 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~673 .is_wysiwyg = "true";
defparam \regFile~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N32
dffeas \regFile~705 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~705 .is_wysiwyg = "true";
defparam \regFile~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N23
dffeas \regFile~609 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~609 .is_wysiwyg = "true";
defparam \regFile~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N2
dffeas \regFile~577 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~577 .is_wysiwyg = "true";
defparam \regFile~577 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N25
dffeas \regFile~545 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~545 .is_wysiwyg = "true";
defparam \regFile~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N38
dffeas \regFile~513 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~513 .is_wysiwyg = "true";
defparam \regFile~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N36
cyclonev_lcell_comb \regFile~2066 (
// Equation(s):
// \regFile~2066_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~513_q )) # (\readAddr1[0]~input_o  & ((\regFile~545_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~577_q ))) # (\readAddr1[0]~input_o  & (\regFile~609_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~609_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~577_q ),
	.datad(!\regFile~545_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2066 .extended_lut = "on";
defparam \regFile~2066 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regFile~2066 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N8
dffeas \regFile~641 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~641 .is_wysiwyg = "true";
defparam \regFile~641 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N6
cyclonev_lcell_comb \regFile~1048 (
// Equation(s):
// \regFile~1048_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2066_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2066_combout  & ((\regFile~641_q ))) # (\regFile~2066_combout  & (\regFile~673_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2066_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2066_combout  & ((\regFile~705_q ))) # (\regFile~2066_combout  & (\regFile~737_q ))))) ) )

	.dataa(!\regFile~737_q ),
	.datab(!\regFile~673_q ),
	.datac(!\regFile~705_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2066_combout ),
	.datag(!\regFile~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1048 .extended_lut = "on";
defparam \regFile~1048 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1048 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N41
dffeas \regFile~993 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~993 .is_wysiwyg = "true";
defparam \regFile~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N56
dffeas \regFile~833 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~833 .is_wysiwyg = "true";
defparam \regFile~833 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \regFile~865feeder (
// Equation(s):
// \regFile~865feeder_combout  = ( \writeData[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~865feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~865feeder .extended_lut = "off";
defparam \regFile~865feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~865feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N20
dffeas \regFile~865 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~865 .is_wysiwyg = "true";
defparam \regFile~865 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N48
cyclonev_lcell_comb \regFile~801feeder (
// Equation(s):
// \regFile~801feeder_combout  = \writeData[1]~input_o 

	.dataa(gnd),
	.datab(!\writeData[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~801feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~801feeder .extended_lut = "off";
defparam \regFile~801feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~801feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N50
dffeas \regFile~801 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~801feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~801 .is_wysiwyg = "true";
defparam \regFile~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \regFile~769 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~769 .is_wysiwyg = "true";
defparam \regFile~769 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \regFile~2070 (
// Equation(s):
// \regFile~2070_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~769_q )) # (\readAddr1[0]~input_o  & (((\regFile~801_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~833_q )) # (\readAddr1[0]~input_o  & (((\regFile~865_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~833_q ),
	.datad(!\regFile~865_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~801_q ),
	.datag(!\regFile~769_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2070 .extended_lut = "on";
defparam \regFile~2070 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2070 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N50
dffeas \regFile~961 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~961 .is_wysiwyg = "true";
defparam \regFile~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N26
dffeas \regFile~929 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~929 .is_wysiwyg = "true";
defparam \regFile~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N32
dffeas \regFile~897 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~897 .is_wysiwyg = "true";
defparam \regFile~897 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \regFile~1052 (
// Equation(s):
// \regFile~1052_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2070_combout  & (\regFile~897_q  & (\readAddr1[2]~input_o ))) # (\regFile~2070_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~929_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2070_combout  & (((\regFile~961_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2070_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~993_q ))) ) )

	.dataa(!\regFile~993_q ),
	.datab(!\regFile~2070_combout ),
	.datac(!\regFile~961_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~929_q ),
	.datag(!\regFile~897_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1052 .extended_lut = "on";
defparam \regFile~1052 .lut_mask = 64'h330C331D333F331D;
defparam \regFile~1052 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N26
dffeas \regFile~289 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~289 .is_wysiwyg = "true";
defparam \regFile~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N32
dffeas \regFile~321 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~321 .is_wysiwyg = "true";
defparam \regFile~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N25
dffeas \regFile~353 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~353 .is_wysiwyg = "true";
defparam \regFile~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N8
dffeas \regFile~257 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~257 .is_wysiwyg = "true";
defparam \regFile~257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \regFile~2062 (
// Equation(s):
// \regFile~2062_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~257_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~289_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (\regFile~321_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~353_q ))))) ) )

	.dataa(!\regFile~289_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~321_q ),
	.datad(!\regFile~353_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2062 .extended_lut = "on";
defparam \regFile~2062 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regFile~2062 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N2
dffeas \regFile~449 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~449 .is_wysiwyg = "true";
defparam \regFile~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N39
cyclonev_lcell_comb \regFile~417feeder (
// Equation(s):
// \regFile~417feeder_combout  = \writeData[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~417feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~417feeder .extended_lut = "off";
defparam \regFile~417feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~417feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N41
dffeas \regFile~417 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~417 .is_wysiwyg = "true";
defparam \regFile~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N25
dffeas \regFile~481 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~481 .is_wysiwyg = "true";
defparam \regFile~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N8
dffeas \regFile~385 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~385 .is_wysiwyg = "true";
defparam \regFile~385 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \regFile~1044 (
// Equation(s):
// \regFile~1044_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2062_combout  & (\readAddr1[2]~input_o  & (\regFile~385_q ))) # (\regFile~2062_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~417_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2062_combout  & (\readAddr1[2]~input_o  & (\regFile~449_q ))) # (\regFile~2062_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~481_q ))))) ) )

	.dataa(!\regFile~2062_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~449_q ),
	.datad(!\regFile~417_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~481_q ),
	.datag(!\regFile~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1044 .extended_lut = "on";
defparam \regFile~1044 .lut_mask = 64'h4657464646575757;
defparam \regFile~1044 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N14
dffeas \regFile~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~225 .is_wysiwyg = "true";
defparam \regFile~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N8
dffeas \regFile~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~193 .is_wysiwyg = "true";
defparam \regFile~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N8
dffeas \regFile~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~161 .is_wysiwyg = "true";
defparam \regFile~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N38
dffeas \regFile~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~65 .is_wysiwyg = "true";
defparam \regFile~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \regFile~33feeder (
// Equation(s):
// \regFile~33feeder_combout  = ( \writeData[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~33feeder .extended_lut = "off";
defparam \regFile~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N53
dffeas \regFile~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~33 .is_wysiwyg = "true";
defparam \regFile~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N32
dffeas \regFile~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~97 .is_wysiwyg = "true";
defparam \regFile~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \regFile~2061 (
// Equation(s):
// \regFile~2061_combout  = ( \regFile~97_q  & ( \readAddr1[2]~input_o  & ( \readAddr1[0]~input_o  ) ) ) # ( !\regFile~97_q  & ( \readAddr1[2]~input_o  & ( \readAddr1[0]~input_o  ) ) ) # ( \regFile~97_q  & ( !\readAddr1[2]~input_o  & ( 
// (!\readAddr1[1]~input_o  & (((\regFile~33_q  & \readAddr1[0]~input_o )))) # (\readAddr1[1]~input_o  & (((\readAddr1[0]~input_o )) # (\regFile~65_q ))) ) ) ) # ( !\regFile~97_q  & ( !\readAddr1[2]~input_o  & ( (!\readAddr1[1]~input_o  & (((\regFile~33_q  & 
// \readAddr1[0]~input_o )))) # (\readAddr1[1]~input_o  & (\regFile~65_q  & ((!\readAddr1[0]~input_o )))) ) ) )

	.dataa(!\regFile~65_q ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~33_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~97_q ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2061 .extended_lut = "off";
defparam \regFile~2061 .lut_mask = 64'h110C113F00FF00FF;
defparam \regFile~2061 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N38
dffeas \regFile~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~129 .is_wysiwyg = "true";
defparam \regFile~129 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \regFile~1040 (
// Equation(s):
// \regFile~1040_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2061_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2061_combout  & (\regFile~129_q )) # (\regFile~2061_combout  & ((\regFile~161_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2061_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2061_combout  & ((\regFile~193_q ))) # (\regFile~2061_combout  & (\regFile~225_q ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~225_q ),
	.datac(!\regFile~193_q ),
	.datad(!\regFile~161_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2061_combout ),
	.datag(!\regFile~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1040 .extended_lut = "on";
defparam \regFile~1040 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1040 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \readData1~120 (
// Equation(s):
// \readData1~120_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1040_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1044_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1048_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1052_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\readAddr1[3]~input_o ),
	.datac(!\regFile~1048_combout ),
	.datad(!\regFile~1052_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1044_combout ),
	.datag(!\regFile~1040_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~120 .extended_lut = "on";
defparam \readData1~120 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData1~120 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \writeData[2]~input (
	.i(writeData[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[2]~input_o ));
// synopsys translate_off
defparam \writeData[2]~input .bus_hold = "false";
defparam \writeData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N21
cyclonev_lcell_comb \regFile~738feeder (
// Equation(s):
// \regFile~738feeder_combout  = \writeData[2]~input_o 

	.dataa(!\writeData[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~738feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~738feeder .extended_lut = "off";
defparam \regFile~738feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~738feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N22
dffeas \regFile~738 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~738 .is_wysiwyg = "true";
defparam \regFile~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N56
dffeas \regFile~706 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~706 .is_wysiwyg = "true";
defparam \regFile~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N31
dffeas \regFile~674 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~674 .is_wysiwyg = "true";
defparam \regFile~674 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N21
cyclonev_lcell_comb \regFile~610feeder (
// Equation(s):
// \regFile~610feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~610feeder .extended_lut = "off";
defparam \regFile~610feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~610feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N22
dffeas \regFile~610 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~610 .is_wysiwyg = "true";
defparam \regFile~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N56
dffeas \regFile~578 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~578 .is_wysiwyg = "true";
defparam \regFile~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N28
dffeas \regFile~546 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~546 .is_wysiwyg = "true";
defparam \regFile~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N2
dffeas \regFile~514 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~514 .is_wysiwyg = "true";
defparam \regFile~514 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N0
cyclonev_lcell_comb \regFile~2079 (
// Equation(s):
// \regFile~2079_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & (\regFile~514_q )) # (\readAddr1[0]~input_o  & ((\regFile~546_q )))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~578_q ))) # (\readAddr1[0]~input_o  & (\regFile~610_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~610_q ),
	.datac(!\regFile~578_q ),
	.datad(!\regFile~546_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2079 .extended_lut = "on";
defparam \regFile~2079 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regFile~2079 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N32
dffeas \regFile~642 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~642 .is_wysiwyg = "true";
defparam \regFile~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \regFile~1064 (
// Equation(s):
// \regFile~1064_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2079_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2079_combout  & (\regFile~642_q )) # (\regFile~2079_combout  & ((\regFile~674_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2079_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2079_combout  & ((\regFile~706_q ))) # (\regFile~2079_combout  & (\regFile~738_q ))))) ) )

	.dataa(!\regFile~738_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~706_q ),
	.datad(!\regFile~674_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2079_combout ),
	.datag(!\regFile~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1064 .extended_lut = "on";
defparam \regFile~1064 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1064 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N27
cyclonev_lcell_comb \regFile~930feeder (
// Equation(s):
// \regFile~930feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~930feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~930feeder .extended_lut = "off";
defparam \regFile~930feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~930feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N29
dffeas \regFile~930 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~930 .is_wysiwyg = "true";
defparam \regFile~930 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N27
cyclonev_lcell_comb \regFile~802feeder (
// Equation(s):
// \regFile~802feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~802feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~802feeder .extended_lut = "off";
defparam \regFile~802feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~802feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N29
dffeas \regFile~802 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~802 .is_wysiwyg = "true";
defparam \regFile~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N32
dffeas \regFile~834 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~834 .is_wysiwyg = "true";
defparam \regFile~834 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \regFile~866feeder (
// Equation(s):
// \regFile~866feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~866feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~866feeder .extended_lut = "off";
defparam \regFile~866feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~866feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N29
dffeas \regFile~866 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~866 .is_wysiwyg = "true";
defparam \regFile~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N38
dffeas \regFile~770 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~770 .is_wysiwyg = "true";
defparam \regFile~770 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \regFile~2083 (
// Equation(s):
// \regFile~2083_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~770_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~802_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (\regFile~834_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~866_q ))))) ) )

	.dataa(!\regFile~802_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~834_q ),
	.datad(!\regFile~866_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~770_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2083 .extended_lut = "on";
defparam \regFile~2083 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regFile~2083 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N20
dffeas \regFile~962 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~962 .is_wysiwyg = "true";
defparam \regFile~962 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \regFile~994feeder (
// Equation(s):
// \regFile~994feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~994feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~994feeder .extended_lut = "off";
defparam \regFile~994feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~994feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N37
dffeas \regFile~994 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~994 .is_wysiwyg = "true";
defparam \regFile~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N32
dffeas \regFile~898 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~898 .is_wysiwyg = "true";
defparam \regFile~898 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \regFile~1068 (
// Equation(s):
// \regFile~1068_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2083_combout  & (((\regFile~898_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2083_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~930_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2083_combout  & (\regFile~962_q  & (\readAddr1[2]~input_o ))) # (\regFile~2083_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~994_q ))))) ) )

	.dataa(!\regFile~930_q ),
	.datab(!\regFile~2083_combout ),
	.datac(!\regFile~962_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~994_q ),
	.datag(!\regFile~898_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1068 .extended_lut = "on";
defparam \regFile~1068 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1068 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N56
dffeas \regFile~322 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~322 .is_wysiwyg = "true";
defparam \regFile~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N22
dffeas \regFile~290 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~290 .is_wysiwyg = "true";
defparam \regFile~290 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \regFile~354feeder (
// Equation(s):
// \regFile~354feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~354feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~354feeder .extended_lut = "off";
defparam \regFile~354feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~354feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N19
dffeas \regFile~354 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~354 .is_wysiwyg = "true";
defparam \regFile~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N2
dffeas \regFile~258 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~258 .is_wysiwyg = "true";
defparam \regFile~258 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \regFile~2075 (
// Equation(s):
// \regFile~2075_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~258_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~290_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~322_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~354_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~322_q ),
	.datad(!\regFile~290_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~354_q ),
	.datag(!\regFile~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2075 .extended_lut = "on";
defparam \regFile~2075 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2075 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N50
dffeas \regFile~450 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~450 .is_wysiwyg = "true";
defparam \regFile~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N4
dffeas \regFile~418 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~418 .is_wysiwyg = "true";
defparam \regFile~418 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N45
cyclonev_lcell_comb \regFile~482feeder (
// Equation(s):
// \regFile~482feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~482feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~482feeder .extended_lut = "off";
defparam \regFile~482feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~482feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N47
dffeas \regFile~482 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~482feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~482 .is_wysiwyg = "true";
defparam \regFile~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N32
dffeas \regFile~386 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~386 .is_wysiwyg = "true";
defparam \regFile~386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \regFile~1060 (
// Equation(s):
// \regFile~1060_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2075_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2075_combout  & (\regFile~386_q )) # (\regFile~2075_combout  & (((\regFile~418_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2075_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2075_combout  & (\regFile~450_q )) # (\regFile~2075_combout  & (((\regFile~482_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2075_combout ),
	.datac(!\regFile~450_q ),
	.datad(!\regFile~418_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~482_q ),
	.datag(!\regFile~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1060 .extended_lut = "on";
defparam \regFile~1060 .lut_mask = 64'h2637262626373737;
defparam \regFile~1060 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N38
dffeas \regFile~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~66 .is_wysiwyg = "true";
defparam \regFile~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N2
dffeas \regFile~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~98 .is_wysiwyg = "true";
defparam \regFile~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N57
cyclonev_lcell_comb \regFile~34feeder (
// Equation(s):
// \regFile~34feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~34feeder .extended_lut = "off";
defparam \regFile~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N59
dffeas \regFile~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~34 .is_wysiwyg = "true";
defparam \regFile~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \regFile~2074 (
// Equation(s):
// \regFile~2074_combout  = ( \regFile~98_q  & ( \regFile~34_q  & ( ((\regFile~66_q  & (!\readAddr1[2]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~98_q  & ( \regFile~34_q  & ( (!\readAddr1[0]~input_o  & (\regFile~66_q  
// & (!\readAddr1[2]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o  & (((!\readAddr1[1]~input_o ) # (\readAddr1[2]~input_o )))) ) ) ) # ( \regFile~98_q  & ( !\regFile~34_q  & ( (!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & 
// ((\readAddr1[0]~input_o ) # (\regFile~66_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~98_q  & ( !\regFile~34_q  & ( (!\readAddr1[0]~input_o  & (\regFile~66_q  & (!\readAddr1[2]~input_o  & \readAddr1[1]~input_o ))) # 
// (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )))) ) ) )

	.dataa(!\regFile~66_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~98_q ),
	.dataf(!\regFile~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2074 .extended_lut = "off";
defparam \regFile~2074 .lut_mask = 64'h0343037333433373;
defparam \regFile~2074 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N11
dffeas \regFile~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~194 .is_wysiwyg = "true";
defparam \regFile~194 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \regFile~226feeder (
// Equation(s):
// \regFile~226feeder_combout  = ( \writeData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~226feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~226feeder .extended_lut = "off";
defparam \regFile~226feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~226feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N16
dffeas \regFile~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~226 .is_wysiwyg = "true";
defparam \regFile~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N16
dffeas \regFile~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~162 .is_wysiwyg = "true";
defparam \regFile~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N2
dffeas \regFile~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~130 .is_wysiwyg = "true";
defparam \regFile~130 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \regFile~1056 (
// Equation(s):
// \regFile~1056_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2074_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2074_combout  & (\regFile~130_q )) # (\regFile~2074_combout  & (((\regFile~162_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2074_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2074_combout  & (\regFile~194_q )) # (\regFile~2074_combout  & (((\regFile~226_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2074_combout ),
	.datac(!\regFile~194_q ),
	.datad(!\regFile~226_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~162_q ),
	.datag(!\regFile~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1056 .extended_lut = "on";
defparam \regFile~1056 .lut_mask = 64'h2626263737372637;
defparam \regFile~1056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \readData1~116 (
// Equation(s):
// \readData1~116_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1056_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1060_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1064_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1068_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1064_combout ),
	.datad(!\regFile~1068_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1060_combout ),
	.datag(!\regFile~1056_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~116 .extended_lut = "on";
defparam \readData1~116 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData1~116 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \writeData[3]~input (
	.i(writeData[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[3]~input_o ));
// synopsys translate_off
defparam \writeData[3]~input .bus_hold = "false";
defparam \writeData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N45
cyclonev_lcell_comb \regFile~995feeder (
// Equation(s):
// \regFile~995feeder_combout  = ( \writeData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~995feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~995feeder .extended_lut = "off";
defparam \regFile~995feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~995feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N47
dffeas \regFile~995 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~995 .is_wysiwyg = "true";
defparam \regFile~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N50
dffeas \regFile~963 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~963 .is_wysiwyg = "true";
defparam \regFile~963 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N26
dffeas \regFile~835 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~835 .is_wysiwyg = "true";
defparam \regFile~835 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N3
cyclonev_lcell_comb \regFile~867feeder (
// Equation(s):
// \regFile~867feeder_combout  = ( \writeData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~867feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~867feeder .extended_lut = "off";
defparam \regFile~867feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~867feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N4
dffeas \regFile~867 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~867 .is_wysiwyg = "true";
defparam \regFile~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N23
dffeas \regFile~803 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~803 .is_wysiwyg = "true";
defparam \regFile~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N38
dffeas \regFile~771 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~771 .is_wysiwyg = "true";
defparam \regFile~771 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \regFile~2096 (
// Equation(s):
// \regFile~2096_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~771_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~803_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~835_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~867_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~835_q ),
	.datad(!\regFile~867_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~803_q ),
	.datag(!\regFile~771_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2096 .extended_lut = "on";
defparam \regFile~2096 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2096 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N9
cyclonev_lcell_comb \regFile~931feeder (
// Equation(s):
// \regFile~931feeder_combout  = ( \writeData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~931feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~931feeder .extended_lut = "off";
defparam \regFile~931feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~931feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N11
dffeas \regFile~931 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~931 .is_wysiwyg = "true";
defparam \regFile~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N2
dffeas \regFile~899 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~899 .is_wysiwyg = "true";
defparam \regFile~899 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \regFile~1084 (
// Equation(s):
// \regFile~1084_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2096_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2096_combout  & (\regFile~899_q )) # (\regFile~2096_combout  & ((\regFile~931_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2096_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2096_combout  & (((\regFile~963_q )))) # (\regFile~2096_combout  & (\regFile~995_q )))) ) )

	.dataa(!\regFile~995_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~963_q ),
	.datad(!\regFile~2096_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~931_q ),
	.datag(!\regFile~899_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1084 .extended_lut = "on";
defparam \regFile~1084 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1084 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \regFile~739feeder (
// Equation(s):
// \regFile~739feeder_combout  = ( \writeData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~739feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~739feeder .extended_lut = "off";
defparam \regFile~739feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~739feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N28
dffeas \regFile~739 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~739 .is_wysiwyg = "true";
defparam \regFile~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N11
dffeas \regFile~707 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~707 .is_wysiwyg = "true";
defparam \regFile~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N56
dffeas \regFile~579 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~579 .is_wysiwyg = "true";
defparam \regFile~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N49
dffeas \regFile~547 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~547 .is_wysiwyg = "true";
defparam \regFile~547 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N27
cyclonev_lcell_comb \regFile~611feeder (
// Equation(s):
// \regFile~611feeder_combout  = \writeData[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~611feeder .extended_lut = "off";
defparam \regFile~611feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~611feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N28
dffeas \regFile~611 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~611 .is_wysiwyg = "true";
defparam \regFile~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N32
dffeas \regFile~515 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~515 .is_wysiwyg = "true";
defparam \regFile~515 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \regFile~2092 (
// Equation(s):
// \regFile~2092_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~515_q )) # (\readAddr1[0]~input_o  & (((\regFile~547_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~579_q )) # (\readAddr1[0]~input_o  & (((\regFile~611_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~579_q ),
	.datad(!\regFile~547_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~611_q ),
	.datag(!\regFile~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2092 .extended_lut = "on";
defparam \regFile~2092 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2092 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N37
dffeas \regFile~675 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~675 .is_wysiwyg = "true";
defparam \regFile~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \regFile~643 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~643 .is_wysiwyg = "true";
defparam \regFile~643 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \regFile~1080 (
// Equation(s):
// \regFile~1080_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2092_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2092_combout  & (\regFile~643_q )) # (\regFile~2092_combout  & ((\regFile~675_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2092_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2092_combout  & (((\regFile~707_q )))) # (\regFile~2092_combout  & (\regFile~739_q )))) ) )

	.dataa(!\regFile~739_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~707_q ),
	.datad(!\regFile~2092_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~675_q ),
	.datag(!\regFile~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1080 .extended_lut = "on";
defparam \regFile~1080 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1080 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \regFile~323 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~323 .is_wysiwyg = "true";
defparam \regFile~323 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \regFile~291feeder (
// Equation(s):
// \regFile~291feeder_combout  = \writeData[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~291feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~291feeder .extended_lut = "off";
defparam \regFile~291feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~291feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N52
dffeas \regFile~291 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~291 .is_wysiwyg = "true";
defparam \regFile~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N59
dffeas \regFile~355 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~355 .is_wysiwyg = "true";
defparam \regFile~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N8
dffeas \regFile~259 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~259 .is_wysiwyg = "true";
defparam \regFile~259 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \regFile~2088 (
// Equation(s):
// \regFile~2088_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~259_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~291_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~323_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~355_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~323_q ),
	.datad(!\regFile~291_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~355_q ),
	.datag(!\regFile~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2088 .extended_lut = "on";
defparam \regFile~2088 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2088 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N50
dffeas \regFile~451 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~451 .is_wysiwyg = "true";
defparam \regFile~451 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N9
cyclonev_lcell_comb \regFile~483feeder (
// Equation(s):
// \regFile~483feeder_combout  = ( \writeData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~483feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~483feeder .extended_lut = "off";
defparam \regFile~483feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~483feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N11
dffeas \regFile~483 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~483feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~483 .is_wysiwyg = "true";
defparam \regFile~483 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N3
cyclonev_lcell_comb \regFile~419feeder (
// Equation(s):
// \regFile~419feeder_combout  = ( \writeData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~419feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~419feeder .extended_lut = "off";
defparam \regFile~419feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~419feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N5
dffeas \regFile~419 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~419 .is_wysiwyg = "true";
defparam \regFile~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N2
dffeas \regFile~387 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~387 .is_wysiwyg = "true";
defparam \regFile~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \regFile~1076 (
// Equation(s):
// \regFile~1076_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2088_combout  & (\readAddr1[2]~input_o  & (\regFile~387_q ))) # (\regFile~2088_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~419_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2088_combout  & (\readAddr1[2]~input_o  & (\regFile~451_q ))) # (\regFile~2088_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~483_q ))))) ) )

	.dataa(!\regFile~2088_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~451_q ),
	.datad(!\regFile~483_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~419_q ),
	.datag(!\regFile~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1076 .extended_lut = "on";
defparam \regFile~1076 .lut_mask = 64'h4646465757574657;
defparam \regFile~1076 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N10
dffeas \regFile~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~163 .is_wysiwyg = "true";
defparam \regFile~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N32
dffeas \regFile~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~195 .is_wysiwyg = "true";
defparam \regFile~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N32
dffeas \regFile~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~227 .is_wysiwyg = "true";
defparam \regFile~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N5
dffeas \regFile~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~35 .is_wysiwyg = "true";
defparam \regFile~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N44
dffeas \regFile~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~67 .is_wysiwyg = "true";
defparam \regFile~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N38
dffeas \regFile~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~99 .is_wysiwyg = "true";
defparam \regFile~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \regFile~2087 (
// Equation(s):
// \regFile~2087_combout  = ( \regFile~99_q  & ( \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & \regFile~67_q )) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~99_q  & ( \readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & 
// \regFile~67_q )) # (\readAddr1[0]~input_o  & (\readAddr1[2]~input_o )) ) ) ) # ( \regFile~99_q  & ( !\readAddr1[1]~input_o  & ( (\readAddr1[0]~input_o  & ((\readAddr1[2]~input_o ) # (\regFile~35_q ))) ) ) ) # ( !\regFile~99_q  & ( !\readAddr1[1]~input_o  
// & ( (\readAddr1[0]~input_o  & ((\readAddr1[2]~input_o ) # (\regFile~35_q ))) ) ) )

	.dataa(!\regFile~35_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\regFile~67_q ),
	.datae(!\regFile~99_q ),
	.dataf(!\readAddr1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2087 .extended_lut = "off";
defparam \regFile~2087 .lut_mask = 64'h1313131303C333F3;
defparam \regFile~2087 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N2
dffeas \regFile~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~131 .is_wysiwyg = "true";
defparam \regFile~131 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \regFile~1072 (
// Equation(s):
// \regFile~1072_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2087_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2087_combout  & ((\regFile~131_q ))) # (\regFile~2087_combout  & (\regFile~163_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2087_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2087_combout  & (\regFile~195_q )) # (\regFile~2087_combout  & ((\regFile~227_q )))))) ) )

	.dataa(!\regFile~163_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~195_q ),
	.datad(!\regFile~227_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2087_combout ),
	.datag(!\regFile~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1072 .extended_lut = "on";
defparam \regFile~1072 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1072 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \readData1~112 (
// Equation(s):
// \readData1~112_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & (((!\readAddr1[3]~input_o  & (\regFile~1072_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1076_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (((\regFile~1080_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1084_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\regFile~1084_combout ),
	.datac(!\regFile~1080_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1076_combout ),
	.datag(!\regFile~1072_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~112 .extended_lut = "on";
defparam \readData1~112 .lut_mask = 64'h0A000A220AAA0A22;
defparam \readData1~112 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \writeData[4]~input (
	.i(writeData[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[4]~input_o ));
// synopsys translate_off
defparam \writeData[4]~input .bus_hold = "false";
defparam \writeData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N27
cyclonev_lcell_comb \regFile~548feeder (
// Equation(s):
// \regFile~548feeder_combout  = ( \writeData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~548feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~548feeder .extended_lut = "off";
defparam \regFile~548feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~548feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N29
dffeas \regFile~548 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~548 .is_wysiwyg = "true";
defparam \regFile~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N56
dffeas \regFile~580 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~580 .is_wysiwyg = "true";
defparam \regFile~580 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N32
dffeas \regFile~612 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~612 .is_wysiwyg = "true";
defparam \regFile~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N32
dffeas \regFile~516 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~516 .is_wysiwyg = "true";
defparam \regFile~516 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N30
cyclonev_lcell_comb \regFile~2105 (
// Equation(s):
// \regFile~2105_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~516_q ))) # (\readAddr1[0]~input_o  & (\regFile~548_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~580_q )) # (\readAddr1[0]~input_o  & ((\regFile~612_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~548_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~580_q ),
	.datad(!\regFile~612_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2105 .extended_lut = "on";
defparam \regFile~2105 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regFile~2105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N46
dffeas \regFile~740 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~740 .is_wysiwyg = "true";
defparam \regFile~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \regFile~708 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~708 .is_wysiwyg = "true";
defparam \regFile~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N41
dffeas \regFile~676 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~676 .is_wysiwyg = "true";
defparam \regFile~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N32
dffeas \regFile~644 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~644 .is_wysiwyg = "true";
defparam \regFile~644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N30
cyclonev_lcell_comb \regFile~1096 (
// Equation(s):
// \regFile~1096_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2105_combout  & (((\regFile~644_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2105_combout  & ((((!\readAddr1[2]~input_o ) # (\regFile~676_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2105_combout  & (((\regFile~708_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2105_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~740_q ))) ) )

	.dataa(!\regFile~2105_combout ),
	.datab(!\regFile~740_q ),
	.datac(!\regFile~708_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~676_q ),
	.datag(!\regFile~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1096 .extended_lut = "on";
defparam \regFile~1096 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~1096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N46
dffeas \regFile~932 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~932 .is_wysiwyg = "true";
defparam \regFile~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N26
dffeas \regFile~836 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~836 .is_wysiwyg = "true";
defparam \regFile~836 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N41
dffeas \regFile~868 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~868 .is_wysiwyg = "true";
defparam \regFile~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N58
dffeas \regFile~804 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~804 .is_wysiwyg = "true";
defparam \regFile~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N2
dffeas \regFile~772 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~772 .is_wysiwyg = "true";
defparam \regFile~772 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \regFile~2109 (
// Equation(s):
// \regFile~2109_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~772_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~804_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~836_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~868_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~836_q ),
	.datad(!\regFile~868_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~804_q ),
	.datag(!\regFile~772_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2109 .extended_lut = "on";
defparam \regFile~2109 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N20
dffeas \regFile~964 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~964 .is_wysiwyg = "true";
defparam \regFile~964 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \regFile~996feeder (
// Equation(s):
// \regFile~996feeder_combout  = ( \writeData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~996feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~996feeder .extended_lut = "off";
defparam \regFile~996feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~996feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N44
dffeas \regFile~996 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~996feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~996 .is_wysiwyg = "true";
defparam \regFile~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N32
dffeas \regFile~900 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~900 .is_wysiwyg = "true";
defparam \regFile~900 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N30
cyclonev_lcell_comb \regFile~1100 (
// Equation(s):
// \regFile~1100_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2109_combout  & (((\regFile~900_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2109_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~932_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2109_combout  & (\regFile~964_q  & (\readAddr1[2]~input_o ))) # (\regFile~2109_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~996_q ))))) ) )

	.dataa(!\regFile~932_q ),
	.datab(!\regFile~2109_combout ),
	.datac(!\regFile~964_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~996_q ),
	.datag(!\regFile~900_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1100 .extended_lut = "on";
defparam \regFile~1100 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N36
cyclonev_lcell_comb \regFile~484feeder (
// Equation(s):
// \regFile~484feeder_combout  = \writeData[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~484feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~484feeder .extended_lut = "off";
defparam \regFile~484feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~484feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N37
dffeas \regFile~484 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~484feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~484 .is_wysiwyg = "true";
defparam \regFile~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N1
dffeas \regFile~420 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~420 .is_wysiwyg = "true";
defparam \regFile~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \regFile~452 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~452 .is_wysiwyg = "true";
defparam \regFile~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \regFile~356feeder (
// Equation(s):
// \regFile~356feeder_combout  = ( \writeData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~356feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~356feeder .extended_lut = "off";
defparam \regFile~356feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~356feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N7
dffeas \regFile~356 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~356 .is_wysiwyg = "true";
defparam \regFile~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N50
dffeas \regFile~324 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~324 .is_wysiwyg = "true";
defparam \regFile~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N1
dffeas \regFile~292 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~292 .is_wysiwyg = "true";
defparam \regFile~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N2
dffeas \regFile~260 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~260 .is_wysiwyg = "true";
defparam \regFile~260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N0
cyclonev_lcell_comb \regFile~2101 (
// Equation(s):
// \regFile~2101_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~260_q )) # (\readAddr1[0]~input_o  & ((\regFile~292_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~324_q ))) # (\readAddr1[0]~input_o  & (\regFile~356_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~356_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~324_q ),
	.datad(!\regFile~292_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2101 .extended_lut = "on";
defparam \regFile~2101 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regFile~2101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \regFile~388 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~388 .is_wysiwyg = "true";
defparam \regFile~388 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \regFile~1092 (
// Equation(s):
// \regFile~1092_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2101_combout  & (((\regFile~388_q  & \readAddr1[2]~input_o )))) # (\regFile~2101_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~420_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2101_combout  & (((\regFile~452_q  & \readAddr1[2]~input_o )))) # (\regFile~2101_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~484_q )))) ) )

	.dataa(!\regFile~484_q ),
	.datab(!\regFile~420_q ),
	.datac(!\regFile~452_q ),
	.datad(!\regFile~2101_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1092 .extended_lut = "on";
defparam \regFile~1092 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1092 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N29
dffeas \regFile~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~228 .is_wysiwyg = "true";
defparam \regFile~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N53
dffeas \regFile~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~164 .is_wysiwyg = "true";
defparam \regFile~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N38
dffeas \regFile~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~196 .is_wysiwyg = "true";
defparam \regFile~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N50
dffeas \regFile~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~68 .is_wysiwyg = "true";
defparam \regFile~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N1
dffeas \regFile~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~36 .is_wysiwyg = "true";
defparam \regFile~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N13
dffeas \regFile~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~100 .is_wysiwyg = "true";
defparam \regFile~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N12
cyclonev_lcell_comb \regFile~2100 (
// Equation(s):
// \regFile~2100_combout  = ( \regFile~100_q  & ( \readAddr1[0]~input_o  & ( ((\regFile~36_q ) # (\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ) ) ) ) # ( !\regFile~100_q  & ( \readAddr1[0]~input_o  & ( ((!\readAddr1[1]~input_o  & \regFile~36_q )) # 
// (\readAddr1[2]~input_o ) ) ) ) # ( \regFile~100_q  & ( !\readAddr1[0]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~68_q  & \readAddr1[1]~input_o )) ) ) ) # ( !\regFile~100_q  & ( !\readAddr1[0]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~68_q  
// & \readAddr1[1]~input_o )) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~68_q ),
	.datac(!\readAddr1[1]~input_o ),
	.datad(!\regFile~36_q ),
	.datae(!\regFile~100_q ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2100 .extended_lut = "off";
defparam \regFile~2100 .lut_mask = 64'h0202020255F55FFF;
defparam \regFile~2100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N32
dffeas \regFile~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~132 .is_wysiwyg = "true";
defparam \regFile~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \regFile~1088 (
// Equation(s):
// \regFile~1088_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2100_combout  & (((\regFile~132_q  & \readAddr1[2]~input_o )))) # (\regFile~2100_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~164_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2100_combout  & (((\regFile~196_q  & \readAddr1[2]~input_o )))) # (\regFile~2100_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~228_q )))) ) )

	.dataa(!\regFile~228_q ),
	.datab(!\regFile~164_q ),
	.datac(!\regFile~196_q ),
	.datad(!\regFile~2100_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1088 .extended_lut = "on";
defparam \regFile~1088 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \readData1~108 (
// Equation(s):
// \readData1~108_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1088_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1092_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1096_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1100_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\readAddr1[3]~input_o ),
	.datac(!\regFile~1096_combout ),
	.datad(!\regFile~1100_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1092_combout ),
	.datag(!\regFile~1088_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~108 .extended_lut = "on";
defparam \readData1~108 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData1~108 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \writeData[5]~input (
	.i(writeData[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[5]~input_o ));
// synopsys translate_off
defparam \writeData[5]~input .bus_hold = "false";
defparam \writeData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y7_N19
dffeas \regFile~613 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~613 .is_wysiwyg = "true";
defparam \regFile~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N32
dffeas \regFile~581 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~581 .is_wysiwyg = "true";
defparam \regFile~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N20
dffeas \regFile~549 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~549 .is_wysiwyg = "true";
defparam \regFile~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N8
dffeas \regFile~517 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~517 .is_wysiwyg = "true";
defparam \regFile~517 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \regFile~2118 (
// Equation(s):
// \regFile~2118_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~517_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\regFile~549_q ) # (\readAddr1[2]~input_o ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~581_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~613_q ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~613_q ),
	.datac(!\regFile~581_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~549_q ),
	.datag(!\regFile~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2118 .extended_lut = "on";
defparam \regFile~2118 .lut_mask = 64'h0A551B555F551B55;
defparam \regFile~2118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N54
cyclonev_lcell_comb \regFile~741feeder (
// Equation(s):
// \regFile~741feeder_combout  = \writeData[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~741feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~741feeder .extended_lut = "off";
defparam \regFile~741feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~741feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N55
dffeas \regFile~741 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~741 .is_wysiwyg = "true";
defparam \regFile~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N38
dffeas \regFile~709 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~709 .is_wysiwyg = "true";
defparam \regFile~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N8
dffeas \regFile~677 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~677 .is_wysiwyg = "true";
defparam \regFile~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N14
dffeas \regFile~645 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~645 .is_wysiwyg = "true";
defparam \regFile~645 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N12
cyclonev_lcell_comb \regFile~1112 (
// Equation(s):
// \regFile~1112_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2118_combout  & (((\regFile~645_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2118_combout  & ((((!\readAddr1[2]~input_o ) # (\regFile~677_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2118_combout  & (((\regFile~709_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2118_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~741_q ))) ) )

	.dataa(!\regFile~2118_combout ),
	.datab(!\regFile~741_q ),
	.datac(!\regFile~709_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~677_q ),
	.datag(!\regFile~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1112 .extended_lut = "on";
defparam \regFile~1112 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~1112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N27
cyclonev_lcell_comb \regFile~933feeder (
// Equation(s):
// \regFile~933feeder_combout  = ( \writeData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~933feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~933feeder .extended_lut = "off";
defparam \regFile~933feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~933feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N29
dffeas \regFile~933 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~933 .is_wysiwyg = "true";
defparam \regFile~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N8
dffeas \regFile~837 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~837 .is_wysiwyg = "true";
defparam \regFile~837 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \regFile~869feeder (
// Equation(s):
// \regFile~869feeder_combout  = ( \writeData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~869feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~869feeder .extended_lut = "off";
defparam \regFile~869feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~869feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \regFile~869 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~869 .is_wysiwyg = "true";
defparam \regFile~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N53
dffeas \regFile~805 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~805 .is_wysiwyg = "true";
defparam \regFile~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N14
dffeas \regFile~773 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~773 .is_wysiwyg = "true";
defparam \regFile~773 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \regFile~2122 (
// Equation(s):
// \regFile~2122_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~773_q )) # (\readAddr1[0]~input_o  & (((\regFile~805_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~837_q )) # (\readAddr1[0]~input_o  & (((\regFile~869_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~837_q ),
	.datad(!\regFile~869_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~805_q ),
	.datag(!\regFile~773_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2122 .extended_lut = "on";
defparam \regFile~2122 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N56
dffeas \regFile~965 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~965 .is_wysiwyg = "true";
defparam \regFile~965 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \regFile~997feeder (
// Equation(s):
// \regFile~997feeder_combout  = ( \writeData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~997feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~997feeder .extended_lut = "off";
defparam \regFile~997feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~997feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N14
dffeas \regFile~997 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~997feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~997 .is_wysiwyg = "true";
defparam \regFile~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \regFile~901 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~901 .is_wysiwyg = "true";
defparam \regFile~901 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \regFile~1116 (
// Equation(s):
// \regFile~1116_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2122_combout  & (((\regFile~901_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2122_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~933_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2122_combout  & (\regFile~965_q  & (\readAddr1[2]~input_o ))) # (\regFile~2122_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~997_q ))))) ) )

	.dataa(!\regFile~933_q ),
	.datab(!\regFile~2122_combout ),
	.datac(!\regFile~965_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~997_q ),
	.datag(!\regFile~901_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1116 .extended_lut = "on";
defparam \regFile~1116 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \regFile~421feeder (
// Equation(s):
// \regFile~421feeder_combout  = \writeData[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~421feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~421feeder .extended_lut = "off";
defparam \regFile~421feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~421feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N1
dffeas \regFile~421 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~421 .is_wysiwyg = "true";
defparam \regFile~421 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N6
cyclonev_lcell_comb \regFile~485feeder (
// Equation(s):
// \regFile~485feeder_combout  = ( \writeData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~485feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~485feeder .extended_lut = "off";
defparam \regFile~485feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~485feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N8
dffeas \regFile~485 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~485feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~485 .is_wysiwyg = "true";
defparam \regFile~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N38
dffeas \regFile~453 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~453 .is_wysiwyg = "true";
defparam \regFile~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N56
dffeas \regFile~325 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~325 .is_wysiwyg = "true";
defparam \regFile~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N19
dffeas \regFile~293 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~293 .is_wysiwyg = "true";
defparam \regFile~293 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N51
cyclonev_lcell_comb \regFile~357feeder (
// Equation(s):
// \regFile~357feeder_combout  = ( \writeData[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~357feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~357feeder .extended_lut = "off";
defparam \regFile~357feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~357feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N53
dffeas \regFile~357 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~357 .is_wysiwyg = "true";
defparam \regFile~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N32
dffeas \regFile~261 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~261 .is_wysiwyg = "true";
defparam \regFile~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \regFile~2114 (
// Equation(s):
// \regFile~2114_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~261_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~293_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~325_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~357_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~325_q ),
	.datad(!\regFile~293_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~357_q ),
	.datag(!\regFile~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2114 .extended_lut = "on";
defparam \regFile~2114 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N32
dffeas \regFile~389 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~389 .is_wysiwyg = "true";
defparam \regFile~389 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \regFile~1108 (
// Equation(s):
// \regFile~1108_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2114_combout  & (((\regFile~389_q  & \readAddr1[2]~input_o )))) # (\regFile~2114_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~421_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2114_combout  & (((\regFile~453_q  & \readAddr1[2]~input_o )))) # (\regFile~2114_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~485_q )))) ) )

	.dataa(!\regFile~421_q ),
	.datab(!\regFile~485_q ),
	.datac(!\regFile~453_q ),
	.datad(!\regFile~2114_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1108 .extended_lut = "on";
defparam \regFile~1108 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \regFile~37feeder (
// Equation(s):
// \regFile~37feeder_combout  = \writeData[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~37feeder .extended_lut = "off";
defparam \regFile~37feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N49
dffeas \regFile~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~37 .is_wysiwyg = "true";
defparam \regFile~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N26
dffeas \regFile~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~101 .is_wysiwyg = "true";
defparam \regFile~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N31
dffeas \regFile~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~69 .is_wysiwyg = "true";
defparam \regFile~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \regFile~2113 (
// Equation(s):
// \regFile~2113_combout  = ( \regFile~101_q  & ( \regFile~69_q  & ( (!\readAddr1[2]~input_o  & (((\regFile~37_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~101_q  & ( 
// \regFile~69_q  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & ((\readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o  & (\regFile~37_q  & !\readAddr1[1]~input_o )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( 
// \regFile~101_q  & ( !\regFile~69_q  & ( (\readAddr1[0]~input_o  & (((\readAddr1[1]~input_o ) # (\regFile~37_q )) # (\readAddr1[2]~input_o ))) ) ) ) # ( !\regFile~101_q  & ( !\regFile~69_q  & ( (\readAddr1[0]~input_o  & (((\regFile~37_q  & 
// !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~37_q ),
	.datac(!\readAddr1[0]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~101_q ),
	.dataf(!\regFile~69_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2113 .extended_lut = "off";
defparam \regFile~2113 .lut_mask = 64'h0705070F07A507AF;
defparam \regFile~2113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N2
dffeas \regFile~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~197 .is_wysiwyg = "true";
defparam \regFile~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N17
dffeas \regFile~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~229 .is_wysiwyg = "true";
defparam \regFile~229 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \regFile~165feeder (
// Equation(s):
// \regFile~165feeder_combout  = \writeData[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~165feeder .extended_lut = "off";
defparam \regFile~165feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N11
dffeas \regFile~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~165 .is_wysiwyg = "true";
defparam \regFile~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N44
dffeas \regFile~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~133 .is_wysiwyg = "true";
defparam \regFile~133 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \regFile~1104 (
// Equation(s):
// \regFile~1104_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2113_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2113_combout  & (\regFile~133_q )) # (\regFile~2113_combout  & (((\regFile~165_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2113_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2113_combout  & (\regFile~197_q )) # (\regFile~2113_combout  & (((\regFile~229_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2113_combout ),
	.datac(!\regFile~197_q ),
	.datad(!\regFile~229_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~165_q ),
	.datag(!\regFile~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1104 .extended_lut = "on";
defparam \regFile~1104 .lut_mask = 64'h2626263737372637;
defparam \regFile~1104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \readData1~104 (
// Equation(s):
// \readData1~104_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1104_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1108_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1112_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1116_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\readAddr1[3]~input_o ),
	.datac(!\regFile~1112_combout ),
	.datad(!\regFile~1116_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1108_combout ),
	.datag(!\regFile~1104_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~104 .extended_lut = "on";
defparam \readData1~104 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData1~104 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \writeData[6]~input (
	.i(writeData[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[6]~input_o ));
// synopsys translate_off
defparam \writeData[6]~input .bus_hold = "false";
defparam \writeData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y3_N53
dffeas \regFile~998 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~998 .is_wysiwyg = "true";
defparam \regFile~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N56
dffeas \regFile~966 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~966 .is_wysiwyg = "true";
defparam \regFile~966 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N3
cyclonev_lcell_comb \regFile~870feeder (
// Equation(s):
// \regFile~870feeder_combout  = ( \writeData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~870feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~870feeder .extended_lut = "off";
defparam \regFile~870feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~870feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N4
dffeas \regFile~870 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~870 .is_wysiwyg = "true";
defparam \regFile~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N56
dffeas \regFile~838 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~838 .is_wysiwyg = "true";
defparam \regFile~838 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \regFile~806feeder (
// Equation(s):
// \regFile~806feeder_combout  = ( \writeData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~806feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~806feeder .extended_lut = "off";
defparam \regFile~806feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~806feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N53
dffeas \regFile~806 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~806 .is_wysiwyg = "true";
defparam \regFile~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N2
dffeas \regFile~774 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~774 .is_wysiwyg = "true";
defparam \regFile~774 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \regFile~2135 (
// Equation(s):
// \regFile~2135_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~774_q  & (!\readAddr1[2]~input_o ))) # (\readAddr1[0]~input_o  & (((\regFile~806_q ) # (\readAddr1[2]~input_o ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~838_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~870_q ))) ) )

	.dataa(!\regFile~870_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~838_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~806_q ),
	.datag(!\regFile~774_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2135 .extended_lut = "on";
defparam \regFile~2135 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \regFile~934feeder (
// Equation(s):
// \regFile~934feeder_combout  = ( \writeData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~934feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~934feeder .extended_lut = "off";
defparam \regFile~934feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~934feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N50
dffeas \regFile~934 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~934 .is_wysiwyg = "true";
defparam \regFile~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \regFile~902 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~902 .is_wysiwyg = "true";
defparam \regFile~902 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \regFile~1132 (
// Equation(s):
// \regFile~1132_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2135_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2135_combout  & (\regFile~902_q )) # (\regFile~2135_combout  & ((\regFile~934_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2135_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2135_combout  & (((\regFile~966_q )))) # (\regFile~2135_combout  & (\regFile~998_q )))) ) )

	.dataa(!\regFile~998_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~966_q ),
	.datad(!\regFile~2135_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~934_q ),
	.datag(!\regFile~902_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1132 .extended_lut = "on";
defparam \regFile~1132 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N31
dffeas \regFile~742 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~742 .is_wysiwyg = "true";
defparam \regFile~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N28
dffeas \regFile~678 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~678 .is_wysiwyg = "true";
defparam \regFile~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N32
dffeas \regFile~710 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~710 .is_wysiwyg = "true";
defparam \regFile~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N2
dffeas \regFile~614 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~614 .is_wysiwyg = "true";
defparam \regFile~614 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N38
dffeas \regFile~582 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~582 .is_wysiwyg = "true";
defparam \regFile~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N53
dffeas \regFile~550 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~550 .is_wysiwyg = "true";
defparam \regFile~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N20
dffeas \regFile~518 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~518 .is_wysiwyg = "true";
defparam \regFile~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N18
cyclonev_lcell_comb \regFile~2131 (
// Equation(s):
// \regFile~2131_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~518_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ) # (\regFile~550_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~582_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~614_q ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~614_q ),
	.datac(!\regFile~582_q ),
	.datad(!\regFile~550_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2131 .extended_lut = "on";
defparam \regFile~2131 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regFile~2131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N8
dffeas \regFile~646 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~646 .is_wysiwyg = "true";
defparam \regFile~646 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \regFile~1128 (
// Equation(s):
// \regFile~1128_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2131_combout  & (((\regFile~646_q  & \readAddr1[2]~input_o )))) # (\regFile~2131_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~678_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2131_combout  & (((\regFile~710_q  & \readAddr1[2]~input_o )))) # (\regFile~2131_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~742_q )))) ) )

	.dataa(!\regFile~742_q ),
	.datab(!\regFile~678_q ),
	.datac(!\regFile~710_q ),
	.datad(!\regFile~2131_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1128 .extended_lut = "on";
defparam \regFile~1128 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \regFile~422feeder (
// Equation(s):
// \regFile~422feeder_combout  = ( \writeData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~422feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~422feeder .extended_lut = "off";
defparam \regFile~422feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~422feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N7
dffeas \regFile~422 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~422 .is_wysiwyg = "true";
defparam \regFile~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N32
dffeas \regFile~454 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~454 .is_wysiwyg = "true";
defparam \regFile~454 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \regFile~486feeder (
// Equation(s):
// \regFile~486feeder_combout  = \writeData[6]~input_o 

	.dataa(gnd),
	.datab(!\writeData[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~486feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~486feeder .extended_lut = "off";
defparam \regFile~486feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~486feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N13
dffeas \regFile~486 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~486feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~486 .is_wysiwyg = "true";
defparam \regFile~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N8
dffeas \regFile~294 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~294 .is_wysiwyg = "true";
defparam \regFile~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N26
dffeas \regFile~326 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~326 .is_wysiwyg = "true";
defparam \regFile~326 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \regFile~358feeder (
// Equation(s):
// \regFile~358feeder_combout  = ( \writeData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~358feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~358feeder .extended_lut = "off";
defparam \regFile~358feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~358feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N44
dffeas \regFile~358 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~358 .is_wysiwyg = "true";
defparam \regFile~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N38
dffeas \regFile~262 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~262 .is_wysiwyg = "true";
defparam \regFile~262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \regFile~2127 (
// Equation(s):
// \regFile~2127_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~262_q )))) # (\readAddr1[0]~input_o  & (\regFile~294_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~326_q )) # (\readAddr1[0]~input_o  & ((\regFile~358_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~294_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~326_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~358_q ),
	.datag(!\regFile~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2127 .extended_lut = "on";
defparam \regFile~2127 .lut_mask = 64'h0C770C330C770CFF;
defparam \regFile~2127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N2
dffeas \regFile~390 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~390 .is_wysiwyg = "true";
defparam \regFile~390 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \regFile~1124 (
// Equation(s):
// \regFile~1124_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2127_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2127_combout  & ((\regFile~390_q ))) # (\regFile~2127_combout  & (\regFile~422_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2127_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2127_combout  & (\regFile~454_q )) # (\regFile~2127_combout  & ((\regFile~486_q )))))) ) )

	.dataa(!\regFile~422_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~454_q ),
	.datad(!\regFile~486_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2127_combout ),
	.datag(!\regFile~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1124 .extended_lut = "on";
defparam \regFile~1124 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N33
cyclonev_lcell_comb \regFile~230feeder (
// Equation(s):
// \regFile~230feeder_combout  = ( \writeData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~230feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~230feeder .extended_lut = "off";
defparam \regFile~230feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~230feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N35
dffeas \regFile~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~230 .is_wysiwyg = "true";
defparam \regFile~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N57
cyclonev_lcell_comb \regFile~166feeder (
// Equation(s):
// \regFile~166feeder_combout  = ( \writeData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~166feeder .extended_lut = "off";
defparam \regFile~166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N59
dffeas \regFile~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~166 .is_wysiwyg = "true";
defparam \regFile~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N32
dffeas \regFile~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~198 .is_wysiwyg = "true";
defparam \regFile~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N38
dffeas \regFile~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~70 .is_wysiwyg = "true";
defparam \regFile~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N2
dffeas \regFile~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~102 .is_wysiwyg = "true";
defparam \regFile~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N32
dffeas \regFile~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~38 .is_wysiwyg = "true";
defparam \regFile~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \regFile~2126 (
// Equation(s):
// \regFile~2126_combout  = ( \regFile~102_q  & ( \regFile~38_q  & ( ((!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & \regFile~70_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~102_q  & ( \regFile~38_q  & ( (!\readAddr1[2]~input_o  & 
// ((!\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ))) # (\readAddr1[1]~input_o  & (\regFile~70_q  & !\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( \regFile~102_q  & ( !\regFile~38_q  & ( 
// (!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ) # (\regFile~70_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~102_q  & ( !\regFile~38_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & (\regFile~70_q  & !\readAddr1[0]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~70_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~102_q ),
	.dataf(!\regFile~38_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2126 .extended_lut = "off";
defparam \regFile~2126 .lut_mask = 64'h0255027702DD02FF;
defparam \regFile~2126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N2
dffeas \regFile~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~134 .is_wysiwyg = "true";
defparam \regFile~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N0
cyclonev_lcell_comb \regFile~1120 (
// Equation(s):
// \regFile~1120_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2126_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2126_combout  & ((\regFile~134_q ))) # (\regFile~2126_combout  & (\regFile~166_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2126_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2126_combout  & ((\regFile~198_q ))) # (\regFile~2126_combout  & (\regFile~230_q ))))) ) )

	.dataa(!\regFile~230_q ),
	.datab(!\regFile~166_q ),
	.datac(!\regFile~198_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2126_combout ),
	.datag(!\regFile~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1120 .extended_lut = "on";
defparam \regFile~1120 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \readData1~100 (
// Equation(s):
// \readData1~100_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1120_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1124_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & ((\regFile~1128_combout ))) # (\readAddr1[3]~input_o  & (\regFile~1132_combout ))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\regFile~1132_combout ),
	.datac(!\regFile~1128_combout ),
	.datad(!\regFile~1124_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\regFile~1120_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~100 .extended_lut = "on";
defparam \readData1~100 .lut_mask = 64'h0A5F1B1B00000000;
defparam \readData1~100 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \writeData[7]~input (
	.i(writeData[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[7]~input_o ));
// synopsys translate_off
defparam \writeData[7]~input .bus_hold = "false";
defparam \writeData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y5_N2
dffeas \regFile~583 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~583 .is_wysiwyg = "true";
defparam \regFile~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N37
dffeas \regFile~615 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~615 .is_wysiwyg = "true";
defparam \regFile~615 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N48
cyclonev_lcell_comb \regFile~551feeder (
// Equation(s):
// \regFile~551feeder_combout  = \writeData[7]~input_o 

	.dataa(gnd),
	.datab(!\writeData[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~551feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~551feeder .extended_lut = "off";
defparam \regFile~551feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~551feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N50
dffeas \regFile~551 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~551feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~551 .is_wysiwyg = "true";
defparam \regFile~551 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N8
dffeas \regFile~519 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~519 .is_wysiwyg = "true";
defparam \regFile~519 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N6
cyclonev_lcell_comb \regFile~2144 (
// Equation(s):
// \regFile~2144_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~519_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~551_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~583_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~615_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~583_q ),
	.datad(!\regFile~615_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~551_q ),
	.datag(!\regFile~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2144 .extended_lut = "on";
defparam \regFile~2144 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N2
dffeas \regFile~711 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~711 .is_wysiwyg = "true";
defparam \regFile~711 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \regFile~743feeder (
// Equation(s):
// \regFile~743feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~743feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~743feeder .extended_lut = "off";
defparam \regFile~743feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~743feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N25
dffeas \regFile~743 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~743 .is_wysiwyg = "true";
defparam \regFile~743 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \regFile~679feeder (
// Equation(s):
// \regFile~679feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~679feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~679feeder .extended_lut = "off";
defparam \regFile~679feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~679feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N20
dffeas \regFile~679 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~679 .is_wysiwyg = "true";
defparam \regFile~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N2
dffeas \regFile~647 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~647 .is_wysiwyg = "true";
defparam \regFile~647 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \regFile~1144 (
// Equation(s):
// \regFile~1144_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2144_combout  & (\readAddr1[2]~input_o  & (\regFile~647_q ))) # (\regFile~2144_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~679_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2144_combout  & (\readAddr1[2]~input_o  & (\regFile~711_q ))) # (\regFile~2144_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~743_q ))))) ) )

	.dataa(!\regFile~2144_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~711_q ),
	.datad(!\regFile~743_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~679_q ),
	.datag(!\regFile~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1144 .extended_lut = "on";
defparam \regFile~1144 .lut_mask = 64'h4646465757574657;
defparam \regFile~1144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \regFile~999feeder (
// Equation(s):
// \regFile~999feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~999feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~999feeder .extended_lut = "off";
defparam \regFile~999feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~999feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N50
dffeas \regFile~999 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~999feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~999 .is_wysiwyg = "true";
defparam \regFile~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N20
dffeas \regFile~967 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~967 .is_wysiwyg = "true";
defparam \regFile~967 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \regFile~807feeder (
// Equation(s):
// \regFile~807feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~807feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~807feeder .extended_lut = "off";
defparam \regFile~807feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~807feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N22
dffeas \regFile~807 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~807 .is_wysiwyg = "true";
defparam \regFile~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \regFile~839 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~839 .is_wysiwyg = "true";
defparam \regFile~839 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \regFile~871feeder (
// Equation(s):
// \regFile~871feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~871feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~871feeder .extended_lut = "off";
defparam \regFile~871feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~871feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N40
dffeas \regFile~871 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~871 .is_wysiwyg = "true";
defparam \regFile~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N38
dffeas \regFile~775 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~775 .is_wysiwyg = "true";
defparam \regFile~775 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \regFile~2148 (
// Equation(s):
// \regFile~2148_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~775_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~807_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~839_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\regFile~871_q ) # (\readAddr1[2]~input_o ))))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~807_q ),
	.datac(!\regFile~839_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~871_q ),
	.datag(!\regFile~775_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2148 .extended_lut = "on";
defparam \regFile~2148 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N32
dffeas \regFile~935 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~935 .is_wysiwyg = "true";
defparam \regFile~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \regFile~903 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~903 .is_wysiwyg = "true";
defparam \regFile~903 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \regFile~1148 (
// Equation(s):
// \regFile~1148_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2148_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2148_combout  & (\regFile~903_q )) # (\regFile~2148_combout  & ((\regFile~935_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2148_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2148_combout  & (((\regFile~967_q )))) # (\regFile~2148_combout  & (\regFile~999_q )))) ) )

	.dataa(!\regFile~999_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~967_q ),
	.datad(!\regFile~2148_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~935_q ),
	.datag(!\regFile~903_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1148 .extended_lut = "on";
defparam \regFile~1148 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N21
cyclonev_lcell_comb \regFile~487feeder (
// Equation(s):
// \regFile~487feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~487feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~487feeder .extended_lut = "off";
defparam \regFile~487feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~487feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N23
dffeas \regFile~487 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~487 .is_wysiwyg = "true";
defparam \regFile~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N32
dffeas \regFile~455 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~455 .is_wysiwyg = "true";
defparam \regFile~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N8
dffeas \regFile~327 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~327 .is_wysiwyg = "true";
defparam \regFile~327 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \regFile~295feeder (
// Equation(s):
// \regFile~295feeder_combout  = \writeData[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~295feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~295feeder .extended_lut = "off";
defparam \regFile~295feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~295feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N25
dffeas \regFile~295 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~295 .is_wysiwyg = "true";
defparam \regFile~295 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N51
cyclonev_lcell_comb \regFile~359feeder (
// Equation(s):
// \regFile~359feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~359feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~359feeder .extended_lut = "off";
defparam \regFile~359feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~359feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N53
dffeas \regFile~359 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~359 .is_wysiwyg = "true";
defparam \regFile~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N50
dffeas \regFile~263 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~263 .is_wysiwyg = "true";
defparam \regFile~263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \regFile~2140 (
// Equation(s):
// \regFile~2140_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~263_q )) # (\readAddr1[0]~input_o  & (((\regFile~295_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~327_q )) # (\readAddr1[0]~input_o  & (((\regFile~359_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~327_q ),
	.datad(!\regFile~295_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~359_q ),
	.datag(!\regFile~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2140 .extended_lut = "on";
defparam \regFile~2140 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N45
cyclonev_lcell_comb \regFile~423feeder (
// Equation(s):
// \regFile~423feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~423feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~423feeder .extended_lut = "off";
defparam \regFile~423feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~423feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N47
dffeas \regFile~423 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~423 .is_wysiwyg = "true";
defparam \regFile~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N38
dffeas \regFile~391 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~391 .is_wysiwyg = "true";
defparam \regFile~391 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \regFile~1140 (
// Equation(s):
// \regFile~1140_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2140_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2140_combout  & (\regFile~391_q )) # (\regFile~2140_combout  & ((\regFile~423_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2140_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2140_combout  & (((\regFile~455_q )))) # (\regFile~2140_combout  & (\regFile~487_q )))) ) )

	.dataa(!\regFile~487_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~455_q ),
	.datad(!\regFile~2140_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~423_q ),
	.datag(!\regFile~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1140 .extended_lut = "on";
defparam \regFile~1140 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N50
dffeas \regFile~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~71 .is_wysiwyg = "true";
defparam \regFile~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N14
dffeas \regFile~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~103 .is_wysiwyg = "true";
defparam \regFile~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \regFile~39feeder (
// Equation(s):
// \regFile~39feeder_combout  = ( \writeData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~39feeder .extended_lut = "off";
defparam \regFile~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N49
dffeas \regFile~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~39 .is_wysiwyg = "true";
defparam \regFile~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \regFile~2139 (
// Equation(s):
// \regFile~2139_combout  = ( \regFile~103_q  & ( \regFile~39_q  & ( ((\regFile~71_q  & (!\readAddr1[2]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~103_q  & ( \regFile~39_q  & ( (!\readAddr1[0]~input_o  & 
// (\regFile~71_q  & (!\readAddr1[2]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o  & (((!\readAddr1[1]~input_o ) # (\readAddr1[2]~input_o )))) ) ) ) # ( \regFile~103_q  & ( !\regFile~39_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ) # (\regFile~71_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~103_q  & ( !\regFile~39_q  & ( (!\readAddr1[0]~input_o  & (\regFile~71_q  & (!\readAddr1[2]~input_o  & 
// \readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )))) ) ) )

	.dataa(!\regFile~71_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~103_q ),
	.dataf(!\regFile~39_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2139 .extended_lut = "off";
defparam \regFile~2139 .lut_mask = 64'h0343037333433373;
defparam \regFile~2139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N2
dffeas \regFile~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~199 .is_wysiwyg = "true";
defparam \regFile~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N40
dffeas \regFile~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~231 .is_wysiwyg = "true";
defparam \regFile~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N31
dffeas \regFile~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~167 .is_wysiwyg = "true";
defparam \regFile~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N32
dffeas \regFile~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~135 .is_wysiwyg = "true";
defparam \regFile~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \regFile~1136 (
// Equation(s):
// \regFile~1136_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2139_combout  & (\readAddr1[2]~input_o  & (\regFile~135_q ))) # (\regFile~2139_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~167_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2139_combout  & (\readAddr1[2]~input_o  & (\regFile~199_q ))) # (\regFile~2139_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~231_q ))))) ) )

	.dataa(!\regFile~2139_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~199_q ),
	.datad(!\regFile~231_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~167_q ),
	.datag(!\regFile~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1136 .extended_lut = "on";
defparam \regFile~1136 .lut_mask = 64'h4646465757574657;
defparam \regFile~1136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \readData1~96 (
// Equation(s):
// \readData1~96_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1136_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1140_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1144_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1148_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\readAddr1[3]~input_o ),
	.datac(!\regFile~1144_combout ),
	.datad(!\regFile~1148_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1140_combout ),
	.datag(!\regFile~1136_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~96 .extended_lut = "on";
defparam \readData1~96 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData1~96 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \writeData[8]~input (
	.i(writeData[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[8]~input_o ));
// synopsys translate_off
defparam \writeData[8]~input .bus_hold = "false";
defparam \writeData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N27
cyclonev_lcell_comb \regFile~488feeder (
// Equation(s):
// \regFile~488feeder_combout  = \writeData[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~488feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~488feeder .extended_lut = "off";
defparam \regFile~488feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~488feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N29
dffeas \regFile~488 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~488 .is_wysiwyg = "true";
defparam \regFile~488 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N21
cyclonev_lcell_comb \regFile~296feeder (
// Equation(s):
// \regFile~296feeder_combout  = \writeData[8]~input_o 

	.dataa(!\writeData[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~296feeder .extended_lut = "off";
defparam \regFile~296feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N23
dffeas \regFile~296 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~296 .is_wysiwyg = "true";
defparam \regFile~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N38
dffeas \regFile~328 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~328 .is_wysiwyg = "true";
defparam \regFile~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N49
dffeas \regFile~360 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~360 .is_wysiwyg = "true";
defparam \regFile~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N14
dffeas \regFile~264 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~264 .is_wysiwyg = "true";
defparam \regFile~264 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \regFile~2153 (
// Equation(s):
// \regFile~2153_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~264_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~296_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (\regFile~328_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~360_q ))))) ) )

	.dataa(!\regFile~296_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~328_q ),
	.datad(!\regFile~360_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2153 .extended_lut = "on";
defparam \regFile~2153 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regFile~2153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N38
dffeas \regFile~456 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~456 .is_wysiwyg = "true";
defparam \regFile~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \regFile~424 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~424 .is_wysiwyg = "true";
defparam \regFile~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N14
dffeas \regFile~392 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~392 .is_wysiwyg = "true";
defparam \regFile~392 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \regFile~1156 (
// Equation(s):
// \regFile~1156_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2153_combout  & (\regFile~392_q  & (\readAddr1[2]~input_o ))) # (\regFile~2153_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~424_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2153_combout  & (((\regFile~456_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2153_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~488_q ))) ) )

	.dataa(!\regFile~488_q ),
	.datab(!\regFile~2153_combout ),
	.datac(!\regFile~456_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~424_q ),
	.datag(!\regFile~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1156 .extended_lut = "on";
defparam \regFile~1156 .lut_mask = 64'h330C331D333F331D;
defparam \regFile~1156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N18
cyclonev_lcell_comb \regFile~744feeder (
// Equation(s):
// \regFile~744feeder_combout  = \writeData[8]~input_o 

	.dataa(gnd),
	.datab(!\writeData[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~744feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~744feeder .extended_lut = "off";
defparam \regFile~744feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~744feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N20
dffeas \regFile~744 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~744 .is_wysiwyg = "true";
defparam \regFile~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N17
dffeas \regFile~712 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~712 .is_wysiwyg = "true";
defparam \regFile~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N8
dffeas \regFile~584 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~584 .is_wysiwyg = "true";
defparam \regFile~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N25
dffeas \regFile~616 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~616 .is_wysiwyg = "true";
defparam \regFile~616 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N45
cyclonev_lcell_comb \regFile~552feeder (
// Equation(s):
// \regFile~552feeder_combout  = ( \writeData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~552feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~552feeder .extended_lut = "off";
defparam \regFile~552feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~552feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N47
dffeas \regFile~552 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~552feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~552 .is_wysiwyg = "true";
defparam \regFile~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N44
dffeas \regFile~520 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~520 .is_wysiwyg = "true";
defparam \regFile~520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N42
cyclonev_lcell_comb \regFile~2157 (
// Equation(s):
// \regFile~2157_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~520_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~552_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~584_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~616_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~584_q ),
	.datad(!\regFile~616_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~552_q ),
	.datag(!\regFile~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2157 .extended_lut = "on";
defparam \regFile~2157 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N51
cyclonev_lcell_comb \regFile~680feeder (
// Equation(s):
// \regFile~680feeder_combout  = ( \writeData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~680feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~680feeder .extended_lut = "off";
defparam \regFile~680feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~680feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N53
dffeas \regFile~680 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~680 .is_wysiwyg = "true";
defparam \regFile~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N2
dffeas \regFile~648 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~648 .is_wysiwyg = "true";
defparam \regFile~648 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \regFile~1160 (
// Equation(s):
// \regFile~1160_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2157_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2157_combout  & (\regFile~648_q )) # (\regFile~2157_combout  & ((\regFile~680_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2157_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2157_combout  & (((\regFile~712_q )))) # (\regFile~2157_combout  & (\regFile~744_q )))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~744_q ),
	.datac(!\regFile~712_q ),
	.datad(!\regFile~2157_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~680_q ),
	.datag(!\regFile~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1160 .extended_lut = "on";
defparam \regFile~1160 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N30
cyclonev_lcell_comb \regFile~936feeder (
// Equation(s):
// \regFile~936feeder_combout  = ( \writeData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~936feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~936feeder .extended_lut = "off";
defparam \regFile~936feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~936feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N32
dffeas \regFile~936 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~936feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~936 .is_wysiwyg = "true";
defparam \regFile~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \regFile~1000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1000 .is_wysiwyg = "true";
defparam \regFile~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N56
dffeas \regFile~968 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~968 .is_wysiwyg = "true";
defparam \regFile~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N56
dffeas \regFile~840 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~840 .is_wysiwyg = "true";
defparam \regFile~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N25
dffeas \regFile~808 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~808 .is_wysiwyg = "true";
defparam \regFile~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N17
dffeas \regFile~872 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~872 .is_wysiwyg = "true";
defparam \regFile~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N35
dffeas \regFile~776 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~776 .is_wysiwyg = "true";
defparam \regFile~776 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N33
cyclonev_lcell_comb \regFile~2161 (
// Equation(s):
// \regFile~2161_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~776_q )) # (\readAddr1[0]~input_o  & (((\regFile~808_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~840_q )) # (\readAddr1[0]~input_o  & (((\regFile~872_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~840_q ),
	.datad(!\regFile~808_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~872_q ),
	.datag(!\regFile~776_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2161 .extended_lut = "on";
defparam \regFile~2161 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N38
dffeas \regFile~904 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~904 .is_wysiwyg = "true";
defparam \regFile~904 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \regFile~1164 (
// Equation(s):
// \regFile~1164_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2161_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2161_combout  & ((\regFile~904_q ))) # (\regFile~2161_combout  & (\regFile~936_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2161_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2161_combout  & ((\regFile~968_q ))) # (\regFile~2161_combout  & (\regFile~1000_q ))))) ) )

	.dataa(!\regFile~936_q ),
	.datab(!\regFile~1000_q ),
	.datac(!\regFile~968_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2161_combout ),
	.datag(!\regFile~904_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1164 .extended_lut = "on";
defparam \regFile~1164 .lut_mask = 64'h000F000FFF55FF33;
defparam \regFile~1164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \regFile~168feeder (
// Equation(s):
// \regFile~168feeder_combout  = \writeData[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~168feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~168feeder .extended_lut = "off";
defparam \regFile~168feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~168feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N50
dffeas \regFile~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~168 .is_wysiwyg = "true";
defparam \regFile~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N44
dffeas \regFile~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~200 .is_wysiwyg = "true";
defparam \regFile~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N32
dffeas \regFile~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~232 .is_wysiwyg = "true";
defparam \regFile~232 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \regFile~40feeder (
// Equation(s):
// \regFile~40feeder_combout  = ( \writeData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~40feeder .extended_lut = "off";
defparam \regFile~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N52
dffeas \regFile~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~40 .is_wysiwyg = "true";
defparam \regFile~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N14
dffeas \regFile~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~104 .is_wysiwyg = "true";
defparam \regFile~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N50
dffeas \regFile~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~72 .is_wysiwyg = "true";
defparam \regFile~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \regFile~2152 (
// Equation(s):
// \regFile~2152_combout  = ( \regFile~104_q  & ( \regFile~72_q  & ( (!\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o  & \regFile~40_q )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) ) # ( !\regFile~104_q  & ( 
// \regFile~72_q  & ( (!\readAddr1[0]~input_o  & (((!\readAddr1[2]~input_o  & \readAddr1[1]~input_o )))) # (\readAddr1[0]~input_o  & (((\regFile~40_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) ) # ( \regFile~104_q  & ( !\regFile~72_q  & ( 
// (\readAddr1[0]~input_o  & (((\readAddr1[1]~input_o ) # (\readAddr1[2]~input_o )) # (\regFile~40_q ))) ) ) ) # ( !\regFile~104_q  & ( !\regFile~72_q  & ( (\readAddr1[0]~input_o  & (((\regFile~40_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) 
// ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~40_q ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~104_q ),
	.dataf(!\regFile~72_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2152 .extended_lut = "off";
defparam \regFile~2152 .lut_mask = 64'h1505155515A515F5;
defparam \regFile~2152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N2
dffeas \regFile~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~136 .is_wysiwyg = "true";
defparam \regFile~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \regFile~1152 (
// Equation(s):
// \regFile~1152_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2152_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2152_combout  & ((\regFile~136_q ))) # (\regFile~2152_combout  & (\regFile~168_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2152_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2152_combout  & (\regFile~200_q )) # (\regFile~2152_combout  & ((\regFile~232_q )))))) ) )

	.dataa(!\regFile~168_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~200_q ),
	.datad(!\regFile~232_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2152_combout ),
	.datag(!\regFile~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1152 .extended_lut = "on";
defparam \regFile~1152 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N36
cyclonev_lcell_comb \readData1~92 (
// Equation(s):
// \readData1~92_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (((\regFile~1152_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1156_combout )))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1160_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1164_combout )))))) ) )

	.dataa(!\regFile~1156_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1160_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1164_combout ),
	.datag(!\regFile~1152_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~92 .extended_lut = "on";
defparam \readData1~92 .lut_mask = 64'h0C440C000C440CCC;
defparam \readData1~92 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \writeData[9]~input (
	.i(writeData[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[9]~input_o ));
// synopsys translate_off
defparam \writeData[9]~input .bus_hold = "false";
defparam \writeData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N51
cyclonev_lcell_comb \regFile~745feeder (
// Equation(s):
// \regFile~745feeder_combout  = ( \writeData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~745feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~745feeder .extended_lut = "off";
defparam \regFile~745feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~745feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N53
dffeas \regFile~745 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~745 .is_wysiwyg = "true";
defparam \regFile~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N2
dffeas \regFile~713 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~713 .is_wysiwyg = "true";
defparam \regFile~713 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \regFile~681feeder (
// Equation(s):
// \regFile~681feeder_combout  = ( \writeData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~681feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~681feeder .extended_lut = "off";
defparam \regFile~681feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~681feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N7
dffeas \regFile~681 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~681 .is_wysiwyg = "true";
defparam \regFile~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N29
dffeas \regFile~617 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~617 .is_wysiwyg = "true";
defparam \regFile~617 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N2
dffeas \regFile~585 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~585 .is_wysiwyg = "true";
defparam \regFile~585 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N11
dffeas \regFile~553 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~553 .is_wysiwyg = "true";
defparam \regFile~553 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N38
dffeas \regFile~521 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~521 .is_wysiwyg = "true";
defparam \regFile~521 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N36
cyclonev_lcell_comb \regFile~2170 (
// Equation(s):
// \regFile~2170_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~521_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~553_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~585_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~617_q ))) ) )

	.dataa(!\regFile~617_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~585_q ),
	.datad(!\regFile~553_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2170 .extended_lut = "on";
defparam \regFile~2170 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N8
dffeas \regFile~649 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~649 .is_wysiwyg = "true";
defparam \regFile~649 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N6
cyclonev_lcell_comb \regFile~1176 (
// Equation(s):
// \regFile~1176_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2170_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2170_combout  & (\regFile~649_q )) # (\regFile~2170_combout  & ((\regFile~681_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2170_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2170_combout  & ((\regFile~713_q ))) # (\regFile~2170_combout  & (\regFile~745_q ))))) ) )

	.dataa(!\regFile~745_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~713_q ),
	.datad(!\regFile~681_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2170_combout ),
	.datag(!\regFile~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1176 .extended_lut = "on";
defparam \regFile~1176 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N2
dffeas \regFile~489 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~489 .is_wysiwyg = "true";
defparam \regFile~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N56
dffeas \regFile~457 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~457 .is_wysiwyg = "true";
defparam \regFile~457 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N15
cyclonev_lcell_comb \regFile~425feeder (
// Equation(s):
// \regFile~425feeder_combout  = ( \writeData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~425feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~425feeder .extended_lut = "off";
defparam \regFile~425feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~425feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N17
dffeas \regFile~425 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~425 .is_wysiwyg = "true";
defparam \regFile~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N22
dffeas \regFile~361 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~361 .is_wysiwyg = "true";
defparam \regFile~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N38
dffeas \regFile~329 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~329 .is_wysiwyg = "true";
defparam \regFile~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \regFile~297 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~297 .is_wysiwyg = "true";
defparam \regFile~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \regFile~265 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~265 .is_wysiwyg = "true";
defparam \regFile~265 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \regFile~2166 (
// Equation(s):
// \regFile~2166_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~265_q )) # (\readAddr1[0]~input_o  & ((\regFile~297_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~329_q )))) # (\readAddr1[0]~input_o  & (\regFile~361_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~361_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~329_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~297_q ),
	.datag(!\regFile~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2166 .extended_lut = "on";
defparam \regFile~2166 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regFile~2166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N38
dffeas \regFile~393 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~393 .is_wysiwyg = "true";
defparam \regFile~393 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \regFile~1172 (
// Equation(s):
// \regFile~1172_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2166_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2166_combout  & (\regFile~393_q )) # (\regFile~2166_combout  & ((\regFile~425_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2166_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2166_combout  & ((\regFile~457_q ))) # (\regFile~2166_combout  & (\regFile~489_q ))))) ) )

	.dataa(!\regFile~489_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~457_q ),
	.datad(!\regFile~425_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2166_combout ),
	.datag(!\regFile~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1172 .extended_lut = "on";
defparam \regFile~1172 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N51
cyclonev_lcell_comb \regFile~1001feeder (
// Equation(s):
// \regFile~1001feeder_combout  = ( \writeData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1001feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1001feeder .extended_lut = "off";
defparam \regFile~1001feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1001feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N53
dffeas \regFile~1001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1001feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1001 .is_wysiwyg = "true";
defparam \regFile~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N56
dffeas \regFile~969 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~969 .is_wysiwyg = "true";
defparam \regFile~969 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \regFile~937feeder (
// Equation(s):
// \regFile~937feeder_combout  = ( \writeData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~937feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~937feeder .extended_lut = "off";
defparam \regFile~937feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~937feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N14
dffeas \regFile~937 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~937 .is_wysiwyg = "true";
defparam \regFile~937 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \regFile~809feeder (
// Equation(s):
// \regFile~809feeder_combout  = \writeData[9]~input_o 

	.dataa(gnd),
	.datab(!\writeData[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~809feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~809feeder .extended_lut = "off";
defparam \regFile~809feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~809feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \regFile~809 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~809 .is_wysiwyg = "true";
defparam \regFile~809 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N49
dffeas \regFile~873 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~873 .is_wysiwyg = "true";
defparam \regFile~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N32
dffeas \regFile~841 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~841 .is_wysiwyg = "true";
defparam \regFile~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \regFile~777 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~777 .is_wysiwyg = "true";
defparam \regFile~777 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \regFile~2174 (
// Equation(s):
// \regFile~2174_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (((\regFile~777_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~809_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (((\regFile~841_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~873_q )))) ) )

	.dataa(!\regFile~809_q ),
	.datab(!\regFile~873_q ),
	.datac(!\regFile~841_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~777_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2174 .extended_lut = "on";
defparam \regFile~2174 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regFile~2174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N8
dffeas \regFile~905 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~905 .is_wysiwyg = "true";
defparam \regFile~905 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \regFile~1180 (
// Equation(s):
// \regFile~1180_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2174_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2174_combout  & (\regFile~905_q )) # (\regFile~2174_combout  & ((\regFile~937_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2174_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2174_combout  & ((\regFile~969_q ))) # (\regFile~2174_combout  & (\regFile~1001_q ))))) ) )

	.dataa(!\regFile~1001_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~969_q ),
	.datad(!\regFile~937_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2174_combout ),
	.datag(!\regFile~905_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1180 .extended_lut = "on";
defparam \regFile~1180 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N9
cyclonev_lcell_comb \regFile~233feeder (
// Equation(s):
// \regFile~233feeder_combout  = ( \writeData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~233feeder .extended_lut = "off";
defparam \regFile~233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N11
dffeas \regFile~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~233 .is_wysiwyg = "true";
defparam \regFile~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N14
dffeas \regFile~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~201 .is_wysiwyg = "true";
defparam \regFile~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N17
dffeas \regFile~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~41 .is_wysiwyg = "true";
defparam \regFile~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N26
dffeas \regFile~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~105 .is_wysiwyg = "true";
defparam \regFile~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N31
dffeas \regFile~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~73 .is_wysiwyg = "true";
defparam \regFile~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \regFile~2165 (
// Equation(s):
// \regFile~2165_combout  = ( \regFile~105_q  & ( \regFile~73_q  & ( (!\readAddr1[2]~input_o  & (((\regFile~41_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~105_q  & ( 
// \regFile~73_q  & ( (!\readAddr1[0]~input_o  & (((!\readAddr1[2]~input_o  & \readAddr1[1]~input_o )))) # (\readAddr1[0]~input_o  & (((\regFile~41_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) ) # ( \regFile~105_q  & ( !\regFile~73_q  & ( 
// (\readAddr1[0]~input_o  & (((\readAddr1[1]~input_o ) # (\readAddr1[2]~input_o )) # (\regFile~41_q ))) ) ) ) # ( !\regFile~105_q  & ( !\regFile~73_q  & ( (\readAddr1[0]~input_o  & (((\regFile~41_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) 
// ) )

	.dataa(!\regFile~41_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~105_q ),
	.dataf(!\regFile~73_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2165 .extended_lut = "off";
defparam \regFile~2165 .lut_mask = 64'h1303133313C313F3;
defparam \regFile~2165 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \regFile~169feeder (
// Equation(s):
// \regFile~169feeder_combout  = \writeData[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~169feeder .extended_lut = "off";
defparam \regFile~169feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N7
dffeas \regFile~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~169 .is_wysiwyg = "true";
defparam \regFile~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N2
dffeas \regFile~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~137 .is_wysiwyg = "true";
defparam \regFile~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \regFile~1168 (
// Equation(s):
// \regFile~1168_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2165_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2165_combout  & (\regFile~137_q )) # (\regFile~2165_combout  & ((\regFile~169_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2165_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2165_combout  & (((\regFile~201_q )))) # (\regFile~2165_combout  & (\regFile~233_q )))) ) )

	.dataa(!\regFile~233_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~201_q ),
	.datad(!\regFile~2165_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~169_q ),
	.datag(!\regFile~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1168 .extended_lut = "on";
defparam \regFile~1168 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \readData1~88 (
// Equation(s):
// \readData1~88_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1168_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1172_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1176_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1180_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1176_combout ),
	.datad(!\regFile~1172_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1180_combout ),
	.datag(!\regFile~1168_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~88 .extended_lut = "on";
defparam \readData1~88 .lut_mask = 64'h084C0808084C4C4C;
defparam \readData1~88 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \writeData[10]~input (
	.i(writeData[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[10]~input_o ));
// synopsys translate_off
defparam \writeData[10]~input .bus_hold = "false";
defparam \writeData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y3_N38
dffeas \regFile~810 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~810 .is_wysiwyg = "true";
defparam \regFile~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N44
dffeas \regFile~842 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~842 .is_wysiwyg = "true";
defparam \regFile~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N11
dffeas \regFile~874 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~874 .is_wysiwyg = "true";
defparam \regFile~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N2
dffeas \regFile~778 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~778 .is_wysiwyg = "true";
defparam \regFile~778 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N0
cyclonev_lcell_comb \regFile~2187 (
// Equation(s):
// \regFile~2187_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~778_q ))) # (\readAddr1[0]~input_o  & (\regFile~810_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & (\regFile~842_q )) # (\readAddr1[0]~input_o  & ((\regFile~874_q )))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~810_q ),
	.datac(!\regFile~842_q ),
	.datad(!\regFile~874_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~778_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2187 .extended_lut = "on";
defparam \regFile~2187 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regFile~2187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N20
dffeas \regFile~970 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~970 .is_wysiwyg = "true";
defparam \regFile~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N28
dffeas \regFile~1002 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1002 .is_wysiwyg = "true";
defparam \regFile~1002 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N9
cyclonev_lcell_comb \regFile~938feeder (
// Equation(s):
// \regFile~938feeder_combout  = ( \writeData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~938feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~938feeder .extended_lut = "off";
defparam \regFile~938feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~938feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N11
dffeas \regFile~938 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~938feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~938 .is_wysiwyg = "true";
defparam \regFile~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N32
dffeas \regFile~906 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~906 .is_wysiwyg = "true";
defparam \regFile~906 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \regFile~1196 (
// Equation(s):
// \regFile~1196_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2187_combout  & (\readAddr1[2]~input_o  & (\regFile~906_q ))) # (\regFile~2187_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~938_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2187_combout  & (\readAddr1[2]~input_o  & (\regFile~970_q ))) # (\regFile~2187_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~1002_q ))))) ) )

	.dataa(!\regFile~2187_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~970_q ),
	.datad(!\regFile~1002_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~938_q ),
	.datag(!\regFile~906_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1196 .extended_lut = "on";
defparam \regFile~1196 .lut_mask = 64'h4646465757574657;
defparam \regFile~1196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N48
cyclonev_lcell_comb \regFile~554feeder (
// Equation(s):
// \regFile~554feeder_combout  = ( \writeData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~554feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~554feeder .extended_lut = "off";
defparam \regFile~554feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~554feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N49
dffeas \regFile~554 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~554 .is_wysiwyg = "true";
defparam \regFile~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N40
dffeas \regFile~618 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~618 .is_wysiwyg = "true";
defparam \regFile~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N32
dffeas \regFile~586 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~586 .is_wysiwyg = "true";
defparam \regFile~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N44
dffeas \regFile~522 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~522 .is_wysiwyg = "true";
defparam \regFile~522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \regFile~2183 (
// Equation(s):
// \regFile~2183_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (((\regFile~522_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~554_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (((\regFile~586_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~618_q )))) ) )

	.dataa(!\regFile~554_q ),
	.datab(!\regFile~618_q ),
	.datac(!\regFile~586_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2183 .extended_lut = "on";
defparam \regFile~2183 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regFile~2183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N2
dffeas \regFile~714 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~714 .is_wysiwyg = "true";
defparam \regFile~714 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N45
cyclonev_lcell_comb \regFile~746feeder (
// Equation(s):
// \regFile~746feeder_combout  = ( \writeData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~746feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~746feeder .extended_lut = "off";
defparam \regFile~746feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~746feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N46
dffeas \regFile~746 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~746 .is_wysiwyg = "true";
defparam \regFile~746 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \regFile~682feeder (
// Equation(s):
// \regFile~682feeder_combout  = ( \writeData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~682feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~682feeder .extended_lut = "off";
defparam \regFile~682feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~682feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N40
dffeas \regFile~682 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~682 .is_wysiwyg = "true";
defparam \regFile~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N2
dffeas \regFile~650 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~650 .is_wysiwyg = "true";
defparam \regFile~650 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N0
cyclonev_lcell_comb \regFile~1192 (
// Equation(s):
// \regFile~1192_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2183_combout  & (\readAddr1[2]~input_o  & (\regFile~650_q ))) # (\regFile~2183_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~682_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2183_combout  & (\readAddr1[2]~input_o  & (\regFile~714_q ))) # (\regFile~2183_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~746_q ))))) ) )

	.dataa(!\regFile~2183_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~714_q ),
	.datad(!\regFile~746_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~682_q ),
	.datag(!\regFile~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1192 .extended_lut = "on";
defparam \regFile~1192 .lut_mask = 64'h4646465757574657;
defparam \regFile~1192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N45
cyclonev_lcell_comb \regFile~490feeder (
// Equation(s):
// \regFile~490feeder_combout  = \writeData[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~490feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~490feeder .extended_lut = "off";
defparam \regFile~490feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~490feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N47
dffeas \regFile~490 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~490 .is_wysiwyg = "true";
defparam \regFile~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N32
dffeas \regFile~458 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~458 .is_wysiwyg = "true";
defparam \regFile~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N55
dffeas \regFile~298 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~298 .is_wysiwyg = "true";
defparam \regFile~298 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \regFile~362feeder (
// Equation(s):
// \regFile~362feeder_combout  = \writeData[10]~input_o 

	.dataa(gnd),
	.datab(!\writeData[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~362feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~362feeder .extended_lut = "off";
defparam \regFile~362feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~362feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N31
dffeas \regFile~362 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~362 .is_wysiwyg = "true";
defparam \regFile~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \regFile~330 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~330 .is_wysiwyg = "true";
defparam \regFile~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N14
dffeas \regFile~266 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~266 .is_wysiwyg = "true";
defparam \regFile~266 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \regFile~2179 (
// Equation(s):
// \regFile~2179_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & ((\regFile~266_q ))) # (\readAddr1[0]~input_o  & (\regFile~298_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & ((\regFile~330_q ))) # (\readAddr1[0]~input_o  & (\regFile~362_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~298_q ),
	.datab(!\regFile~362_q ),
	.datac(!\regFile~330_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2179 .extended_lut = "on";
defparam \regFile~2179 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regFile~2179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N26
dffeas \regFile~426 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~426 .is_wysiwyg = "true";
defparam \regFile~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N32
dffeas \regFile~394 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~394 .is_wysiwyg = "true";
defparam \regFile~394 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \regFile~1188 (
// Equation(s):
// \regFile~1188_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2179_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2179_combout  & (\regFile~394_q )) # (\regFile~2179_combout  & ((\regFile~426_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2179_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2179_combout  & (((\regFile~458_q )))) # (\regFile~2179_combout  & (\regFile~490_q )))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~490_q ),
	.datac(!\regFile~458_q ),
	.datad(!\regFile~2179_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~426_q ),
	.datag(!\regFile~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1188 .extended_lut = "on";
defparam \regFile~1188 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N39
cyclonev_lcell_comb \regFile~42feeder (
// Equation(s):
// \regFile~42feeder_combout  = ( \writeData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~42feeder .extended_lut = "off";
defparam \regFile~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N41
dffeas \regFile~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~42 .is_wysiwyg = "true";
defparam \regFile~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N44
dffeas \regFile~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~106 .is_wysiwyg = "true";
defparam \regFile~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N53
dffeas \regFile~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~74 .is_wysiwyg = "true";
defparam \regFile~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N42
cyclonev_lcell_comb \regFile~2178 (
// Equation(s):
// \regFile~2178_combout  = ( \regFile~106_q  & ( \regFile~74_q  & ( (!\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o  & \regFile~42_q )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) ) # ( !\regFile~106_q  & ( 
// \regFile~74_q  & ( (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o ))) # (\readAddr1[0]~input_o  & (((!\readAddr1[1]~input_o  & \regFile~42_q )) # (\readAddr1[2]~input_o ))) ) ) ) # ( \regFile~106_q  & ( !\regFile~74_q  & ( 
// (\readAddr1[0]~input_o  & (((\regFile~42_q ) # (\readAddr1[2]~input_o )) # (\readAddr1[1]~input_o ))) ) ) ) # ( !\regFile~106_q  & ( !\regFile~74_q  & ( (\readAddr1[0]~input_o  & (((!\readAddr1[1]~input_o  & \regFile~42_q )) # (\readAddr1[2]~input_o ))) ) 
// ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\regFile~42_q ),
	.datae(!\regFile~106_q ),
	.dataf(!\regFile~74_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2178 .extended_lut = "off";
defparam \regFile~2178 .lut_mask = 64'h0545155525653575;
defparam \regFile~2178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N2
dffeas \regFile~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~202 .is_wysiwyg = "true";
defparam \regFile~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N22
dffeas \regFile~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~234 .is_wysiwyg = "true";
defparam \regFile~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N46
dffeas \regFile~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~170 .is_wysiwyg = "true";
defparam \regFile~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \regFile~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~138 .is_wysiwyg = "true";
defparam \regFile~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \regFile~1184 (
// Equation(s):
// \regFile~1184_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2178_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2178_combout  & (\regFile~138_q )) # (\regFile~2178_combout  & (((\regFile~170_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2178_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2178_combout  & (\regFile~202_q )) # (\regFile~2178_combout  & (((\regFile~234_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2178_combout ),
	.datac(!\regFile~202_q ),
	.datad(!\regFile~234_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~170_q ),
	.datag(!\regFile~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1184 .extended_lut = "on";
defparam \regFile~1184 .lut_mask = 64'h2626263737372637;
defparam \regFile~1184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \readData1~84 (
// Equation(s):
// \readData1~84_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1184_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1188_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// (((!\readAddr1[3]~input_o  & ((\regFile~1192_combout ))) # (\readAddr1[3]~input_o  & (\regFile~1196_combout ))))) ) )

	.dataa(!\regFile~1196_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1192_combout ),
	.datad(!\regFile~1188_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\readAddr1[3]~input_o ),
	.datag(!\regFile~1184_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~84 .extended_lut = "on";
defparam \readData1~84 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \readData1~84 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \writeData[11]~input (
	.i(writeData[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[11]~input_o ));
// synopsys translate_off
defparam \writeData[11]~input .bus_hold = "false";
defparam \writeData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y4_N53
dffeas \regFile~427 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~427 .is_wysiwyg = "true";
defparam \regFile~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N58
dffeas \regFile~491 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~491 .is_wysiwyg = "true";
defparam \regFile~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N2
dffeas \regFile~459 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~459 .is_wysiwyg = "true";
defparam \regFile~459 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \regFile~299feeder (
// Equation(s):
// \regFile~299feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~299feeder .extended_lut = "off";
defparam \regFile~299feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~299feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N37
dffeas \regFile~299 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~299 .is_wysiwyg = "true";
defparam \regFile~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N32
dffeas \regFile~331 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~331 .is_wysiwyg = "true";
defparam \regFile~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N32
dffeas \regFile~363 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~363 .is_wysiwyg = "true";
defparam \regFile~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N44
dffeas \regFile~267 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~267 .is_wysiwyg = "true";
defparam \regFile~267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \regFile~2192 (
// Equation(s):
// \regFile~2192_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~267_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~299_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~331_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ) # (\regFile~363_q ))))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~299_q ),
	.datac(!\regFile~331_q ),
	.datad(!\regFile~363_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2192 .extended_lut = "on";
defparam \regFile~2192 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regFile~2192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N53
dffeas \regFile~395 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~395 .is_wysiwyg = "true";
defparam \regFile~395 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N51
cyclonev_lcell_comb \regFile~1204 (
// Equation(s):
// \regFile~1204_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2192_combout  & (((\regFile~395_q  & \readAddr1[2]~input_o )))) # (\regFile~2192_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~427_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2192_combout  & (((\regFile~459_q  & \readAddr1[2]~input_o )))) # (\regFile~2192_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~491_q )))) ) )

	.dataa(!\regFile~427_q ),
	.datab(!\regFile~491_q ),
	.datac(!\regFile~459_q ),
	.datad(!\regFile~2192_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1204 .extended_lut = "on";
defparam \regFile~1204 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N33
cyclonev_lcell_comb \regFile~747feeder (
// Equation(s):
// \regFile~747feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~747feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~747feeder .extended_lut = "off";
defparam \regFile~747feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~747feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N35
dffeas \regFile~747 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~747 .is_wysiwyg = "true";
defparam \regFile~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N8
dffeas \regFile~715 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~715 .is_wysiwyg = "true";
defparam \regFile~715 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N51
cyclonev_lcell_comb \regFile~683feeder (
// Equation(s):
// \regFile~683feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~683feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~683feeder .extended_lut = "off";
defparam \regFile~683feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~683feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N53
dffeas \regFile~683 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~683 .is_wysiwyg = "true";
defparam \regFile~683 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N44
dffeas \regFile~587 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~587 .is_wysiwyg = "true";
defparam \regFile~587 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N6
cyclonev_lcell_comb \regFile~555feeder (
// Equation(s):
// \regFile~555feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~555feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~555feeder .extended_lut = "off";
defparam \regFile~555feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~555feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N8
dffeas \regFile~555 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~555 .is_wysiwyg = "true";
defparam \regFile~555 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N44
dffeas \regFile~619 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~619 .is_wysiwyg = "true";
defparam \regFile~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N56
dffeas \regFile~523 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~523 .is_wysiwyg = "true";
defparam \regFile~523 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N54
cyclonev_lcell_comb \regFile~2196 (
// Equation(s):
// \regFile~2196_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~523_q )) # (\readAddr1[0]~input_o  & (((\regFile~555_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~587_q )) # (\readAddr1[0]~input_o  & (((\regFile~619_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~587_q ),
	.datad(!\regFile~555_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~619_q ),
	.datag(!\regFile~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2196 .extended_lut = "on";
defparam \regFile~2196 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N29
dffeas \regFile~651 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~651 .is_wysiwyg = "true";
defparam \regFile~651 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N27
cyclonev_lcell_comb \regFile~1208 (
// Equation(s):
// \regFile~1208_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2196_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2196_combout  & (\regFile~651_q )) # (\regFile~2196_combout  & ((\regFile~683_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2196_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2196_combout  & ((\regFile~715_q ))) # (\regFile~2196_combout  & (\regFile~747_q ))))) ) )

	.dataa(!\regFile~747_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~715_q ),
	.datad(!\regFile~683_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2196_combout ),
	.datag(!\regFile~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1208 .extended_lut = "on";
defparam \regFile~1208 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N16
dffeas \regFile~875 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~875 .is_wysiwyg = "true";
defparam \regFile~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N32
dffeas \regFile~843 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~843 .is_wysiwyg = "true";
defparam \regFile~843 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \regFile~811feeder (
// Equation(s):
// \regFile~811feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~811feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~811feeder .extended_lut = "off";
defparam \regFile~811feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~811feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N40
dffeas \regFile~811 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~811 .is_wysiwyg = "true";
defparam \regFile~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \regFile~779 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~779 .is_wysiwyg = "true";
defparam \regFile~779 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \regFile~2200 (
// Equation(s):
// \regFile~2200_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~779_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\regFile~811_q ) # (\readAddr1[2]~input_o ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~843_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~875_q ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~875_q ),
	.datac(!\regFile~843_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~811_q ),
	.datag(!\regFile~779_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2200 .extended_lut = "on";
defparam \regFile~2200 .lut_mask = 64'h0A551B555F551B55;
defparam \regFile~2200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N45
cyclonev_lcell_comb \regFile~939feeder (
// Equation(s):
// \regFile~939feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~939feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~939feeder .extended_lut = "off";
defparam \regFile~939feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~939feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N47
dffeas \regFile~939 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~939feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~939 .is_wysiwyg = "true";
defparam \regFile~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N56
dffeas \regFile~971 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~971 .is_wysiwyg = "true";
defparam \regFile~971 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \regFile~1003feeder (
// Equation(s):
// \regFile~1003feeder_combout  = \writeData[11]~input_o 

	.dataa(gnd),
	.datab(!\writeData[11]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1003feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1003feeder .extended_lut = "off";
defparam \regFile~1003feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~1003feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N49
dffeas \regFile~1003 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1003 .is_wysiwyg = "true";
defparam \regFile~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N38
dffeas \regFile~907 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~907 .is_wysiwyg = "true";
defparam \regFile~907 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \regFile~1212 (
// Equation(s):
// \regFile~1212_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2200_combout  & (((\regFile~907_q  & ((\readAddr1[2]~input_o )))))) # (\regFile~2200_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~939_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2200_combout  & (((\regFile~971_q  & ((\readAddr1[2]~input_o )))))) # (\regFile~2200_combout  & ((((!\readAddr1[2]~input_o ) # (\regFile~1003_q ))))) ) )

	.dataa(!\regFile~2200_combout ),
	.datab(!\regFile~939_q ),
	.datac(!\regFile~971_q ),
	.datad(!\regFile~1003_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~907_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1212 .extended_lut = "on";
defparam \regFile~1212 .lut_mask = 64'h555555551B1B0A5F;
defparam \regFile~1212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N36
cyclonev_lcell_comb \regFile~235feeder (
// Equation(s):
// \regFile~235feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~235feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~235feeder .extended_lut = "off";
defparam \regFile~235feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~235feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N37
dffeas \regFile~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~235 .is_wysiwyg = "true";
defparam \regFile~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N35
dffeas \regFile~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~203 .is_wysiwyg = "true";
defparam \regFile~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N54
cyclonev_lcell_comb \regFile~171feeder (
// Equation(s):
// \regFile~171feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~171feeder .extended_lut = "off";
defparam \regFile~171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~171feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N55
dffeas \regFile~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~171 .is_wysiwyg = "true";
defparam \regFile~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \regFile~43feeder (
// Equation(s):
// \regFile~43feeder_combout  = ( \writeData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~43feeder .extended_lut = "off";
defparam \regFile~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N38
dffeas \regFile~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~43 .is_wysiwyg = "true";
defparam \regFile~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N29
dffeas \regFile~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~107 .is_wysiwyg = "true";
defparam \regFile~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N32
dffeas \regFile~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~75 .is_wysiwyg = "true";
defparam \regFile~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N27
cyclonev_lcell_comb \regFile~2191 (
// Equation(s):
// \regFile~2191_combout  = ( \regFile~107_q  & ( \regFile~75_q  & ( (!\readAddr1[2]~input_o  & (((\regFile~43_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~107_q  & ( 
// \regFile~75_q  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[1]~input_o  & (\regFile~43_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o  & ((!\readAddr1[0]~input_o ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( 
// \regFile~107_q  & ( !\regFile~75_q  & ( (\readAddr1[0]~input_o  & (((\readAddr1[1]~input_o ) # (\regFile~43_q )) # (\readAddr1[2]~input_o ))) ) ) ) # ( !\regFile~107_q  & ( !\regFile~75_q  & ( (\readAddr1[0]~input_o  & (((\regFile~43_q  & 
// !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~43_q ),
	.datac(!\readAddr1[1]~input_o ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~107_q ),
	.dataf(!\regFile~75_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2191 .extended_lut = "off";
defparam \regFile~2191 .lut_mask = 64'h0075007F0A750A7F;
defparam \regFile~2191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N44
dffeas \regFile~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~139 .is_wysiwyg = "true";
defparam \regFile~139 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \regFile~1200 (
// Equation(s):
// \regFile~1200_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2191_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2191_combout  & (\regFile~139_q )) # (\regFile~2191_combout  & ((\regFile~171_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2191_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2191_combout  & ((\regFile~203_q ))) # (\regFile~2191_combout  & (\regFile~235_q ))))) ) )

	.dataa(!\regFile~235_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~203_q ),
	.datad(!\regFile~171_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2191_combout ),
	.datag(!\regFile~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1200 .extended_lut = "on";
defparam \regFile~1200 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_lcell_comb \readData1~80 (
// Equation(s):
// \readData1~80_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (((\regFile~1200_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1204_combout )))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1208_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1212_combout )))))) ) )

	.dataa(!\regFile~1204_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1208_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1212_combout ),
	.datag(!\regFile~1200_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~80 .extended_lut = "on";
defparam \readData1~80 .lut_mask = 64'h0C440C000C440CCC;
defparam \readData1~80 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \writeData[12]~input (
	.i(writeData[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[12]~input_o ));
// synopsys translate_off
defparam \writeData[12]~input .bus_hold = "false";
defparam \writeData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y5_N26
dffeas \regFile~428 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~428 .is_wysiwyg = "true";
defparam \regFile~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N38
dffeas \regFile~460 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~460 .is_wysiwyg = "true";
defparam \regFile~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N32
dffeas \regFile~492 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~492 .is_wysiwyg = "true";
defparam \regFile~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N44
dffeas \regFile~332 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~332 .is_wysiwyg = "true";
defparam \regFile~332 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \regFile~300feeder (
// Equation(s):
// \regFile~300feeder_combout  = ( \writeData[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~300feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~300feeder .extended_lut = "off";
defparam \regFile~300feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~300feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N49
dffeas \regFile~300 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~300 .is_wysiwyg = "true";
defparam \regFile~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N59
dffeas \regFile~364 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~364 .is_wysiwyg = "true";
defparam \regFile~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N56
dffeas \regFile~268 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~268 .is_wysiwyg = "true";
defparam \regFile~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \regFile~2205 (
// Equation(s):
// \regFile~2205_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~268_q )) # (\readAddr1[0]~input_o  & (((\regFile~300_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~332_q )) # (\readAddr1[0]~input_o  & (((\regFile~364_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~332_q ),
	.datad(!\regFile~300_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~364_q ),
	.datag(!\regFile~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2205 .extended_lut = "on";
defparam \regFile~2205 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N50
dffeas \regFile~396 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~396 .is_wysiwyg = "true";
defparam \regFile~396 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N48
cyclonev_lcell_comb \regFile~1220 (
// Equation(s):
// \regFile~1220_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2205_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2205_combout  & ((\regFile~396_q ))) # (\regFile~2205_combout  & (\regFile~428_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2205_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2205_combout  & (\regFile~460_q )) # (\regFile~2205_combout  & ((\regFile~492_q )))))) ) )

	.dataa(!\regFile~428_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~460_q ),
	.datad(!\regFile~492_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2205_combout ),
	.datag(!\regFile~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1220 .extended_lut = "on";
defparam \regFile~1220 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N13
dffeas \regFile~620 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~620 .is_wysiwyg = "true";
defparam \regFile~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N38
dffeas \regFile~588 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~588 .is_wysiwyg = "true";
defparam \regFile~588 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N51
cyclonev_lcell_comb \regFile~556feeder (
// Equation(s):
// \regFile~556feeder_combout  = \writeData[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~556feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~556feeder .extended_lut = "off";
defparam \regFile~556feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~556feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N53
dffeas \regFile~556 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~556feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~556 .is_wysiwyg = "true";
defparam \regFile~556 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N14
dffeas \regFile~524 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~524 .is_wysiwyg = "true";
defparam \regFile~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N12
cyclonev_lcell_comb \regFile~2209 (
// Equation(s):
// \regFile~2209_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~524_q )) # (\readAddr1[0]~input_o  & ((\regFile~556_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~588_q )))) # (\readAddr1[0]~input_o  & (\regFile~620_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~620_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~588_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~556_q ),
	.datag(!\regFile~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2209 .extended_lut = "on";
defparam \regFile~2209 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regFile~2209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N44
dffeas \regFile~716 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~716 .is_wysiwyg = "true";
defparam \regFile~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N28
dffeas \regFile~748 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~748 .is_wysiwyg = "true";
defparam \regFile~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N19
dffeas \regFile~684 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~684 .is_wysiwyg = "true";
defparam \regFile~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N8
dffeas \regFile~652 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~652 .is_wysiwyg = "true";
defparam \regFile~652 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \regFile~1224 (
// Equation(s):
// \regFile~1224_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2209_combout  & (\readAddr1[2]~input_o  & (\regFile~652_q ))) # (\regFile~2209_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~684_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2209_combout  & (\readAddr1[2]~input_o  & (\regFile~716_q ))) # (\regFile~2209_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~748_q ))))) ) )

	.dataa(!\regFile~2209_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~716_q ),
	.datad(!\regFile~748_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~684_q ),
	.datag(!\regFile~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1224 .extended_lut = "on";
defparam \regFile~1224 .lut_mask = 64'h4646465757574657;
defparam \regFile~1224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N37
dffeas \regFile~876 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~876 .is_wysiwyg = "true";
defparam \regFile~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N32
dffeas \regFile~844 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~844 .is_wysiwyg = "true";
defparam \regFile~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N19
dffeas \regFile~812 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~812 .is_wysiwyg = "true";
defparam \regFile~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N38
dffeas \regFile~780 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~780 .is_wysiwyg = "true";
defparam \regFile~780 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \regFile~2213 (
// Equation(s):
// \regFile~2213_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~780_q )) # (\readAddr1[0]~input_o  & ((\regFile~812_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~844_q )))) # (\readAddr1[0]~input_o  & (\regFile~876_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~876_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~844_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~812_q ),
	.datag(!\regFile~780_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2213 .extended_lut = "on";
defparam \regFile~2213 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regFile~2213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N56
dffeas \regFile~972 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~972 .is_wysiwyg = "true";
defparam \regFile~972 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \regFile~940feeder (
// Equation(s):
// \regFile~940feeder_combout  = ( \writeData[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~940feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~940feeder .extended_lut = "off";
defparam \regFile~940feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~940feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N38
dffeas \regFile~940 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~940feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~940 .is_wysiwyg = "true";
defparam \regFile~940 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N35
dffeas \regFile~1004 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1004 .is_wysiwyg = "true";
defparam \regFile~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \regFile~908 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~908 .is_wysiwyg = "true";
defparam \regFile~908 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \regFile~1228 (
// Equation(s):
// \regFile~1228_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2213_combout  & (\readAddr1[2]~input_o  & (\regFile~908_q ))) # (\regFile~2213_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~940_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2213_combout  & (\readAddr1[2]~input_o  & (\regFile~972_q ))) # (\regFile~2213_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~1004_q ))))) ) )

	.dataa(!\regFile~2213_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~972_q ),
	.datad(!\regFile~940_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~1004_q ),
	.datag(!\regFile~908_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1228 .extended_lut = "on";
defparam \regFile~1228 .lut_mask = 64'h4657464646575757;
defparam \regFile~1228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \regFile~172feeder (
// Equation(s):
// \regFile~172feeder_combout  = ( \writeData[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~172feeder .extended_lut = "off";
defparam \regFile~172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N44
dffeas \regFile~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~172 .is_wysiwyg = "true";
defparam \regFile~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N38
dffeas \regFile~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~204 .is_wysiwyg = "true";
defparam \regFile~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N1
dffeas \regFile~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~44 .is_wysiwyg = "true";
defparam \regFile~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N56
dffeas \regFile~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~76 .is_wysiwyg = "true";
defparam \regFile~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N14
dffeas \regFile~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~108 .is_wysiwyg = "true";
defparam \regFile~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \regFile~2204 (
// Equation(s):
// \regFile~2204_combout  = ( \regFile~108_q  & ( \readAddr1[0]~input_o  & ( ((\regFile~44_q ) # (\readAddr1[2]~input_o )) # (\readAddr1[1]~input_o ) ) ) ) # ( !\regFile~108_q  & ( \readAddr1[0]~input_o  & ( ((!\readAddr1[1]~input_o  & \regFile~44_q )) # 
// (\readAddr1[2]~input_o ) ) ) ) # ( \regFile~108_q  & ( !\readAddr1[0]~input_o  & ( (\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~76_q )) ) ) ) # ( !\regFile~108_q  & ( !\readAddr1[0]~input_o  & ( (\readAddr1[1]~input_o  & 
// (!\readAddr1[2]~input_o  & \regFile~76_q )) ) ) )

	.dataa(!\readAddr1[1]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~44_q ),
	.datad(!\regFile~76_q ),
	.datae(!\regFile~108_q ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2204 .extended_lut = "off";
defparam \regFile~2204 .lut_mask = 64'h004400443B3B7F7F;
defparam \regFile~2204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N5
dffeas \regFile~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~236 .is_wysiwyg = "true";
defparam \regFile~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N44
dffeas \regFile~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~140 .is_wysiwyg = "true";
defparam \regFile~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N42
cyclonev_lcell_comb \regFile~1216 (
// Equation(s):
// \regFile~1216_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2204_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2204_combout  & (((\regFile~140_q )))) # (\regFile~2204_combout  & (\regFile~172_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2204_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2204_combout  & (\regFile~204_q )) # (\regFile~2204_combout  & ((\regFile~236_q )))))) ) )

	.dataa(!\regFile~172_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~204_q ),
	.datad(!\regFile~2204_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~236_q ),
	.datag(!\regFile~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1216 .extended_lut = "on";
defparam \regFile~1216 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \readData1~76 (
// Equation(s):
// \readData1~76_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (((\regFile~1216_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1220_combout )))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1224_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1228_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\regFile~1220_combout ),
	.datac(!\regFile~1224_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1228_combout ),
	.datag(!\regFile~1216_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~76 .extended_lut = "on";
defparam \readData1~76 .lut_mask = 64'h1B000A001B005F00;
defparam \readData1~76 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \writeData[13]~input (
	.i(writeData[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[13]~input_o ));
// synopsys translate_off
defparam \writeData[13]~input .bus_hold = "false";
defparam \writeData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N3
cyclonev_lcell_comb \regFile~429feeder (
// Equation(s):
// \regFile~429feeder_combout  = \writeData[13]~input_o 

	.dataa(!\writeData[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~429feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~429feeder .extended_lut = "off";
defparam \regFile~429feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~429feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N5
dffeas \regFile~429 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~429 .is_wysiwyg = "true";
defparam \regFile~429 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \regFile~493feeder (
// Equation(s):
// \regFile~493feeder_combout  = ( \writeData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~493feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~493feeder .extended_lut = "off";
defparam \regFile~493feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~493feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N49
dffeas \regFile~493 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~493feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~493 .is_wysiwyg = "true";
defparam \regFile~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N23
dffeas \regFile~461 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~461 .is_wysiwyg = "true";
defparam \regFile~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N2
dffeas \regFile~333 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~333 .is_wysiwyg = "true";
defparam \regFile~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \regFile~301feeder (
// Equation(s):
// \regFile~301feeder_combout  = \writeData[13]~input_o 

	.dataa(gnd),
	.datab(!\writeData[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~301feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~301feeder .extended_lut = "off";
defparam \regFile~301feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~301feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N25
dffeas \regFile~301 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~301 .is_wysiwyg = "true";
defparam \regFile~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N48
cyclonev_lcell_comb \regFile~365feeder (
// Equation(s):
// \regFile~365feeder_combout  = \writeData[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~365feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~365feeder .extended_lut = "off";
defparam \regFile~365feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~365feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N50
dffeas \regFile~365 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~365 .is_wysiwyg = "true";
defparam \regFile~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N8
dffeas \regFile~269 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~269 .is_wysiwyg = "true";
defparam \regFile~269 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N6
cyclonev_lcell_comb \regFile~2218 (
// Equation(s):
// \regFile~2218_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~269_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~301_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~333_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~365_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~333_q ),
	.datad(!\regFile~301_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~365_q ),
	.datag(!\regFile~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2218 .extended_lut = "on";
defparam \regFile~2218 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N32
dffeas \regFile~397 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~397 .is_wysiwyg = "true";
defparam \regFile~397 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \regFile~1236 (
// Equation(s):
// \regFile~1236_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2218_combout  & (((\regFile~397_q  & \readAddr1[2]~input_o )))) # (\regFile~2218_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~429_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2218_combout  & (((\regFile~461_q  & \readAddr1[2]~input_o )))) # (\regFile~2218_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~493_q )))) ) )

	.dataa(!\regFile~429_q ),
	.datab(!\regFile~493_q ),
	.datac(!\regFile~461_q ),
	.datad(!\regFile~2218_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1236 .extended_lut = "on";
defparam \regFile~1236 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N9
cyclonev_lcell_comb \regFile~685feeder (
// Equation(s):
// \regFile~685feeder_combout  = ( \writeData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~685feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~685feeder .extended_lut = "off";
defparam \regFile~685feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~685feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \regFile~685 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~685 .is_wysiwyg = "true";
defparam \regFile~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N44
dffeas \regFile~717 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~717 .is_wysiwyg = "true";
defparam \regFile~717 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N57
cyclonev_lcell_comb \regFile~749feeder (
// Equation(s):
// \regFile~749feeder_combout  = ( \writeData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~749feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~749feeder .extended_lut = "off";
defparam \regFile~749feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~749feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N59
dffeas \regFile~749 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~749 .is_wysiwyg = "true";
defparam \regFile~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N23
dffeas \regFile~557 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~557 .is_wysiwyg = "true";
defparam \regFile~557 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N38
dffeas \regFile~589 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~589 .is_wysiwyg = "true";
defparam \regFile~589 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N24
cyclonev_lcell_comb \regFile~621feeder (
// Equation(s):
// \regFile~621feeder_combout  = \writeData[13]~input_o 

	.dataa(gnd),
	.datab(!\writeData[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~621feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~621feeder .extended_lut = "off";
defparam \regFile~621feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~621feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N26
dffeas \regFile~621 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~621 .is_wysiwyg = "true";
defparam \regFile~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N14
dffeas \regFile~525 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~525 .is_wysiwyg = "true";
defparam \regFile~525 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \regFile~2222 (
// Equation(s):
// \regFile~2222_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~525_q ))) # (\readAddr1[0]~input_o  & (\regFile~557_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~589_q )) # (\readAddr1[0]~input_o  & ((\regFile~621_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~557_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~589_q ),
	.datad(!\regFile~621_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2222 .extended_lut = "on";
defparam \regFile~2222 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regFile~2222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N50
dffeas \regFile~653 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~653 .is_wysiwyg = "true";
defparam \regFile~653 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N48
cyclonev_lcell_comb \regFile~1240 (
// Equation(s):
// \regFile~1240_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2222_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2222_combout  & ((\regFile~653_q ))) # (\regFile~2222_combout  & (\regFile~685_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2222_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2222_combout  & (\regFile~717_q )) # (\regFile~2222_combout  & ((\regFile~749_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~685_q ),
	.datac(!\regFile~717_q ),
	.datad(!\regFile~749_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2222_combout ),
	.datag(!\regFile~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1240 .extended_lut = "on";
defparam \regFile~1240 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N28
dffeas \regFile~1005 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1005 .is_wysiwyg = "true";
defparam \regFile~1005 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \regFile~941feeder (
// Equation(s):
// \regFile~941feeder_combout  = ( \writeData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~941feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~941feeder .extended_lut = "off";
defparam \regFile~941feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~941feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N19
dffeas \regFile~941 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~941 .is_wysiwyg = "true";
defparam \regFile~941 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N2
dffeas \regFile~973 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~973 .is_wysiwyg = "true";
defparam \regFile~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N44
dffeas \regFile~845 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~845 .is_wysiwyg = "true";
defparam \regFile~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N59
dffeas \regFile~877 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~877 .is_wysiwyg = "true";
defparam \regFile~877 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N24
cyclonev_lcell_comb \regFile~813feeder (
// Equation(s):
// \regFile~813feeder_combout  = \writeData[13]~input_o 

	.dataa(gnd),
	.datab(!\writeData[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~813feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~813feeder .extended_lut = "off";
defparam \regFile~813feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~813feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N26
dffeas \regFile~813 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~813 .is_wysiwyg = "true";
defparam \regFile~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N20
dffeas \regFile~781 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~781 .is_wysiwyg = "true";
defparam \regFile~781 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \regFile~2226 (
// Equation(s):
// \regFile~2226_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~781_q )) # (\readAddr1[0]~input_o  & (((\regFile~813_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~845_q )) # (\readAddr1[0]~input_o  & (((\regFile~877_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~845_q ),
	.datad(!\regFile~877_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~813_q ),
	.datag(!\regFile~781_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2226 .extended_lut = "on";
defparam \regFile~2226 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N14
dffeas \regFile~909 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~909 .is_wysiwyg = "true";
defparam \regFile~909 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \regFile~1244 (
// Equation(s):
// \regFile~1244_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2226_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2226_combout  & ((\regFile~909_q ))) # (\regFile~2226_combout  & (\regFile~941_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2226_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2226_combout  & ((\regFile~973_q ))) # (\regFile~2226_combout  & (\regFile~1005_q ))))) ) )

	.dataa(!\regFile~1005_q ),
	.datab(!\regFile~941_q ),
	.datac(!\regFile~973_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2226_combout ),
	.datag(!\regFile~909_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1244 .extended_lut = "on";
defparam \regFile~1244 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N52
dffeas \regFile~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~173 .is_wysiwyg = "true";
defparam \regFile~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N50
dffeas \regFile~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~205 .is_wysiwyg = "true";
defparam \regFile~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N20
dffeas \regFile~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~77 .is_wysiwyg = "true";
defparam \regFile~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N44
dffeas \regFile~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~109 .is_wysiwyg = "true";
defparam \regFile~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \regFile~45feeder (
// Equation(s):
// \regFile~45feeder_combout  = ( \writeData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~45feeder .extended_lut = "off";
defparam \regFile~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N20
dffeas \regFile~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~45 .is_wysiwyg = "true";
defparam \regFile~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \regFile~2217 (
// Equation(s):
// \regFile~2217_combout  = ( \regFile~109_q  & ( \regFile~45_q  & ( ((\readAddr1[1]~input_o  & (\regFile~77_q  & !\readAddr1[2]~input_o ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~109_q  & ( \regFile~45_q  & ( (!\readAddr1[0]~input_o  & 
// (\readAddr1[1]~input_o  & (\regFile~77_q  & !\readAddr1[2]~input_o ))) # (\readAddr1[0]~input_o  & ((!\readAddr1[1]~input_o ) # ((\readAddr1[2]~input_o )))) ) ) ) # ( \regFile~109_q  & ( !\regFile~45_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & ((\regFile~77_q ) # (\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) ) # ( !\regFile~109_q  & ( !\regFile~45_q  & ( (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & (\regFile~77_q  & 
// !\readAddr1[2]~input_o ))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )))) ) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~77_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\regFile~109_q ),
	.dataf(!\regFile~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2217 .extended_lut = "off";
defparam \regFile~2217 .lut_mask = 64'h0255135546555755;
defparam \regFile~2217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N34
dffeas \regFile~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~237 .is_wysiwyg = "true";
defparam \regFile~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N8
dffeas \regFile~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~141 .is_wysiwyg = "true";
defparam \regFile~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \regFile~1232 (
// Equation(s):
// \regFile~1232_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2217_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2217_combout  & (((\regFile~141_q )))) # (\regFile~2217_combout  & (\regFile~173_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2217_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2217_combout  & (\regFile~205_q )) # (\regFile~2217_combout  & ((\regFile~237_q )))))) ) )

	.dataa(!\regFile~173_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~205_q ),
	.datad(!\regFile~2217_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~237_q ),
	.datag(!\regFile~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1232 .extended_lut = "on";
defparam \regFile~1232 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \readData1~72 (
// Equation(s):
// \readData1~72_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (((\regFile~1232_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1236_combout )))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1240_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1244_combout )))))) ) )

	.dataa(!\regFile~1236_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1240_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1244_combout ),
	.datag(!\regFile~1232_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~72 .extended_lut = "on";
defparam \readData1~72 .lut_mask = 64'h0C440C000C440CCC;
defparam \readData1~72 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \writeData[14]~input (
	.i(writeData[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[14]~input_o ));
// synopsys translate_off
defparam \writeData[14]~input .bus_hold = "false";
defparam \writeData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N27
cyclonev_lcell_comb \regFile~1006feeder (
// Equation(s):
// \regFile~1006feeder_combout  = \writeData[14]~input_o 

	.dataa(!\writeData[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1006feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1006feeder .extended_lut = "off";
defparam \regFile~1006feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~1006feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N29
dffeas \regFile~1006 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1006feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1006 .is_wysiwyg = "true";
defparam \regFile~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N32
dffeas \regFile~974 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~974 .is_wysiwyg = "true";
defparam \regFile~974 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N51
cyclonev_lcell_comb \regFile~942feeder (
// Equation(s):
// \regFile~942feeder_combout  = ( \writeData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~942feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~942feeder .extended_lut = "off";
defparam \regFile~942feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~942feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N53
dffeas \regFile~942 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~942 .is_wysiwyg = "true";
defparam \regFile~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N56
dffeas \regFile~846 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~846 .is_wysiwyg = "true";
defparam \regFile~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N59
dffeas \regFile~878 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~878 .is_wysiwyg = "true";
defparam \regFile~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N52
dffeas \regFile~814 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~814 .is_wysiwyg = "true";
defparam \regFile~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N8
dffeas \regFile~782 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~782 .is_wysiwyg = "true";
defparam \regFile~782 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N6
cyclonev_lcell_comb \regFile~2239 (
// Equation(s):
// \regFile~2239_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~782_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~814_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~846_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~878_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~846_q ),
	.datad(!\regFile~878_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~814_q ),
	.datag(!\regFile~782_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2239 .extended_lut = "on";
defparam \regFile~2239 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N38
dffeas \regFile~910 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~910 .is_wysiwyg = "true";
defparam \regFile~910 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \regFile~1260 (
// Equation(s):
// \regFile~1260_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2239_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2239_combout  & (\regFile~910_q )) # (\regFile~2239_combout  & ((\regFile~942_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2239_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2239_combout  & ((\regFile~974_q ))) # (\regFile~2239_combout  & (\regFile~1006_q ))))) ) )

	.dataa(!\regFile~1006_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~974_q ),
	.datad(!\regFile~942_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2239_combout ),
	.datag(!\regFile~910_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1260 .extended_lut = "on";
defparam \regFile~1260 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N23
dffeas \regFile~750 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~750 .is_wysiwyg = "true";
defparam \regFile~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N41
dffeas \regFile~686 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~686 .is_wysiwyg = "true";
defparam \regFile~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N47
dffeas \regFile~718 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~718 .is_wysiwyg = "true";
defparam \regFile~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N41
dffeas \regFile~590 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~590 .is_wysiwyg = "true";
defparam \regFile~590 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N18
cyclonev_lcell_comb \regFile~622feeder (
// Equation(s):
// \regFile~622feeder_combout  = ( \writeData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~622feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~622feeder .extended_lut = "off";
defparam \regFile~622feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~622feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N19
dffeas \regFile~622 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~622 .is_wysiwyg = "true";
defparam \regFile~622 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \regFile~558feeder (
// Equation(s):
// \regFile~558feeder_combout  = ( \writeData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~558feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~558feeder .extended_lut = "off";
defparam \regFile~558feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~558feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N50
dffeas \regFile~558 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~558 .is_wysiwyg = "true";
defparam \regFile~558 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N32
dffeas \regFile~526 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~526 .is_wysiwyg = "true";
defparam \regFile~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N30
cyclonev_lcell_comb \regFile~2235 (
// Equation(s):
// \regFile~2235_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~526_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~558_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~590_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~622_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~590_q ),
	.datad(!\regFile~622_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~558_q ),
	.datag(!\regFile~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2235 .extended_lut = "on";
defparam \regFile~2235 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N2
dffeas \regFile~654 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~654 .is_wysiwyg = "true";
defparam \regFile~654 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \regFile~1256 (
// Equation(s):
// \regFile~1256_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2235_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2235_combout  & ((\regFile~654_q ))) # (\regFile~2235_combout  & (\regFile~686_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2235_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2235_combout  & ((\regFile~718_q ))) # (\regFile~2235_combout  & (\regFile~750_q ))))) ) )

	.dataa(!\regFile~750_q ),
	.datab(!\regFile~686_q ),
	.datac(!\regFile~718_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2235_combout ),
	.datag(!\regFile~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1256 .extended_lut = "on";
defparam \regFile~1256 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N2
dffeas \regFile~430 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~430 .is_wysiwyg = "true";
defparam \regFile~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N32
dffeas \regFile~462 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~462 .is_wysiwyg = "true";
defparam \regFile~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N17
dffeas \regFile~494 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~494 .is_wysiwyg = "true";
defparam \regFile~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N22
dffeas \regFile~366 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~366 .is_wysiwyg = "true";
defparam \regFile~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N47
dffeas \regFile~334 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~334 .is_wysiwyg = "true";
defparam \regFile~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N16
dffeas \regFile~302 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~302 .is_wysiwyg = "true";
defparam \regFile~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N8
dffeas \regFile~270 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~270 .is_wysiwyg = "true";
defparam \regFile~270 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N6
cyclonev_lcell_comb \regFile~2231 (
// Equation(s):
// \regFile~2231_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~270_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~302_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~334_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~366_q ))) ) )

	.dataa(!\regFile~366_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~334_q ),
	.datad(!\regFile~302_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2231 .extended_lut = "on";
defparam \regFile~2231 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N32
dffeas \regFile~398 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~398 .is_wysiwyg = "true";
defparam \regFile~398 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \regFile~1252 (
// Equation(s):
// \regFile~1252_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2231_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2231_combout  & ((\regFile~398_q ))) # (\regFile~2231_combout  & (\regFile~430_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2231_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2231_combout  & (\regFile~462_q )) # (\regFile~2231_combout  & ((\regFile~494_q )))))) ) )

	.dataa(!\regFile~430_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~462_q ),
	.datad(!\regFile~494_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2231_combout ),
	.datag(!\regFile~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1252 .extended_lut = "on";
defparam \regFile~1252 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N45
cyclonev_lcell_comb \regFile~174feeder (
// Equation(s):
// \regFile~174feeder_combout  = ( \writeData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~174feeder .extended_lut = "off";
defparam \regFile~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N47
dffeas \regFile~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~174 .is_wysiwyg = "true";
defparam \regFile~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N8
dffeas \regFile~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~206 .is_wysiwyg = "true";
defparam \regFile~206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N39
cyclonev_lcell_comb \regFile~238feeder (
// Equation(s):
// \regFile~238feeder_combout  = ( \writeData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~238feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~238feeder .extended_lut = "off";
defparam \regFile~238feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~238feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N41
dffeas \regFile~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~238 .is_wysiwyg = "true";
defparam \regFile~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N13
dffeas \regFile~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~78 .is_wysiwyg = "true";
defparam \regFile~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \regFile~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~110 .is_wysiwyg = "true";
defparam \regFile~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N15
cyclonev_lcell_comb \regFile~46feeder (
// Equation(s):
// \regFile~46feeder_combout  = ( \writeData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~46feeder .extended_lut = "off";
defparam \regFile~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N17
dffeas \regFile~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~46 .is_wysiwyg = "true";
defparam \regFile~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \regFile~2230 (
// Equation(s):
// \regFile~2230_combout  = ( \regFile~110_q  & ( \regFile~46_q  & ( ((\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~78_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~110_q  & ( \regFile~46_q  & ( (!\readAddr1[0]~input_o  & 
// (\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~78_q ))) # (\readAddr1[0]~input_o  & ((!\readAddr1[1]~input_o ) # ((\readAddr1[2]~input_o )))) ) ) ) # ( \regFile~110_q  & ( !\regFile~46_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & ((\regFile~78_q ) # (\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) ) # ( !\regFile~110_q  & ( !\regFile~46_q  & ( (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o 
//  & \regFile~78_q ))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )))) ) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\regFile~78_q ),
	.datae(!\regFile~110_q ),
	.dataf(!\regFile~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2230 .extended_lut = "off";
defparam \regFile~2230 .lut_mask = 64'h0525153545655575;
defparam \regFile~2230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N8
dffeas \regFile~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~142 .is_wysiwyg = "true";
defparam \regFile~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N6
cyclonev_lcell_comb \regFile~1248 (
// Equation(s):
// \regFile~1248_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2230_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2230_combout  & ((\regFile~142_q ))) # (\regFile~2230_combout  & (\regFile~174_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2230_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2230_combout  & (\regFile~206_q )) # (\regFile~2230_combout  & ((\regFile~238_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~174_q ),
	.datac(!\regFile~206_q ),
	.datad(!\regFile~238_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2230_combout ),
	.datag(!\regFile~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1248 .extended_lut = "on";
defparam \regFile~1248 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \readData1~68 (
// Equation(s):
// \readData1~68_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1248_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1252_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (((\regFile~1256_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1260_combout )))) ) )

	.dataa(!\regFile~1260_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1256_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1252_combout ),
	.datag(!\regFile~1248_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~68 .extended_lut = "on";
defparam \readData1~68 .lut_mask = 64'h0C000C440CCC0C44;
defparam \readData1~68 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \writeData[15]~input (
	.i(writeData[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[15]~input_o ));
// synopsys translate_off
defparam \writeData[15]~input .bus_hold = "false";
defparam \writeData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N45
cyclonev_lcell_comb \regFile~367feeder (
// Equation(s):
// \regFile~367feeder_combout  = \writeData[15]~input_o 

	.dataa(!\writeData[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~367feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~367feeder .extended_lut = "off";
defparam \regFile~367feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~367feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N47
dffeas \regFile~367 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~367 .is_wysiwyg = "true";
defparam \regFile~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N26
dffeas \regFile~335 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~335 .is_wysiwyg = "true";
defparam \regFile~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N11
dffeas \regFile~303 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~303 .is_wysiwyg = "true";
defparam \regFile~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \regFile~271 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~271 .is_wysiwyg = "true";
defparam \regFile~271 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \regFile~2244 (
// Equation(s):
// \regFile~2244_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & (\regFile~271_q )) # (\readAddr1[0]~input_o  & ((\regFile~303_q )))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~335_q ))) # (\readAddr1[0]~input_o  & (\regFile~367_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~367_q ),
	.datac(!\regFile~335_q ),
	.datad(!\regFile~303_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2244 .extended_lut = "on";
defparam \regFile~2244 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regFile~2244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N32
dffeas \regFile~463 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~463 .is_wysiwyg = "true";
defparam \regFile~463 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \regFile~431feeder (
// Equation(s):
// \regFile~431feeder_combout  = \writeData[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~431feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~431feeder .extended_lut = "off";
defparam \regFile~431feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~431feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N52
dffeas \regFile~431 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~431 .is_wysiwyg = "true";
defparam \regFile~431 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N57
cyclonev_lcell_comb \regFile~495feeder (
// Equation(s):
// \regFile~495feeder_combout  = \writeData[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~495feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~495feeder .extended_lut = "off";
defparam \regFile~495feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~495feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N59
dffeas \regFile~495 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~495 .is_wysiwyg = "true";
defparam \regFile~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N38
dffeas \regFile~399 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~399 .is_wysiwyg = "true";
defparam \regFile~399 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \regFile~1268 (
// Equation(s):
// \regFile~1268_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2244_combout  & (\readAddr1[2]~input_o  & (\regFile~399_q ))) # (\regFile~2244_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~431_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2244_combout  & (\readAddr1[2]~input_o  & (\regFile~463_q ))) # (\regFile~2244_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~495_q ))))) ) )

	.dataa(!\regFile~2244_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~463_q ),
	.datad(!\regFile~431_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~495_q ),
	.datag(!\regFile~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1268 .extended_lut = "on";
defparam \regFile~1268 .lut_mask = 64'h4657464646575757;
defparam \regFile~1268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N59
dffeas \regFile~687 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~687 .is_wysiwyg = "true";
defparam \regFile~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N32
dffeas \regFile~719 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~719 .is_wysiwyg = "true";
defparam \regFile~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N47
dffeas \regFile~751 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~751 .is_wysiwyg = "true";
defparam \regFile~751 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N0
cyclonev_lcell_comb \regFile~623feeder (
// Equation(s):
// \regFile~623feeder_combout  = ( \writeData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~623feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~623feeder .extended_lut = "off";
defparam \regFile~623feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~623feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N2
dffeas \regFile~623 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~623 .is_wysiwyg = "true";
defparam \regFile~623 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \regFile~559feeder (
// Equation(s):
// \regFile~559feeder_combout  = ( \writeData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~559feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~559feeder .extended_lut = "off";
defparam \regFile~559feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~559feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N29
dffeas \regFile~559 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~559 .is_wysiwyg = "true";
defparam \regFile~559 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N38
dffeas \regFile~591 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~591 .is_wysiwyg = "true";
defparam \regFile~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N20
dffeas \regFile~527 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~527 .is_wysiwyg = "true";
defparam \regFile~527 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N18
cyclonev_lcell_comb \regFile~2248 (
// Equation(s):
// \regFile~2248_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (((\regFile~527_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~559_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (((\regFile~591_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~623_q )))) ) )

	.dataa(!\regFile~623_q ),
	.datab(!\regFile~559_q ),
	.datac(!\regFile~591_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2248 .extended_lut = "on";
defparam \regFile~2248 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regFile~2248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N8
dffeas \regFile~655 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~655 .is_wysiwyg = "true";
defparam \regFile~655 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N6
cyclonev_lcell_comb \regFile~1272 (
// Equation(s):
// \regFile~1272_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2248_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2248_combout  & ((\regFile~655_q ))) # (\regFile~2248_combout  & (\regFile~687_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2248_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2248_combout  & (\regFile~719_q )) # (\regFile~2248_combout  & ((\regFile~751_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~687_q ),
	.datac(!\regFile~719_q ),
	.datad(!\regFile~751_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2248_combout ),
	.datag(!\regFile~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1272 .extended_lut = "on";
defparam \regFile~1272 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N8
dffeas \regFile~847 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~847 .is_wysiwyg = "true";
defparam \regFile~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N49
dffeas \regFile~815 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~815 .is_wysiwyg = "true";
defparam \regFile~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N14
dffeas \regFile~879 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~879 .is_wysiwyg = "true";
defparam \regFile~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N35
dffeas \regFile~783 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~783 .is_wysiwyg = "true";
defparam \regFile~783 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N33
cyclonev_lcell_comb \regFile~2252 (
// Equation(s):
// \regFile~2252_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~783_q )) # (\readAddr1[0]~input_o  & (((\regFile~815_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~847_q )) # (\readAddr1[0]~input_o  & (((\regFile~879_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~847_q ),
	.datad(!\regFile~815_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~879_q ),
	.datag(!\regFile~783_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2252 .extended_lut = "on";
defparam \regFile~2252 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \regFile~975 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~975 .is_wysiwyg = "true";
defparam \regFile~975 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \regFile~1007feeder (
// Equation(s):
// \regFile~1007feeder_combout  = ( \writeData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1007feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1007feeder .extended_lut = "off";
defparam \regFile~1007feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1007feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N8
dffeas \regFile~1007 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1007 .is_wysiwyg = "true";
defparam \regFile~1007 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \regFile~943feeder (
// Equation(s):
// \regFile~943feeder_combout  = ( \writeData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~943feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~943feeder .extended_lut = "off";
defparam \regFile~943feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~943feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N44
dffeas \regFile~943 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~943feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~943 .is_wysiwyg = "true";
defparam \regFile~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N2
dffeas \regFile~911 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~911 .is_wysiwyg = "true";
defparam \regFile~911 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \regFile~1276 (
// Equation(s):
// \regFile~1276_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2252_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2252_combout  & (\regFile~911_q )) # (\regFile~2252_combout  & (((\regFile~943_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2252_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2252_combout  & (\regFile~975_q )) # (\regFile~2252_combout  & (((\regFile~1007_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2252_combout ),
	.datac(!\regFile~975_q ),
	.datad(!\regFile~1007_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~943_q ),
	.datag(!\regFile~911_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1276 .extended_lut = "on";
defparam \regFile~1276 .lut_mask = 64'h2626263737372637;
defparam \regFile~1276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N39
cyclonev_lcell_comb \regFile~239feeder (
// Equation(s):
// \regFile~239feeder_combout  = ( \writeData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~239feeder .extended_lut = "off";
defparam \regFile~239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N41
dffeas \regFile~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~239 .is_wysiwyg = "true";
defparam \regFile~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N3
cyclonev_lcell_comb \regFile~175feeder (
// Equation(s):
// \regFile~175feeder_combout  = ( \writeData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~175feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~175feeder .extended_lut = "off";
defparam \regFile~175feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~175feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N5
dffeas \regFile~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~175 .is_wysiwyg = "true";
defparam \regFile~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N14
dffeas \regFile~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~207 .is_wysiwyg = "true";
defparam \regFile~207 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N21
cyclonev_lcell_comb \regFile~47feeder (
// Equation(s):
// \regFile~47feeder_combout  = ( \writeData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~47feeder .extended_lut = "off";
defparam \regFile~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N23
dffeas \regFile~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~47 .is_wysiwyg = "true";
defparam \regFile~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N8
dffeas \regFile~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~111 .is_wysiwyg = "true";
defparam \regFile~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \regFile~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~79 .is_wysiwyg = "true";
defparam \regFile~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \regFile~2243 (
// Equation(s):
// \regFile~2243_combout  = ( \regFile~111_q  & ( \regFile~79_q  & ( (!\readAddr1[2]~input_o  & (((\regFile~47_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~111_q  & ( 
// \regFile~79_q  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[1]~input_o  & (\regFile~47_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o  & ((!\readAddr1[0]~input_o ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( 
// \regFile~111_q  & ( !\regFile~79_q  & ( (\readAddr1[0]~input_o  & (((\regFile~47_q ) # (\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) ) # ( !\regFile~111_q  & ( !\regFile~79_q  & ( (\readAddr1[0]~input_o  & (((!\readAddr1[1]~input_o  & 
// \regFile~47_q )) # (\readAddr1[2]~input_o ))) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~47_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~111_q ),
	.dataf(!\regFile~79_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2243 .extended_lut = "off";
defparam \regFile~2243 .lut_mask = 64'h005D007F225D227F;
defparam \regFile~2243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N2
dffeas \regFile~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~143 .is_wysiwyg = "true";
defparam \regFile~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N0
cyclonev_lcell_comb \regFile~1264 (
// Equation(s):
// \regFile~1264_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2243_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2243_combout  & ((\regFile~143_q ))) # (\regFile~2243_combout  & (\regFile~175_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2243_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2243_combout  & ((\regFile~207_q ))) # (\regFile~2243_combout  & (\regFile~239_q ))))) ) )

	.dataa(!\regFile~239_q ),
	.datab(!\regFile~175_q ),
	.datac(!\regFile~207_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2243_combout ),
	.datag(!\regFile~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1264 .extended_lut = "on";
defparam \regFile~1264 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N30
cyclonev_lcell_comb \readData1~64 (
// Equation(s):
// \readData1~64_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & ((\regFile~1264_combout ))) # (\readAddr1[3]~input_o  & (\regFile~1268_combout ))))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1272_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1276_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\regFile~1268_combout ),
	.datac(!\regFile~1272_combout ),
	.datad(!\regFile~1276_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\regFile~1264_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~64 .extended_lut = "on";
defparam \readData1~64 .lut_mask = 64'h1B1B0A5F00000000;
defparam \readData1~64 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \writeData[16]~input (
	.i(writeData[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[16]~input_o ));
// synopsys translate_off
defparam \writeData[16]~input .bus_hold = "false";
defparam \writeData[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y7_N56
dffeas \regFile~752 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~752 .is_wysiwyg = "true";
defparam \regFile~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N20
dffeas \regFile~720 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~720 .is_wysiwyg = "true";
defparam \regFile~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N14
dffeas \regFile~592 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~592 .is_wysiwyg = "true";
defparam \regFile~592 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N27
cyclonev_lcell_comb \regFile~624feeder (
// Equation(s):
// \regFile~624feeder_combout  = ( \writeData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~624feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~624feeder .extended_lut = "off";
defparam \regFile~624feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~624feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N28
dffeas \regFile~624 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~624 .is_wysiwyg = "true";
defparam \regFile~624 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \regFile~560feeder (
// Equation(s):
// \regFile~560feeder_combout  = ( \writeData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~560feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~560feeder .extended_lut = "off";
defparam \regFile~560feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~560feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N20
dffeas \regFile~560 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~560 .is_wysiwyg = "true";
defparam \regFile~560 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N50
dffeas \regFile~528 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~528 .is_wysiwyg = "true";
defparam \regFile~528 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N48
cyclonev_lcell_comb \regFile~2261 (
// Equation(s):
// \regFile~2261_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~528_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~560_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~592_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~624_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~592_q ),
	.datad(!\regFile~624_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~560_q ),
	.datag(!\regFile~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2261 .extended_lut = "on";
defparam \regFile~2261 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \regFile~688feeder (
// Equation(s):
// \regFile~688feeder_combout  = ( \writeData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~688feeder .extended_lut = "off";
defparam \regFile~688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~688feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N26
dffeas \regFile~688 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~688 .is_wysiwyg = "true";
defparam \regFile~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N38
dffeas \regFile~656 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~656 .is_wysiwyg = "true";
defparam \regFile~656 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N36
cyclonev_lcell_comb \regFile~1288 (
// Equation(s):
// \regFile~1288_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2261_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2261_combout  & (\regFile~656_q )) # (\regFile~2261_combout  & ((\regFile~688_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2261_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2261_combout  & (((\regFile~720_q )))) # (\regFile~2261_combout  & (\regFile~752_q )))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~752_q ),
	.datac(!\regFile~720_q ),
	.datad(!\regFile~2261_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~688_q ),
	.datag(!\regFile~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1288 .extended_lut = "on";
defparam \regFile~1288 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \regFile~1008 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1008 .is_wysiwyg = "true";
defparam \regFile~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N8
dffeas \regFile~944 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~944 .is_wysiwyg = "true";
defparam \regFile~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N56
dffeas \regFile~976 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~976 .is_wysiwyg = "true";
defparam \regFile~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N2
dffeas \regFile~848 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~848 .is_wysiwyg = "true";
defparam \regFile~848 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \regFile~880feeder (
// Equation(s):
// \regFile~880feeder_combout  = ( \writeData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~880feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~880feeder .extended_lut = "off";
defparam \regFile~880feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~880feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N46
dffeas \regFile~880 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~880 .is_wysiwyg = "true";
defparam \regFile~880 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N51
cyclonev_lcell_comb \regFile~816feeder (
// Equation(s):
// \regFile~816feeder_combout  = \writeData[16]~input_o 

	.dataa(!\writeData[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~816feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~816feeder .extended_lut = "off";
defparam \regFile~816feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~816feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N52
dffeas \regFile~816 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~816 .is_wysiwyg = "true";
defparam \regFile~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N38
dffeas \regFile~784 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~784 .is_wysiwyg = "true";
defparam \regFile~784 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N36
cyclonev_lcell_comb \regFile~2265 (
// Equation(s):
// \regFile~2265_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~784_q )) # (\readAddr1[0]~input_o  & (((\regFile~816_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~848_q )) # (\readAddr1[0]~input_o  & (((\regFile~880_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~848_q ),
	.datad(!\regFile~880_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~816_q ),
	.datag(!\regFile~784_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2265 .extended_lut = "on";
defparam \regFile~2265 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N38
dffeas \regFile~912 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~912 .is_wysiwyg = "true";
defparam \regFile~912 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N36
cyclonev_lcell_comb \regFile~1292 (
// Equation(s):
// \regFile~1292_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2265_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2265_combout  & ((\regFile~912_q ))) # (\regFile~2265_combout  & (\regFile~944_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2265_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2265_combout  & ((\regFile~976_q ))) # (\regFile~2265_combout  & (\regFile~1008_q ))))) ) )

	.dataa(!\regFile~1008_q ),
	.datab(!\regFile~944_q ),
	.datac(!\regFile~976_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2265_combout ),
	.datag(!\regFile~912_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1292 .extended_lut = "on";
defparam \regFile~1292 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N28
dffeas \regFile~304 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~304 .is_wysiwyg = "true";
defparam \regFile~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N44
dffeas \regFile~336 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~336 .is_wysiwyg = "true";
defparam \regFile~336 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N45
cyclonev_lcell_comb \regFile~368feeder (
// Equation(s):
// \regFile~368feeder_combout  = ( \writeData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~368feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~368feeder .extended_lut = "off";
defparam \regFile~368feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~368feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N47
dffeas \regFile~368 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~368 .is_wysiwyg = "true";
defparam \regFile~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N50
dffeas \regFile~272 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~272 .is_wysiwyg = "true";
defparam \regFile~272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \regFile~2257 (
// Equation(s):
// \regFile~2257_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~272_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~304_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~336_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ) # (\regFile~368_q ))))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~304_q ),
	.datac(!\regFile~336_q ),
	.datad(!\regFile~368_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~272_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2257 .extended_lut = "on";
defparam \regFile~2257 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regFile~2257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N44
dffeas \regFile~464 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~464 .is_wysiwyg = "true";
defparam \regFile~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N40
dffeas \regFile~432 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~432 .is_wysiwyg = "true";
defparam \regFile~432 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N24
cyclonev_lcell_comb \regFile~496feeder (
// Equation(s):
// \regFile~496feeder_combout  = ( \writeData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~496feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~496feeder .extended_lut = "off";
defparam \regFile~496feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~496feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N26
dffeas \regFile~496 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~496 .is_wysiwyg = "true";
defparam \regFile~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N20
dffeas \regFile~400 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~400 .is_wysiwyg = "true";
defparam \regFile~400 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \regFile~1284 (
// Equation(s):
// \regFile~1284_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2257_combout  & (\readAddr1[2]~input_o  & (\regFile~400_q ))) # (\regFile~2257_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~432_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2257_combout  & (\readAddr1[2]~input_o  & (\regFile~464_q ))) # (\regFile~2257_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~496_q ))))) ) )

	.dataa(!\regFile~2257_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~464_q ),
	.datad(!\regFile~432_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~496_q ),
	.datag(!\regFile~400_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1284 .extended_lut = "on";
defparam \regFile~1284 .lut_mask = 64'h4657464646575757;
defparam \regFile~1284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N21
cyclonev_lcell_comb \regFile~48feeder (
// Equation(s):
// \regFile~48feeder_combout  = ( \writeData[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~48feeder .extended_lut = "off";
defparam \regFile~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N23
dffeas \regFile~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~48 .is_wysiwyg = "true";
defparam \regFile~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N38
dffeas \regFile~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~112 .is_wysiwyg = "true";
defparam \regFile~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N55
dffeas \regFile~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~80 .is_wysiwyg = "true";
defparam \regFile~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \regFile~2256 (
// Equation(s):
// \regFile~2256_combout  = ( \regFile~112_q  & ( \regFile~80_q  & ( (!\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o  & \regFile~48_q )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) ) # ( !\regFile~112_q  & ( 
// \regFile~80_q  & ( (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((!\readAddr1[1]~input_o  & \regFile~48_q )) # (\readAddr1[2]~input_o ))) ) ) ) # ( \regFile~112_q  & ( !\regFile~80_q  & ( 
// (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~48_q )) # (\readAddr1[1]~input_o ))) ) ) ) # ( !\regFile~112_q  & ( !\regFile~80_q  & ( (\readAddr1[0]~input_o  & (((!\readAddr1[1]~input_o  & \regFile~48_q )) # (\readAddr1[2]~input_o ))) ) 
// ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~48_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\regFile~112_q ),
	.dataf(!\regFile~80_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2256 .extended_lut = "off";
defparam \regFile~2256 .lut_mask = 64'h0455155526553755;
defparam \regFile~2256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N28
dffeas \regFile~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~176 .is_wysiwyg = "true";
defparam \regFile~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \regFile~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~208 .is_wysiwyg = "true";
defparam \regFile~208 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \regFile~240feeder (
// Equation(s):
// \regFile~240feeder_combout  = \writeData[16]~input_o 

	.dataa(!\writeData[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~240feeder .extended_lut = "off";
defparam \regFile~240feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~240feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N35
dffeas \regFile~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~240 .is_wysiwyg = "true";
defparam \regFile~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N20
dffeas \regFile~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~144 .is_wysiwyg = "true";
defparam \regFile~144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \regFile~1280 (
// Equation(s):
// \regFile~1280_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2256_combout  & (((\regFile~144_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2256_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~176_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2256_combout  & (((\regFile~208_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2256_combout  & ((((!\readAddr1[2]~input_o ) # (\regFile~240_q ))))) ) )

	.dataa(!\regFile~2256_combout ),
	.datab(!\regFile~176_q ),
	.datac(!\regFile~208_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~240_q ),
	.datag(!\regFile~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1280 .extended_lut = "on";
defparam \regFile~1280 .lut_mask = 64'h551B550A551B555F;
defparam \regFile~1280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N42
cyclonev_lcell_comb \readData1~60 (
// Equation(s):
// \readData1~60_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1280_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1284_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1288_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1292_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1288_combout ),
	.datad(!\regFile~1292_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1284_combout ),
	.datag(!\regFile~1280_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~60 .extended_lut = "on";
defparam \readData1~60 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData1~60 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \writeData[17]~input (
	.i(writeData[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[17]~input_o ));
// synopsys translate_off
defparam \writeData[17]~input .bus_hold = "false";
defparam \writeData[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \regFile~689feeder (
// Equation(s):
// \regFile~689feeder_combout  = ( \writeData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~689feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~689feeder .extended_lut = "off";
defparam \regFile~689feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~689feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N23
dffeas \regFile~689 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~689 .is_wysiwyg = "true";
defparam \regFile~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N32
dffeas \regFile~721 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~721 .is_wysiwyg = "true";
defparam \regFile~721 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N45
cyclonev_lcell_comb \regFile~753feeder (
// Equation(s):
// \regFile~753feeder_combout  = ( \writeData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~753feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~753feeder .extended_lut = "off";
defparam \regFile~753feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~753feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N47
dffeas \regFile~753 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~753 .is_wysiwyg = "true";
defparam \regFile~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N26
dffeas \regFile~561 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~561 .is_wysiwyg = "true";
defparam \regFile~561 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N47
dffeas \regFile~593 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~593 .is_wysiwyg = "true";
defparam \regFile~593 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N33
cyclonev_lcell_comb \regFile~625feeder (
// Equation(s):
// \regFile~625feeder_combout  = ( \writeData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~625feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~625feeder .extended_lut = "off";
defparam \regFile~625feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~625feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N35
dffeas \regFile~625 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~625 .is_wysiwyg = "true";
defparam \regFile~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N41
dffeas \regFile~529 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~529 .is_wysiwyg = "true";
defparam \regFile~529 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \regFile~2274 (
// Equation(s):
// \regFile~2274_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~529_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~561_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (\regFile~593_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~625_q ))))) ) )

	.dataa(!\regFile~561_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~593_q ),
	.datad(!\regFile~625_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2274 .extended_lut = "on";
defparam \regFile~2274 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regFile~2274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N17
dffeas \regFile~657 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~657 .is_wysiwyg = "true";
defparam \regFile~657 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N15
cyclonev_lcell_comb \regFile~1304 (
// Equation(s):
// \regFile~1304_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2274_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2274_combout  & ((\regFile~657_q ))) # (\regFile~2274_combout  & (\regFile~689_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2274_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2274_combout  & (\regFile~721_q )) # (\regFile~2274_combout  & ((\regFile~753_q )))))) ) )

	.dataa(!\regFile~689_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~721_q ),
	.datad(!\regFile~753_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2274_combout ),
	.datag(!\regFile~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1304 .extended_lut = "on";
defparam \regFile~1304 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N50
dffeas \regFile~369 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~369 .is_wysiwyg = "true";
defparam \regFile~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N56
dffeas \regFile~337 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~337 .is_wysiwyg = "true";
defparam \regFile~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N29
dffeas \regFile~305 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~305 .is_wysiwyg = "true";
defparam \regFile~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N38
dffeas \regFile~273 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~273 .is_wysiwyg = "true";
defparam \regFile~273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N36
cyclonev_lcell_comb \regFile~2270 (
// Equation(s):
// \regFile~2270_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~273_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ) # (\regFile~305_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~337_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~369_q ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~369_q ),
	.datac(!\regFile~337_q ),
	.datad(!\regFile~305_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~273_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2270 .extended_lut = "on";
defparam \regFile~2270 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regFile~2270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N56
dffeas \regFile~465 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~465 .is_wysiwyg = "true";
defparam \regFile~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N14
dffeas \regFile~497 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~497 .is_wysiwyg = "true";
defparam \regFile~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N38
dffeas \regFile~433 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~433 .is_wysiwyg = "true";
defparam \regFile~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N38
dffeas \regFile~401 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~401 .is_wysiwyg = "true";
defparam \regFile~401 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N36
cyclonev_lcell_comb \regFile~1300 (
// Equation(s):
// \regFile~1300_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2270_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2270_combout  & (\regFile~401_q )) # (\regFile~2270_combout  & (((\regFile~433_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2270_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2270_combout  & (\regFile~465_q )) # (\regFile~2270_combout  & (((\regFile~497_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2270_combout ),
	.datac(!\regFile~465_q ),
	.datad(!\regFile~497_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~433_q ),
	.datag(!\regFile~401_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1300 .extended_lut = "on";
defparam \regFile~1300 .lut_mask = 64'h2626263737372637;
defparam \regFile~1300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \regFile~945feeder (
// Equation(s):
// \regFile~945feeder_combout  = ( \writeData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~945feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~945feeder .extended_lut = "off";
defparam \regFile~945feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~945feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N14
dffeas \regFile~945 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~945 .is_wysiwyg = "true";
defparam \regFile~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N8
dffeas \regFile~849 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~849 .is_wysiwyg = "true";
defparam \regFile~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N23
dffeas \regFile~817 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~817 .is_wysiwyg = "true";
defparam \regFile~817 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \regFile~881feeder (
// Equation(s):
// \regFile~881feeder_combout  = ( \writeData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~881feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~881feeder .extended_lut = "off";
defparam \regFile~881feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~881feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N38
dffeas \regFile~881 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~881 .is_wysiwyg = "true";
defparam \regFile~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N14
dffeas \regFile~785 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~785 .is_wysiwyg = "true";
defparam \regFile~785 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \regFile~2278 (
// Equation(s):
// \regFile~2278_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~785_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~817_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~849_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~881_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~849_q ),
	.datad(!\regFile~817_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~881_q ),
	.datag(!\regFile~785_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2278 .extended_lut = "on";
defparam \regFile~2278 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \regFile~977 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~977 .is_wysiwyg = "true";
defparam \regFile~977 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \regFile~1009feeder (
// Equation(s):
// \regFile~1009feeder_combout  = ( \writeData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1009feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1009feeder .extended_lut = "off";
defparam \regFile~1009feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1009feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \regFile~1009 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1009 .is_wysiwyg = "true";
defparam \regFile~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \regFile~913 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~913 .is_wysiwyg = "true";
defparam \regFile~913 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \regFile~1308 (
// Equation(s):
// \regFile~1308_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2278_combout  & (((\regFile~913_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2278_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~945_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2278_combout  & (\regFile~977_q  & (\readAddr1[2]~input_o ))) # (\regFile~2278_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~1009_q ))))) ) )

	.dataa(!\regFile~945_q ),
	.datab(!\regFile~2278_combout ),
	.datac(!\regFile~977_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~1009_q ),
	.datag(!\regFile~913_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1308 .extended_lut = "on";
defparam \regFile~1308 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \regFile~241feeder (
// Equation(s):
// \regFile~241feeder_combout  = ( \writeData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~241feeder .extended_lut = "off";
defparam \regFile~241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~241feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N37
dffeas \regFile~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~241 .is_wysiwyg = "true";
defparam \regFile~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N38
dffeas \regFile~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~209 .is_wysiwyg = "true";
defparam \regFile~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N32
dffeas \regFile~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~81 .is_wysiwyg = "true";
defparam \regFile~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N56
dffeas \regFile~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~113 .is_wysiwyg = "true";
defparam \regFile~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \regFile~49feeder (
// Equation(s):
// \regFile~49feeder_combout  = \writeData[17]~input_o 

	.dataa(!\writeData[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~49feeder .extended_lut = "off";
defparam \regFile~49feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N4
dffeas \regFile~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~49 .is_wysiwyg = "true";
defparam \regFile~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \regFile~2269 (
// Equation(s):
// \regFile~2269_combout  = ( \regFile~113_q  & ( \regFile~49_q  & ( ((\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~81_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~113_q  & ( \regFile~49_q  & ( (!\readAddr1[1]~input_o  & 
// (\readAddr1[0]~input_o )) # (\readAddr1[1]~input_o  & ((!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & \regFile~81_q )) # (\readAddr1[0]~input_o  & (\readAddr1[2]~input_o )))) ) ) ) # ( \regFile~113_q  & ( !\regFile~49_q  & ( (!\readAddr1[2]~input_o 
//  & (\readAddr1[1]~input_o  & ((\regFile~81_q ) # (\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~113_q  & ( !\regFile~49_q  & ( (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & 
// (!\readAddr1[2]~input_o  & \regFile~81_q ))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )))) ) ) )

	.dataa(!\readAddr1[1]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\regFile~81_q ),
	.datae(!\regFile~113_q ),
	.dataf(!\regFile~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2269 .extended_lut = "off";
defparam \regFile~2269 .lut_mask = 64'h0343135323633373;
defparam \regFile~2269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \regFile~177feeder (
// Equation(s):
// \regFile~177feeder_combout  = ( \writeData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~177feeder .extended_lut = "off";
defparam \regFile~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N31
dffeas \regFile~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~177 .is_wysiwyg = "true";
defparam \regFile~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \regFile~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~145 .is_wysiwyg = "true";
defparam \regFile~145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \regFile~1296 (
// Equation(s):
// \regFile~1296_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2269_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2269_combout  & (\regFile~145_q )) # (\regFile~2269_combout  & ((\regFile~177_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2269_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2269_combout  & (((\regFile~209_q )))) # (\regFile~2269_combout  & (\regFile~241_q )))) ) )

	.dataa(!\regFile~241_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~209_q ),
	.datad(!\regFile~2269_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~177_q ),
	.datag(!\regFile~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1296 .extended_lut = "on";
defparam \regFile~1296 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1296 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \readData1~56 (
// Equation(s):
// \readData1~56_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1296_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1300_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1304_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1308_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\readAddr1[3]~input_o ),
	.datac(!\regFile~1304_combout ),
	.datad(!\regFile~1300_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1308_combout ),
	.datag(!\regFile~1296_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~56 .extended_lut = "on";
defparam \readData1~56 .lut_mask = 64'h082A0808082A2A2A;
defparam \readData1~56 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \writeData[18]~input (
	.i(writeData[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[18]~input_o ));
// synopsys translate_off
defparam \writeData[18]~input .bus_hold = "false";
defparam \writeData[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N15
cyclonev_lcell_comb \regFile~882feeder (
// Equation(s):
// \regFile~882feeder_combout  = \writeData[18]~input_o 

	.dataa(!\writeData[18]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~882feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~882feeder .extended_lut = "off";
defparam \regFile~882feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~882feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N17
dffeas \regFile~882 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~882 .is_wysiwyg = "true";
defparam \regFile~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \regFile~850 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~850 .is_wysiwyg = "true";
defparam \regFile~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N25
dffeas \regFile~818 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~818 .is_wysiwyg = "true";
defparam \regFile~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \regFile~786 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~786 .is_wysiwyg = "true";
defparam \regFile~786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \regFile~2291 (
// Equation(s):
// \regFile~2291_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~786_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~818_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~850_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~882_q ))) ) )

	.dataa(!\regFile~882_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~850_q ),
	.datad(!\regFile~818_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~786_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2291 .extended_lut = "on";
defparam \regFile~2291 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N38
dffeas \regFile~978 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~978 .is_wysiwyg = "true";
defparam \regFile~978 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N24
cyclonev_lcell_comb \regFile~1010feeder (
// Equation(s):
// \regFile~1010feeder_combout  = ( \writeData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1010feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1010feeder .extended_lut = "off";
defparam \regFile~1010feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1010feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N25
dffeas \regFile~1010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1010 .is_wysiwyg = "true";
defparam \regFile~1010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N24
cyclonev_lcell_comb \regFile~946feeder (
// Equation(s):
// \regFile~946feeder_combout  = ( \writeData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~946feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~946feeder .extended_lut = "off";
defparam \regFile~946feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~946feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N26
dffeas \regFile~946 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~946feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~946 .is_wysiwyg = "true";
defparam \regFile~946 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N2
dffeas \regFile~914 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~914 .is_wysiwyg = "true";
defparam \regFile~914 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N0
cyclonev_lcell_comb \regFile~1324 (
// Equation(s):
// \regFile~1324_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2291_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2291_combout  & (\regFile~914_q )) # (\regFile~2291_combout  & (((\regFile~946_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2291_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2291_combout  & (\regFile~978_q )) # (\regFile~2291_combout  & (((\regFile~1010_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2291_combout ),
	.datac(!\regFile~978_q ),
	.datad(!\regFile~1010_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~946_q ),
	.datag(!\regFile~914_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1324 .extended_lut = "on";
defparam \regFile~1324 .lut_mask = 64'h2626263737372637;
defparam \regFile~1324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N37
dffeas \regFile~690 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~690 .is_wysiwyg = "true";
defparam \regFile~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N41
dffeas \regFile~722 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~722 .is_wysiwyg = "true";
defparam \regFile~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N44
dffeas \regFile~594 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~594 .is_wysiwyg = "true";
defparam \regFile~594 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N15
cyclonev_lcell_comb \regFile~626feeder (
// Equation(s):
// \regFile~626feeder_combout  = ( \writeData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~626feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~626feeder .extended_lut = "off";
defparam \regFile~626feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~626feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N17
dffeas \regFile~626 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~626 .is_wysiwyg = "true";
defparam \regFile~626 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \regFile~562feeder (
// Equation(s):
// \regFile~562feeder_combout  = ( \writeData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~562feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~562feeder .extended_lut = "off";
defparam \regFile~562feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~562feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N41
dffeas \regFile~562 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~562 .is_wysiwyg = "true";
defparam \regFile~562 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N8
dffeas \regFile~530 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~530 .is_wysiwyg = "true";
defparam \regFile~530 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \regFile~2287 (
// Equation(s):
// \regFile~2287_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~530_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~562_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~594_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~626_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~594_q ),
	.datad(!\regFile~626_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~562_q ),
	.datag(!\regFile~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2287 .extended_lut = "on";
defparam \regFile~2287 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N18
cyclonev_lcell_comb \regFile~754feeder (
// Equation(s):
// \regFile~754feeder_combout  = \writeData[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~754feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~754feeder .extended_lut = "off";
defparam \regFile~754feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~754feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N20
dffeas \regFile~754 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~754 .is_wysiwyg = "true";
defparam \regFile~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N14
dffeas \regFile~658 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~658 .is_wysiwyg = "true";
defparam \regFile~658 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \regFile~1320 (
// Equation(s):
// \regFile~1320_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2287_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2287_combout  & (((\regFile~658_q )))) # (\regFile~2287_combout  & (\regFile~690_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2287_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2287_combout  & (\regFile~722_q )) # (\regFile~2287_combout  & ((\regFile~754_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~690_q ),
	.datac(!\regFile~722_q ),
	.datad(!\regFile~2287_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~754_q ),
	.datag(!\regFile~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1320 .extended_lut = "on";
defparam \regFile~1320 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regFile~1320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N26
dffeas \regFile~434 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~434 .is_wysiwyg = "true";
defparam \regFile~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N38
dffeas \regFile~466 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~466 .is_wysiwyg = "true";
defparam \regFile~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N14
dffeas \regFile~498 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~498 .is_wysiwyg = "true";
defparam \regFile~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N2
dffeas \regFile~338 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~338 .is_wysiwyg = "true";
defparam \regFile~338 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N42
cyclonev_lcell_comb \regFile~370feeder (
// Equation(s):
// \regFile~370feeder_combout  = ( \writeData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~370feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~370feeder .extended_lut = "off";
defparam \regFile~370feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~370feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N44
dffeas \regFile~370 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~370 .is_wysiwyg = "true";
defparam \regFile~370 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N54
cyclonev_lcell_comb \regFile~306feeder (
// Equation(s):
// \regFile~306feeder_combout  = ( \writeData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~306feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~306feeder .extended_lut = "off";
defparam \regFile~306feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~306feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N56
dffeas \regFile~306 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~306 .is_wysiwyg = "true";
defparam \regFile~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N20
dffeas \regFile~274 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~274 .is_wysiwyg = "true";
defparam \regFile~274 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \regFile~2283 (
// Equation(s):
// \regFile~2283_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~274_q )) # (\readAddr1[0]~input_o  & (((\regFile~306_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~338_q )) # (\readAddr1[0]~input_o  & (((\regFile~370_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~338_q ),
	.datad(!\regFile~370_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~306_q ),
	.datag(!\regFile~274_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2283 .extended_lut = "on";
defparam \regFile~2283 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N44
dffeas \regFile~402 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~402 .is_wysiwyg = "true";
defparam \regFile~402 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \regFile~1316 (
// Equation(s):
// \regFile~1316_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2283_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2283_combout  & ((\regFile~402_q ))) # (\regFile~2283_combout  & (\regFile~434_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2283_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2283_combout  & (\regFile~466_q )) # (\regFile~2283_combout  & ((\regFile~498_q )))))) ) )

	.dataa(!\regFile~434_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~466_q ),
	.datad(!\regFile~498_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2283_combout ),
	.datag(!\regFile~402_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1316 .extended_lut = "on";
defparam \regFile~1316 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N44
dffeas \regFile~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~178 .is_wysiwyg = "true";
defparam \regFile~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N35
dffeas \regFile~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~210 .is_wysiwyg = "true";
defparam \regFile~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N38
dffeas \regFile~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~242 .is_wysiwyg = "true";
defparam \regFile~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N26
dffeas \regFile~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~82 .is_wysiwyg = "true";
defparam \regFile~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N49
dffeas \regFile~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~114 .is_wysiwyg = "true";
defparam \regFile~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N54
cyclonev_lcell_comb \regFile~50feeder (
// Equation(s):
// \regFile~50feeder_combout  = ( \writeData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~50feeder .extended_lut = "off";
defparam \regFile~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N56
dffeas \regFile~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~50 .is_wysiwyg = "true";
defparam \regFile~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \regFile~2282 (
// Equation(s):
// \regFile~2282_combout  = ( \regFile~114_q  & ( \regFile~50_q  & ( ((!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & \regFile~82_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~114_q  & ( \regFile~50_q  & ( (!\readAddr1[2]~input_o  & 
// ((!\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ))) # (\readAddr1[1]~input_o  & (\regFile~82_q  & !\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( \regFile~114_q  & ( !\regFile~50_q  & ( 
// (!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ) # (\regFile~82_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~114_q  & ( !\regFile~50_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & (\regFile~82_q  & !\readAddr1[0]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~82_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~114_q ),
	.dataf(!\regFile~50_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2282 .extended_lut = "off";
defparam \regFile~2282 .lut_mask = 64'h0255027702DD02FF;
defparam \regFile~2282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N14
dffeas \regFile~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~146 .is_wysiwyg = "true";
defparam \regFile~146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N12
cyclonev_lcell_comb \regFile~1312 (
// Equation(s):
// \regFile~1312_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2282_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2282_combout  & ((\regFile~146_q ))) # (\regFile~2282_combout  & (\regFile~178_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2282_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2282_combout  & (\regFile~210_q )) # (\regFile~2282_combout  & ((\regFile~242_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~178_q ),
	.datac(!\regFile~210_q ),
	.datad(!\regFile~242_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2282_combout ),
	.datag(!\regFile~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1312 .extended_lut = "on";
defparam \regFile~1312 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \readData1~52 (
// Equation(s):
// \readData1~52_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1312_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1316_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (((\regFile~1320_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1324_combout )))) ) )

	.dataa(!\regFile~1324_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1320_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1316_combout ),
	.datag(!\regFile~1312_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~52 .extended_lut = "on";
defparam \readData1~52 .lut_mask = 64'h0C000C440CCC0C44;
defparam \readData1~52 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \writeData[19]~input (
	.i(writeData[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[19]~input_o ));
// synopsys translate_off
defparam \writeData[19]~input .bus_hold = "false";
defparam \writeData[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N24
cyclonev_lcell_comb \regFile~755feeder (
// Equation(s):
// \regFile~755feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~755feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~755feeder .extended_lut = "off";
defparam \regFile~755feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~755feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N26
dffeas \regFile~755 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~755 .is_wysiwyg = "true";
defparam \regFile~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N38
dffeas \regFile~723 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~723 .is_wysiwyg = "true";
defparam \regFile~723 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N21
cyclonev_lcell_comb \regFile~563feeder (
// Equation(s):
// \regFile~563feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~563feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~563feeder .extended_lut = "off";
defparam \regFile~563feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~563feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N22
dffeas \regFile~563 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~563 .is_wysiwyg = "true";
defparam \regFile~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N25
dffeas \regFile~627 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~627 .is_wysiwyg = "true";
defparam \regFile~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N8
dffeas \regFile~595 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~595 .is_wysiwyg = "true";
defparam \regFile~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N35
dffeas \regFile~531 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~531 .is_wysiwyg = "true";
defparam \regFile~531 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N33
cyclonev_lcell_comb \regFile~2300 (
// Equation(s):
// \regFile~2300_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (((\regFile~531_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~563_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (((\regFile~595_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~627_q )))) ) )

	.dataa(!\regFile~563_q ),
	.datab(!\regFile~627_q ),
	.datac(!\regFile~595_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2300 .extended_lut = "on";
defparam \regFile~2300 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regFile~2300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N33
cyclonev_lcell_comb \regFile~691feeder (
// Equation(s):
// \regFile~691feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~691feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~691feeder .extended_lut = "off";
defparam \regFile~691feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~691feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N35
dffeas \regFile~691 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~691 .is_wysiwyg = "true";
defparam \regFile~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N14
dffeas \regFile~659 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~659 .is_wysiwyg = "true";
defparam \regFile~659 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N12
cyclonev_lcell_comb \regFile~1336 (
// Equation(s):
// \regFile~1336_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2300_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2300_combout  & (\regFile~659_q )) # (\regFile~2300_combout  & ((\regFile~691_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2300_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2300_combout  & (((\regFile~723_q )))) # (\regFile~2300_combout  & (\regFile~755_q )))) ) )

	.dataa(!\regFile~755_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~723_q ),
	.datad(!\regFile~2300_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~691_q ),
	.datag(!\regFile~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1336 .extended_lut = "on";
defparam \regFile~1336 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \regFile~1011feeder (
// Equation(s):
// \regFile~1011feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1011feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1011feeder .extended_lut = "off";
defparam \regFile~1011feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1011feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N49
dffeas \regFile~1011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1011 .is_wysiwyg = "true";
defparam \regFile~1011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \regFile~883feeder (
// Equation(s):
// \regFile~883feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~883feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~883feeder .extended_lut = "off";
defparam \regFile~883feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~883feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N53
dffeas \regFile~883 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~883feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~883 .is_wysiwyg = "true";
defparam \regFile~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N8
dffeas \regFile~851 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~851 .is_wysiwyg = "true";
defparam \regFile~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N28
dffeas \regFile~819 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~819 .is_wysiwyg = "true";
defparam \regFile~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N14
dffeas \regFile~787 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~787 .is_wysiwyg = "true";
defparam \regFile~787 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \regFile~2304 (
// Equation(s):
// \regFile~2304_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & (\regFile~787_q )) # (\readAddr1[0]~input_o  & ((\regFile~819_q )))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~851_q )))) # (\readAddr1[0]~input_o  & (\regFile~883_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~883_q ),
	.datac(!\regFile~851_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~819_q ),
	.datag(!\regFile~787_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2304 .extended_lut = "on";
defparam \regFile~2304 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regFile~2304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N2
dffeas \regFile~979 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~979 .is_wysiwyg = "true";
defparam \regFile~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N26
dffeas \regFile~947 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~947 .is_wysiwyg = "true";
defparam \regFile~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N14
dffeas \regFile~915 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~915 .is_wysiwyg = "true";
defparam \regFile~915 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \regFile~1340 (
// Equation(s):
// \regFile~1340_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2304_combout  & (\regFile~915_q  & (\readAddr1[2]~input_o ))) # (\regFile~2304_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~947_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2304_combout  & (((\regFile~979_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2304_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~1011_q ))) ) )

	.dataa(!\regFile~1011_q ),
	.datab(!\regFile~2304_combout ),
	.datac(!\regFile~979_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~947_q ),
	.datag(!\regFile~915_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1340 .extended_lut = "on";
defparam \regFile~1340 .lut_mask = 64'h330C331D333F331D;
defparam \regFile~1340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N51
cyclonev_lcell_comb \regFile~499feeder (
// Equation(s):
// \regFile~499feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~499feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~499feeder .extended_lut = "off";
defparam \regFile~499feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~499feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N53
dffeas \regFile~499 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~499 .is_wysiwyg = "true";
defparam \regFile~499 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N21
cyclonev_lcell_comb \regFile~435feeder (
// Equation(s):
// \regFile~435feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~435feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~435feeder .extended_lut = "off";
defparam \regFile~435feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~435feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N23
dffeas \regFile~435 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~435 .is_wysiwyg = "true";
defparam \regFile~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N2
dffeas \regFile~467 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~467 .is_wysiwyg = "true";
defparam \regFile~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N38
dffeas \regFile~339 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~339 .is_wysiwyg = "true";
defparam \regFile~339 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N27
cyclonev_lcell_comb \regFile~307feeder (
// Equation(s):
// \regFile~307feeder_combout  = \writeData[19]~input_o 

	.dataa(!\writeData[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~307feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~307feeder .extended_lut = "off";
defparam \regFile~307feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~307feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N29
dffeas \regFile~307 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~307 .is_wysiwyg = "true";
defparam \regFile~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N27
cyclonev_lcell_comb \regFile~371feeder (
// Equation(s):
// \regFile~371feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~371feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~371feeder .extended_lut = "off";
defparam \regFile~371feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~371feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N28
dffeas \regFile~371 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~371 .is_wysiwyg = "true";
defparam \regFile~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N14
dffeas \regFile~275 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~275 .is_wysiwyg = "true";
defparam \regFile~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \regFile~2296 (
// Equation(s):
// \regFile~2296_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~275_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~307_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~339_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~371_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~339_q ),
	.datad(!\regFile~307_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~371_q ),
	.datag(!\regFile~275_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2296 .extended_lut = "on";
defparam \regFile~2296 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N44
dffeas \regFile~403 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~403 .is_wysiwyg = "true";
defparam \regFile~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \regFile~1332 (
// Equation(s):
// \regFile~1332_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2296_combout  & (((\regFile~403_q  & \readAddr1[2]~input_o )))) # (\regFile~2296_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~435_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2296_combout  & (((\regFile~467_q  & \readAddr1[2]~input_o )))) # (\regFile~2296_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~499_q )))) ) )

	.dataa(!\regFile~499_q ),
	.datab(!\regFile~435_q ),
	.datac(!\regFile~467_q ),
	.datad(!\regFile~2296_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~403_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1332 .extended_lut = "on";
defparam \regFile~1332 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N30
cyclonev_lcell_comb \regFile~243feeder (
// Equation(s):
// \regFile~243feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~243feeder .extended_lut = "off";
defparam \regFile~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N32
dffeas \regFile~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~243 .is_wysiwyg = "true";
defparam \regFile~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \regFile~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~211 .is_wysiwyg = "true";
defparam \regFile~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N31
dffeas \regFile~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~83 .is_wysiwyg = "true";
defparam \regFile~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N26
dffeas \regFile~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~115 .is_wysiwyg = "true";
defparam \regFile~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \regFile~51feeder (
// Equation(s):
// \regFile~51feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~51feeder .extended_lut = "off";
defparam \regFile~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N14
dffeas \regFile~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~51 .is_wysiwyg = "true";
defparam \regFile~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \regFile~2295 (
// Equation(s):
// \regFile~2295_combout  = ( \regFile~115_q  & ( \regFile~51_q  & ( ((\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~83_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~115_q  & ( \regFile~51_q  & ( (!\readAddr1[0]~input_o  & 
// (\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~83_q ))) # (\readAddr1[0]~input_o  & ((!\readAddr1[1]~input_o ) # ((\readAddr1[2]~input_o )))) ) ) ) # ( \regFile~115_q  & ( !\regFile~51_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & ((\regFile~83_q ) # (\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) ) # ( !\regFile~115_q  & ( !\regFile~51_q  & ( (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o 
//  & \regFile~83_q ))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )))) ) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\regFile~83_q ),
	.datae(!\regFile~115_q ),
	.dataf(!\regFile~51_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2295 .extended_lut = "off";
defparam \regFile~2295 .lut_mask = 64'h0525153545655575;
defparam \regFile~2295 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \regFile~179feeder (
// Equation(s):
// \regFile~179feeder_combout  = ( \writeData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~179feeder .extended_lut = "off";
defparam \regFile~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N53
dffeas \regFile~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~179 .is_wysiwyg = "true";
defparam \regFile~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N2
dffeas \regFile~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~147 .is_wysiwyg = "true";
defparam \regFile~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \regFile~1328 (
// Equation(s):
// \regFile~1328_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2295_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2295_combout  & (\regFile~147_q )) # (\regFile~2295_combout  & ((\regFile~179_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2295_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2295_combout  & (((\regFile~211_q )))) # (\regFile~2295_combout  & (\regFile~243_q )))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~243_q ),
	.datac(!\regFile~211_q ),
	.datad(!\regFile~2295_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~179_q ),
	.datag(!\regFile~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1328 .extended_lut = "on";
defparam \regFile~1328 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N6
cyclonev_lcell_comb \readData1~48 (
// Equation(s):
// \readData1~48_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1328_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1332_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1336_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1340_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1336_combout ),
	.datad(!\regFile~1340_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1332_combout ),
	.datag(!\regFile~1328_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~48 .extended_lut = "on";
defparam \readData1~48 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData1~48 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \writeData[20]~input (
	.i(writeData[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[20]~input_o ));
// synopsys translate_off
defparam \writeData[20]~input .bus_hold = "false";
defparam \writeData[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N51
cyclonev_lcell_comb \regFile~1012feeder (
// Equation(s):
// \regFile~1012feeder_combout  = ( \writeData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1012feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1012feeder .extended_lut = "off";
defparam \regFile~1012feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1012feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N52
dffeas \regFile~1012 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1012feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1012 .is_wysiwyg = "true";
defparam \regFile~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N2
dffeas \regFile~852 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~852 .is_wysiwyg = "true";
defparam \regFile~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N58
dffeas \regFile~820 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~820 .is_wysiwyg = "true";
defparam \regFile~820 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \regFile~884feeder (
// Equation(s):
// \regFile~884feeder_combout  = ( \writeData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~884feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~884feeder .extended_lut = "off";
defparam \regFile~884feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~884feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N50
dffeas \regFile~884 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~884 .is_wysiwyg = "true";
defparam \regFile~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N44
dffeas \regFile~788 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~788 .is_wysiwyg = "true";
defparam \regFile~788 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N42
cyclonev_lcell_comb \regFile~2317 (
// Equation(s):
// \regFile~2317_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~788_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~820_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~852_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~884_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~852_q ),
	.datad(!\regFile~820_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~884_q ),
	.datag(!\regFile~788_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2317 .extended_lut = "on";
defparam \regFile~2317 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N44
dffeas \regFile~980 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~980 .is_wysiwyg = "true";
defparam \regFile~980 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \regFile~948feeder (
// Equation(s):
// \regFile~948feeder_combout  = \writeData[20]~input_o 

	.dataa(gnd),
	.datab(!\writeData[20]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~948feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~948feeder .extended_lut = "off";
defparam \regFile~948feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~948feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N8
dffeas \regFile~948 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~948feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~948 .is_wysiwyg = "true";
defparam \regFile~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N32
dffeas \regFile~916 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~916 .is_wysiwyg = "true";
defparam \regFile~916 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N30
cyclonev_lcell_comb \regFile~1356 (
// Equation(s):
// \regFile~1356_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2317_combout  & (\regFile~916_q  & (\readAddr1[2]~input_o ))) # (\regFile~2317_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~948_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2317_combout  & (((\regFile~980_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2317_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~1012_q ))) ) )

	.dataa(!\regFile~1012_q ),
	.datab(!\regFile~2317_combout ),
	.datac(!\regFile~980_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~948_q ),
	.datag(!\regFile~916_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1356 .extended_lut = "on";
defparam \regFile~1356 .lut_mask = 64'h330C331D333F331D;
defparam \regFile~1356 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N38
dffeas \regFile~308 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~308 .is_wysiwyg = "true";
defparam \regFile~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \regFile~340 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~340 .is_wysiwyg = "true";
defparam \regFile~340 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \regFile~372feeder (
// Equation(s):
// \regFile~372feeder_combout  = \writeData[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~372feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~372feeder .extended_lut = "off";
defparam \regFile~372feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~372feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N25
dffeas \regFile~372 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~372 .is_wysiwyg = "true";
defparam \regFile~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N44
dffeas \regFile~276 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~276 .is_wysiwyg = "true";
defparam \regFile~276 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N42
cyclonev_lcell_comb \regFile~2309 (
// Equation(s):
// \regFile~2309_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~276_q )))) # (\readAddr1[0]~input_o  & (\regFile~308_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~340_q )) # (\readAddr1[0]~input_o  & ((\regFile~372_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~308_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~340_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~372_q ),
	.datag(!\regFile~276_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2309 .extended_lut = "on";
defparam \regFile~2309 .lut_mask = 64'h0C770C330C770CFF;
defparam \regFile~2309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N39
cyclonev_lcell_comb \regFile~500feeder (
// Equation(s):
// \regFile~500feeder_combout  = \writeData[20]~input_o 

	.dataa(!\writeData[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~500feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~500feeder .extended_lut = "off";
defparam \regFile~500feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~500feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N41
dffeas \regFile~500 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~500feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~500 .is_wysiwyg = "true";
defparam \regFile~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \regFile~468 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~468 .is_wysiwyg = "true";
defparam \regFile~468 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N3
cyclonev_lcell_comb \regFile~436feeder (
// Equation(s):
// \regFile~436feeder_combout  = \writeData[20]~input_o 

	.dataa(!\writeData[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~436feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~436feeder .extended_lut = "off";
defparam \regFile~436feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~436feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N4
dffeas \regFile~436 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~436 .is_wysiwyg = "true";
defparam \regFile~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N2
dffeas \regFile~404 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~404 .is_wysiwyg = "true";
defparam \regFile~404 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \regFile~1348 (
// Equation(s):
// \regFile~1348_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2309_combout  & (((\regFile~404_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2309_combout  & ((((!\readAddr1[2]~input_o ) # (\regFile~436_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2309_combout  & (((\regFile~468_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2309_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~500_q ))) ) )

	.dataa(!\regFile~2309_combout ),
	.datab(!\regFile~500_q ),
	.datac(!\regFile~468_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~436_q ),
	.datag(!\regFile~404_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1348 .extended_lut = "on";
defparam \regFile~1348 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~1348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N50
dffeas \regFile~596 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~596 .is_wysiwyg = "true";
defparam \regFile~596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N54
cyclonev_lcell_comb \regFile~628feeder (
// Equation(s):
// \regFile~628feeder_combout  = ( \writeData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~628feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~628feeder .extended_lut = "off";
defparam \regFile~628feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~628feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N56
dffeas \regFile~628 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~628 .is_wysiwyg = "true";
defparam \regFile~628 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N15
cyclonev_lcell_comb \regFile~564feeder (
// Equation(s):
// \regFile~564feeder_combout  = ( \writeData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~564feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~564feeder .extended_lut = "off";
defparam \regFile~564feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~564feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N16
dffeas \regFile~564 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~564 .is_wysiwyg = "true";
defparam \regFile~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N2
dffeas \regFile~532 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~532 .is_wysiwyg = "true";
defparam \regFile~532 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N0
cyclonev_lcell_comb \regFile~2313 (
// Equation(s):
// \regFile~2313_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~532_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~564_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~596_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~628_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~596_q ),
	.datad(!\regFile~628_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~564_q ),
	.datag(!\regFile~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2313 .extended_lut = "on";
defparam \regFile~2313 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N32
dffeas \regFile~724 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~724 .is_wysiwyg = "true";
defparam \regFile~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \regFile~692 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~692 .is_wysiwyg = "true";
defparam \regFile~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N20
dffeas \regFile~756 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~756 .is_wysiwyg = "true";
defparam \regFile~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \regFile~660 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~660 .is_wysiwyg = "true";
defparam \regFile~660 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \regFile~1352 (
// Equation(s):
// \regFile~1352_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2313_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2313_combout  & (\regFile~660_q )) # (\regFile~2313_combout  & (((\regFile~692_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2313_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2313_combout  & (\regFile~724_q )) # (\regFile~2313_combout  & (((\regFile~756_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2313_combout ),
	.datac(!\regFile~724_q ),
	.datad(!\regFile~692_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~756_q ),
	.datag(!\regFile~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1352 .extended_lut = "on";
defparam \regFile~1352 .lut_mask = 64'h2637262626373737;
defparam \regFile~1352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N38
dffeas \regFile~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~244 .is_wysiwyg = "true";
defparam \regFile~244 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N42
cyclonev_lcell_comb \regFile~52feeder (
// Equation(s):
// \regFile~52feeder_combout  = ( \writeData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~52feeder .extended_lut = "off";
defparam \regFile~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N44
dffeas \regFile~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~52 .is_wysiwyg = "true";
defparam \regFile~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N8
dffeas \regFile~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~116 .is_wysiwyg = "true";
defparam \regFile~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N17
dffeas \regFile~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~84 .is_wysiwyg = "true";
defparam \regFile~84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \regFile~2308 (
// Equation(s):
// \regFile~2308_combout  = ( \regFile~116_q  & ( \regFile~84_q  & ( (!\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o  & \regFile~52_q )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) ) # ( !\regFile~116_q  & ( 
// \regFile~84_q  & ( (!\readAddr1[0]~input_o  & (((!\readAddr1[2]~input_o  & \readAddr1[1]~input_o )))) # (\readAddr1[0]~input_o  & (((\regFile~52_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) ) # ( \regFile~116_q  & ( !\regFile~84_q  & ( 
// (\readAddr1[0]~input_o  & (((\readAddr1[1]~input_o ) # (\readAddr1[2]~input_o )) # (\regFile~52_q ))) ) ) ) # ( !\regFile~116_q  & ( !\regFile~84_q  & ( (\readAddr1[0]~input_o  & (((\regFile~52_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) 
// ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~52_q ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~116_q ),
	.dataf(!\regFile~84_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2308 .extended_lut = "off";
defparam \regFile~2308 .lut_mask = 64'h1505155515A515F5;
defparam \regFile~2308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N38
dffeas \regFile~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~212 .is_wysiwyg = "true";
defparam \regFile~212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \regFile~180feeder (
// Equation(s):
// \regFile~180feeder_combout  = ( \writeData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~180feeder .extended_lut = "off";
defparam \regFile~180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~180feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N26
dffeas \regFile~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~180 .is_wysiwyg = "true";
defparam \regFile~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N8
dffeas \regFile~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~148 .is_wysiwyg = "true";
defparam \regFile~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \regFile~1344 (
// Equation(s):
// \regFile~1344_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2308_combout  & (\regFile~148_q  & ((\readAddr1[2]~input_o )))) # (\regFile~2308_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~180_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2308_combout  & (((\regFile~212_q  & ((\readAddr1[2]~input_o )))))) # (\regFile~2308_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~244_q ))) ) )

	.dataa(!\regFile~244_q ),
	.datab(!\regFile~2308_combout ),
	.datac(!\regFile~212_q ),
	.datad(!\regFile~180_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1344 .extended_lut = "on";
defparam \regFile~1344 .lut_mask = 64'h333333330C3F1D1D;
defparam \regFile~1344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \readData1~44 (
// Equation(s):
// \readData1~44_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & ((\regFile~1344_combout ))) # (\readAddr1[3]~input_o  & (\regFile~1348_combout ))))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & ((\regFile~1352_combout ))) # (\readAddr1[3]~input_o  & (\regFile~1356_combout ))))) ) )

	.dataa(!\regFile~1356_combout ),
	.datab(!\regFile~1348_combout ),
	.datac(!\regFile~1352_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\regFile~1344_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~44 .extended_lut = "on";
defparam \readData1~44 .lut_mask = 64'h0F330F5500000000;
defparam \readData1~44 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \writeData[21]~input (
	.i(writeData[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[21]~input_o ));
// synopsys translate_off
defparam \writeData[21]~input .bus_hold = "false";
defparam \writeData[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \regFile~949feeder (
// Equation(s):
// \regFile~949feeder_combout  = ( \writeData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~949feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~949feeder .extended_lut = "off";
defparam \regFile~949feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~949feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N50
dffeas \regFile~949 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~949 .is_wysiwyg = "true";
defparam \regFile~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N2
dffeas \regFile~981 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~981 .is_wysiwyg = "true";
defparam \regFile~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N53
dffeas \regFile~1013 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1013 .is_wysiwyg = "true";
defparam \regFile~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N50
dffeas \regFile~853 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~853 .is_wysiwyg = "true";
defparam \regFile~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N17
dffeas \regFile~885 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~885 .is_wysiwyg = "true";
defparam \regFile~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N41
dffeas \regFile~821 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~821 .is_wysiwyg = "true";
defparam \regFile~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N38
dffeas \regFile~789 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~789 .is_wysiwyg = "true";
defparam \regFile~789 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N36
cyclonev_lcell_comb \regFile~2330 (
// Equation(s):
// \regFile~2330_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~789_q )) # (\readAddr1[0]~input_o  & (((\regFile~821_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~853_q )) # (\readAddr1[0]~input_o  & (((\regFile~885_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~853_q ),
	.datad(!\regFile~885_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~821_q ),
	.datag(!\regFile~789_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2330 .extended_lut = "on";
defparam \regFile~2330 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N14
dffeas \regFile~917 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~917 .is_wysiwyg = "true";
defparam \regFile~917 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \regFile~1372 (
// Equation(s):
// \regFile~1372_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2330_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2330_combout  & ((\regFile~917_q ))) # (\regFile~2330_combout  & (\regFile~949_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2330_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2330_combout  & (\regFile~981_q )) # (\regFile~2330_combout  & ((\regFile~1013_q )))))) ) )

	.dataa(!\regFile~949_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~981_q ),
	.datad(!\regFile~1013_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2330_combout ),
	.datag(!\regFile~917_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1372 .extended_lut = "on";
defparam \regFile~1372 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N19
dffeas \regFile~757 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~757 .is_wysiwyg = "true";
defparam \regFile~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N14
dffeas \regFile~725 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~725 .is_wysiwyg = "true";
defparam \regFile~725 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N30
cyclonev_lcell_comb \regFile~629feeder (
// Equation(s):
// \regFile~629feeder_combout  = ( \writeData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~629feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~629feeder .extended_lut = "off";
defparam \regFile~629feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~629feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N31
dffeas \regFile~629 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~629feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~629 .is_wysiwyg = "true";
defparam \regFile~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N52
dffeas \regFile~565 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~565 .is_wysiwyg = "true";
defparam \regFile~565 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N38
dffeas \regFile~597 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~597 .is_wysiwyg = "true";
defparam \regFile~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N50
dffeas \regFile~533 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~533 .is_wysiwyg = "true";
defparam \regFile~533 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \regFile~2326 (
// Equation(s):
// \regFile~2326_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (((\regFile~533_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~565_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (((\regFile~597_q  & !\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )) # (\regFile~629_q )))) ) )

	.dataa(!\regFile~629_q ),
	.datab(!\regFile~565_q ),
	.datac(!\regFile~597_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2326 .extended_lut = "on";
defparam \regFile~2326 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regFile~2326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N21
cyclonev_lcell_comb \regFile~693feeder (
// Equation(s):
// \regFile~693feeder_combout  = ( \writeData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~693feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~693feeder .extended_lut = "off";
defparam \regFile~693feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~693feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N22
dffeas \regFile~693 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~693 .is_wysiwyg = "true";
defparam \regFile~693 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N38
dffeas \regFile~661 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~661 .is_wysiwyg = "true";
defparam \regFile~661 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N36
cyclonev_lcell_comb \regFile~1368 (
// Equation(s):
// \regFile~1368_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2326_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2326_combout  & (\regFile~661_q )) # (\regFile~2326_combout  & ((\regFile~693_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2326_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2326_combout  & (((\regFile~725_q )))) # (\regFile~2326_combout  & (\regFile~757_q )))) ) )

	.dataa(!\regFile~757_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~725_q ),
	.datad(!\regFile~2326_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~693_q ),
	.datag(!\regFile~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1368 .extended_lut = "on";
defparam \regFile~1368 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N20
dffeas \regFile~437 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~437 .is_wysiwyg = "true";
defparam \regFile~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N8
dffeas \regFile~469 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~469 .is_wysiwyg = "true";
defparam \regFile~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N58
dffeas \regFile~309 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~309 .is_wysiwyg = "true";
defparam \regFile~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N38
dffeas \regFile~341 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~341 .is_wysiwyg = "true";
defparam \regFile~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N34
dffeas \regFile~373 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~373 .is_wysiwyg = "true";
defparam \regFile~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N20
dffeas \regFile~277 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~277 .is_wysiwyg = "true";
defparam \regFile~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \regFile~2322 (
// Equation(s):
// \regFile~2322_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~277_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~309_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~341_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\regFile~373_q ) # (\readAddr1[2]~input_o ))))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~309_q ),
	.datac(!\regFile~341_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~373_q ),
	.datag(!\regFile~277_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2322 .extended_lut = "on";
defparam \regFile~2322 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N38
dffeas \regFile~501 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~501 .is_wysiwyg = "true";
defparam \regFile~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N8
dffeas \regFile~405 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~405 .is_wysiwyg = "true";
defparam \regFile~405 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \regFile~1364 (
// Equation(s):
// \regFile~1364_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2322_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2322_combout  & (((\regFile~405_q )))) # (\regFile~2322_combout  & (\regFile~437_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2322_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2322_combout  & (\regFile~469_q )) # (\regFile~2322_combout  & ((\regFile~501_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~437_q ),
	.datac(!\regFile~469_q ),
	.datad(!\regFile~2322_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~501_q ),
	.datag(!\regFile~405_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1364 .extended_lut = "on";
defparam \regFile~1364 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regFile~1364 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N38
dffeas \regFile~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~85 .is_wysiwyg = "true";
defparam \regFile~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N2
dffeas \regFile~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~117 .is_wysiwyg = "true";
defparam \regFile~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N20
dffeas \regFile~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~53 .is_wysiwyg = "true";
defparam \regFile~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N0
cyclonev_lcell_comb \regFile~2321 (
// Equation(s):
// \regFile~2321_combout  = ( \regFile~117_q  & ( \regFile~53_q  & ( ((\regFile~85_q  & (!\readAddr1[2]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~117_q  & ( \regFile~53_q  & ( (!\readAddr1[2]~input_o  & 
// ((!\readAddr1[0]~input_o  & (\regFile~85_q  & \readAddr1[1]~input_o )) # (\readAddr1[0]~input_o  & ((!\readAddr1[1]~input_o ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( \regFile~117_q  & ( !\regFile~53_q  & ( 
// (!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ) # (\regFile~85_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~117_q  & ( !\regFile~53_q  & ( (!\readAddr1[2]~input_o  & (\regFile~85_q  & 
// (!\readAddr1[0]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) )

	.dataa(!\regFile~85_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\readAddr1[0]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~117_q ),
	.dataf(!\regFile~53_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2321 .extended_lut = "off";
defparam \regFile~2321 .lut_mask = 64'h0343034F0F430F4F;
defparam \regFile~2321 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \regFile~181feeder (
// Equation(s):
// \regFile~181feeder_combout  = ( \writeData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~181feeder .extended_lut = "off";
defparam \regFile~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N13
dffeas \regFile~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~181 .is_wysiwyg = "true";
defparam \regFile~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N38
dffeas \regFile~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~213 .is_wysiwyg = "true";
defparam \regFile~213 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \regFile~245feeder (
// Equation(s):
// \regFile~245feeder_combout  = ( \writeData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~245feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~245feeder .extended_lut = "off";
defparam \regFile~245feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~245feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N19
dffeas \regFile~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~245 .is_wysiwyg = "true";
defparam \regFile~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N5
dffeas \regFile~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~149 .is_wysiwyg = "true";
defparam \regFile~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N3
cyclonev_lcell_comb \regFile~1360 (
// Equation(s):
// \regFile~1360_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2321_combout  & (((\regFile~149_q  & ((\readAddr1[2]~input_o )))))) # (\regFile~2321_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~181_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2321_combout  & (((\regFile~213_q  & ((\readAddr1[2]~input_o )))))) # (\regFile~2321_combout  & ((((!\readAddr1[2]~input_o ) # (\regFile~245_q ))))) ) )

	.dataa(!\regFile~2321_combout ),
	.datab(!\regFile~181_q ),
	.datac(!\regFile~213_q ),
	.datad(!\regFile~245_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1360 .extended_lut = "on";
defparam \regFile~1360 .lut_mask = 64'h555555551B1B0A5F;
defparam \regFile~1360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N18
cyclonev_lcell_comb \readData1~40 (
// Equation(s):
// \readData1~40_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1360_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1364_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (((\regFile~1368_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1372_combout )))) ) )

	.dataa(!\regFile~1372_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1368_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1364_combout ),
	.datag(!\regFile~1360_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~40 .extended_lut = "on";
defparam \readData1~40 .lut_mask = 64'h0C000C440CCC0C44;
defparam \readData1~40 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \writeData[22]~input (
	.i(writeData[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[22]~input_o ));
// synopsys translate_off
defparam \writeData[22]~input .bus_hold = "false";
defparam \writeData[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y7_N58
dffeas \regFile~758 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~758 .is_wysiwyg = "true";
defparam \regFile~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N2
dffeas \regFile~726 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~726 .is_wysiwyg = "true";
defparam \regFile~726 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N27
cyclonev_lcell_comb \regFile~566feeder (
// Equation(s):
// \regFile~566feeder_combout  = ( \writeData[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~566feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~566feeder .extended_lut = "off";
defparam \regFile~566feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~566feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N29
dffeas \regFile~566 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~566 .is_wysiwyg = "true";
defparam \regFile~566 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N44
dffeas \regFile~598 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~598 .is_wysiwyg = "true";
defparam \regFile~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N44
dffeas \regFile~630 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~630 .is_wysiwyg = "true";
defparam \regFile~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N50
dffeas \regFile~534 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~534 .is_wysiwyg = "true";
defparam \regFile~534 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \regFile~2339 (
// Equation(s):
// \regFile~2339_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~534_q ))) # (\readAddr1[0]~input_o  & (\regFile~566_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~598_q )) # (\readAddr1[0]~input_o  & ((\regFile~630_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~566_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~598_q ),
	.datad(!\regFile~630_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2339 .extended_lut = "on";
defparam \regFile~2339 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regFile~2339 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N8
dffeas \regFile~694 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~694 .is_wysiwyg = "true";
defparam \regFile~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N14
dffeas \regFile~662 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~662 .is_wysiwyg = "true";
defparam \regFile~662 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \regFile~1384 (
// Equation(s):
// \regFile~1384_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2339_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2339_combout  & (\regFile~662_q )) # (\regFile~2339_combout  & ((\regFile~694_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2339_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2339_combout  & (((\regFile~726_q )))) # (\regFile~2339_combout  & (\regFile~758_q )))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~758_q ),
	.datac(!\regFile~726_q ),
	.datad(!\regFile~2339_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~694_q ),
	.datag(!\regFile~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1384 .extended_lut = "on";
defparam \regFile~1384 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N32
dffeas \regFile~342 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~342 .is_wysiwyg = "true";
defparam \regFile~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N53
dffeas \regFile~310 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~310 .is_wysiwyg = "true";
defparam \regFile~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N29
dffeas \regFile~374 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~374 .is_wysiwyg = "true";
defparam \regFile~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N14
dffeas \regFile~278 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~278 .is_wysiwyg = "true";
defparam \regFile~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \regFile~2335 (
// Equation(s):
// \regFile~2335_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~278_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~310_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~342_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~374_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~342_q ),
	.datad(!\regFile~310_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~374_q ),
	.datag(!\regFile~278_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2335 .extended_lut = "on";
defparam \regFile~2335 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2335 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N56
dffeas \regFile~470 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~470 .is_wysiwyg = "true";
defparam \regFile~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \regFile~438 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~438 .is_wysiwyg = "true";
defparam \regFile~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N26
dffeas \regFile~502 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~502 .is_wysiwyg = "true";
defparam \regFile~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N8
dffeas \regFile~406 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~406 .is_wysiwyg = "true";
defparam \regFile~406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \regFile~1380 (
// Equation(s):
// \regFile~1380_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2335_combout  & (\readAddr1[2]~input_o  & (\regFile~406_q ))) # (\regFile~2335_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~438_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2335_combout  & (\readAddr1[2]~input_o  & (\regFile~470_q ))) # (\regFile~2335_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~502_q ))))) ) )

	.dataa(!\regFile~2335_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~470_q ),
	.datad(!\regFile~438_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~502_q ),
	.datag(!\regFile~406_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1380 .extended_lut = "on";
defparam \regFile~1380 .lut_mask = 64'h4657464646575757;
defparam \regFile~1380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \regFile~950feeder (
// Equation(s):
// \regFile~950feeder_combout  = ( \writeData[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~950feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~950feeder .extended_lut = "off";
defparam \regFile~950feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~950feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N8
dffeas \regFile~950 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~950 .is_wysiwyg = "true";
defparam \regFile~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N5
dffeas \regFile~1014 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1014 .is_wysiwyg = "true";
defparam \regFile~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N2
dffeas \regFile~982 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~982 .is_wysiwyg = "true";
defparam \regFile~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N8
dffeas \regFile~854 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~854 .is_wysiwyg = "true";
defparam \regFile~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N23
dffeas \regFile~886 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~886 .is_wysiwyg = "true";
defparam \regFile~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N55
dffeas \regFile~822 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~822 .is_wysiwyg = "true";
defparam \regFile~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N47
dffeas \regFile~790 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~790 .is_wysiwyg = "true";
defparam \regFile~790 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N45
cyclonev_lcell_comb \regFile~2343 (
// Equation(s):
// \regFile~2343_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~790_q )) # (\readAddr1[0]~input_o  & (((\regFile~822_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~854_q )) # (\readAddr1[0]~input_o  & (((\regFile~886_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~854_q ),
	.datad(!\regFile~886_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~822_q ),
	.datag(!\regFile~790_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2343 .extended_lut = "on";
defparam \regFile~2343 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2343 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N14
dffeas \regFile~918 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~918 .is_wysiwyg = "true";
defparam \regFile~918 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N12
cyclonev_lcell_comb \regFile~1388 (
// Equation(s):
// \regFile~1388_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2343_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2343_combout  & ((\regFile~918_q ))) # (\regFile~2343_combout  & (\regFile~950_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2343_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2343_combout  & ((\regFile~982_q ))) # (\regFile~2343_combout  & (\regFile~1014_q ))))) ) )

	.dataa(!\regFile~950_q ),
	.datab(!\regFile~1014_q ),
	.datac(!\regFile~982_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2343_combout ),
	.datag(!\regFile~918_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1388 .extended_lut = "on";
defparam \regFile~1388 .lut_mask = 64'h000F000FFF55FF33;
defparam \regFile~1388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \regFile~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~86 .is_wysiwyg = "true";
defparam \regFile~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N8
dffeas \regFile~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~118 .is_wysiwyg = "true";
defparam \regFile~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N56
dffeas \regFile~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~54 .is_wysiwyg = "true";
defparam \regFile~54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \regFile~2334 (
// Equation(s):
// \regFile~2334_combout  = ( \regFile~118_q  & ( \regFile~54_q  & ( ((\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~86_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~118_q  & ( \regFile~54_q  & ( (!\readAddr1[0]~input_o  & 
// (\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~86_q ))) # (\readAddr1[0]~input_o  & ((!\readAddr1[1]~input_o ) # ((\readAddr1[2]~input_o )))) ) ) ) # ( \regFile~118_q  & ( !\regFile~54_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & ((\regFile~86_q ) # (\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) ) # ( !\regFile~118_q  & ( !\regFile~54_q  & ( (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o 
//  & \regFile~86_q ))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )))) ) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\regFile~86_q ),
	.datae(!\regFile~118_q ),
	.dataf(!\regFile~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2334 .extended_lut = "off";
defparam \regFile~2334 .lut_mask = 64'h0525153545655575;
defparam \regFile~2334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N56
dffeas \regFile~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~214 .is_wysiwyg = "true";
defparam \regFile~214 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \regFile~246feeder (
// Equation(s):
// \regFile~246feeder_combout  = \writeData[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~246feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~246feeder .extended_lut = "off";
defparam \regFile~246feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~246feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N13
dffeas \regFile~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~246 .is_wysiwyg = "true";
defparam \regFile~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N25
dffeas \regFile~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~182 .is_wysiwyg = "true";
defparam \regFile~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N14
dffeas \regFile~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~150 .is_wysiwyg = "true";
defparam \regFile~150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \regFile~1376 (
// Equation(s):
// \regFile~1376_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2334_combout  & (\readAddr1[2]~input_o  & (\regFile~150_q ))) # (\regFile~2334_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~182_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2334_combout  & (\readAddr1[2]~input_o  & (\regFile~214_q ))) # (\regFile~2334_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~246_q ))))) ) )

	.dataa(!\regFile~2334_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~214_q ),
	.datad(!\regFile~246_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~182_q ),
	.datag(!\regFile~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1376 .extended_lut = "on";
defparam \regFile~1376 .lut_mask = 64'h4646465757574657;
defparam \regFile~1376 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \readData1~36 (
// Equation(s):
// \readData1~36_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1376_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1380_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1384_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1388_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1384_combout ),
	.datad(!\regFile~1380_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1388_combout ),
	.datag(!\regFile~1376_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~36 .extended_lut = "on";
defparam \readData1~36 .lut_mask = 64'h084C0808084C4C4C;
defparam \readData1~36 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \writeData[23]~input (
	.i(writeData[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[23]~input_o ));
// synopsys translate_off
defparam \writeData[23]~input .bus_hold = "false";
defparam \writeData[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N15
cyclonev_lcell_comb \regFile~951feeder (
// Equation(s):
// \regFile~951feeder_combout  = ( \writeData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~951feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~951feeder .extended_lut = "off";
defparam \regFile~951feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~951feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N17
dffeas \regFile~951 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~951 .is_wysiwyg = "true";
defparam \regFile~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \regFile~983 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~983 .is_wysiwyg = "true";
defparam \regFile~983 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N39
cyclonev_lcell_comb \regFile~1015feeder (
// Equation(s):
// \regFile~1015feeder_combout  = ( \writeData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1015feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1015feeder .extended_lut = "off";
defparam \regFile~1015feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1015feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N40
dffeas \regFile~1015 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1015feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1015 .is_wysiwyg = "true";
defparam \regFile~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N26
dffeas \regFile~887 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~887 .is_wysiwyg = "true";
defparam \regFile~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N44
dffeas \regFile~855 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~855 .is_wysiwyg = "true";
defparam \regFile~855 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N57
cyclonev_lcell_comb \regFile~823feeder (
// Equation(s):
// \regFile~823feeder_combout  = \writeData[23]~input_o 

	.dataa(!\writeData[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~823feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~823feeder .extended_lut = "off";
defparam \regFile~823feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~823feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N59
dffeas \regFile~823 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~823 .is_wysiwyg = "true";
defparam \regFile~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N44
dffeas \regFile~791 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~791 .is_wysiwyg = "true";
defparam \regFile~791 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \regFile~2356 (
// Equation(s):
// \regFile~2356_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~791_q )) # (\readAddr1[0]~input_o  & ((\regFile~823_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~855_q )))) # (\readAddr1[0]~input_o  & (\regFile~887_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~887_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~855_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~823_q ),
	.datag(!\regFile~791_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2356 .extended_lut = "on";
defparam \regFile~2356 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regFile~2356 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \regFile~919 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~919 .is_wysiwyg = "true";
defparam \regFile~919 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \regFile~1404 (
// Equation(s):
// \regFile~1404_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2356_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2356_combout  & ((\regFile~919_q ))) # (\regFile~2356_combout  & (\regFile~951_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2356_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2356_combout  & (\regFile~983_q )) # (\regFile~2356_combout  & ((\regFile~1015_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~951_q ),
	.datac(!\regFile~983_q ),
	.datad(!\regFile~1015_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2356_combout ),
	.datag(!\regFile~919_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1404 .extended_lut = "on";
defparam \regFile~1404 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1404 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N29
dffeas \regFile~631 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~631 .is_wysiwyg = "true";
defparam \regFile~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N44
dffeas \regFile~599 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~599 .is_wysiwyg = "true";
defparam \regFile~599 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N24
cyclonev_lcell_comb \regFile~567feeder (
// Equation(s):
// \regFile~567feeder_combout  = \writeData[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~567feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~567feeder .extended_lut = "off";
defparam \regFile~567feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~567feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N26
dffeas \regFile~567 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~567 .is_wysiwyg = "true";
defparam \regFile~567 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N14
dffeas \regFile~535 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~535 .is_wysiwyg = "true";
defparam \regFile~535 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N12
cyclonev_lcell_comb \regFile~2352 (
// Equation(s):
// \regFile~2352_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~535_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~567_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~599_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~631_q ))) ) )

	.dataa(!\regFile~631_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~599_q ),
	.datad(!\regFile~567_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2352 .extended_lut = "on";
defparam \regFile~2352 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N44
dffeas \regFile~727 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~727 .is_wysiwyg = "true";
defparam \regFile~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N35
dffeas \regFile~759 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~759 .is_wysiwyg = "true";
defparam \regFile~759 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \regFile~695feeder (
// Equation(s):
// \regFile~695feeder_combout  = ( \writeData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~695feeder .extended_lut = "off";
defparam \regFile~695feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~695feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N40
dffeas \regFile~695 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~695 .is_wysiwyg = "true";
defparam \regFile~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N20
dffeas \regFile~663 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~663 .is_wysiwyg = "true";
defparam \regFile~663 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N18
cyclonev_lcell_comb \regFile~1400 (
// Equation(s):
// \regFile~1400_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2352_combout  & (\readAddr1[2]~input_o  & (\regFile~663_q ))) # (\regFile~2352_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~695_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2352_combout  & (\readAddr1[2]~input_o  & (\regFile~727_q ))) # (\regFile~2352_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~759_q ))))) ) )

	.dataa(!\regFile~2352_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~727_q ),
	.datad(!\regFile~759_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~695_q ),
	.datag(!\regFile~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1400 .extended_lut = "on";
defparam \regFile~1400 .lut_mask = 64'h4646465757574657;
defparam \regFile~1400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N29
dffeas \regFile~503 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~503 .is_wysiwyg = "true";
defparam \regFile~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N56
dffeas \regFile~439 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~439 .is_wysiwyg = "true";
defparam \regFile~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N2
dffeas \regFile~471 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~471 .is_wysiwyg = "true";
defparam \regFile~471 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \regFile~311feeder (
// Equation(s):
// \regFile~311feeder_combout  = \writeData[23]~input_o 

	.dataa(!\writeData[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~311feeder .extended_lut = "off";
defparam \regFile~311feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~311feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N28
dffeas \regFile~311 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~311 .is_wysiwyg = "true";
defparam \regFile~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N44
dffeas \regFile~343 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~343 .is_wysiwyg = "true";
defparam \regFile~343 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \regFile~375feeder (
// Equation(s):
// \regFile~375feeder_combout  = ( \writeData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~375feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~375feeder .extended_lut = "off";
defparam \regFile~375feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~375feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N26
dffeas \regFile~375 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~375 .is_wysiwyg = "true";
defparam \regFile~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N20
dffeas \regFile~279 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~279 .is_wysiwyg = "true";
defparam \regFile~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \regFile~2348 (
// Equation(s):
// \regFile~2348_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~279_q )))) # (\readAddr1[0]~input_o  & (\regFile~311_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~343_q )) # (\readAddr1[0]~input_o  & ((\regFile~375_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~311_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~343_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~375_q ),
	.datag(!\regFile~279_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2348 .extended_lut = "on";
defparam \regFile~2348 .lut_mask = 64'h0C770C330C770CFF;
defparam \regFile~2348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N14
dffeas \regFile~407 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~407 .is_wysiwyg = "true";
defparam \regFile~407 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \regFile~1396 (
// Equation(s):
// \regFile~1396_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2348_combout  & (((\regFile~407_q  & \readAddr1[2]~input_o )))) # (\regFile~2348_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~439_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2348_combout  & (((\regFile~471_q  & \readAddr1[2]~input_o )))) # (\regFile~2348_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~503_q )))) ) )

	.dataa(!\regFile~503_q ),
	.datab(!\regFile~439_q ),
	.datac(!\regFile~471_q ),
	.datad(!\regFile~2348_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~407_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1396 .extended_lut = "on";
defparam \regFile~1396 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1396 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \regFile~55feeder (
// Equation(s):
// \regFile~55feeder_combout  = ( \writeData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~55feeder .extended_lut = "off";
defparam \regFile~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N2
dffeas \regFile~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~55 .is_wysiwyg = "true";
defparam \regFile~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N55
dffeas \regFile~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~87 .is_wysiwyg = "true";
defparam \regFile~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N50
dffeas \regFile~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~119 .is_wysiwyg = "true";
defparam \regFile~119 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \regFile~2347 (
// Equation(s):
// \regFile~2347_combout  = ( \regFile~119_q  & ( \readAddr1[2]~input_o  & ( \readAddr1[0]~input_o  ) ) ) # ( !\regFile~119_q  & ( \readAddr1[2]~input_o  & ( \readAddr1[0]~input_o  ) ) ) # ( \regFile~119_q  & ( !\readAddr1[2]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & ((\regFile~87_q )))) # (\readAddr1[0]~input_o  & (((\regFile~55_q )) # (\readAddr1[1]~input_o ))) ) ) ) # ( !\regFile~119_q  & ( !\readAddr1[2]~input_o  & ( (!\readAddr1[0]~input_o  & 
// (\readAddr1[1]~input_o  & ((\regFile~87_q )))) # (\readAddr1[0]~input_o  & (!\readAddr1[1]~input_o  & (\regFile~55_q ))) ) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~55_q ),
	.datad(!\regFile~87_q ),
	.datae(!\regFile~119_q ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2347 .extended_lut = "off";
defparam \regFile~2347 .lut_mask = 64'h0426153755555555;
defparam \regFile~2347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N38
dffeas \regFile~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~215 .is_wysiwyg = "true";
defparam \regFile~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N50
dffeas \regFile~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~247 .is_wysiwyg = "true";
defparam \regFile~247 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N27
cyclonev_lcell_comb \regFile~183feeder (
// Equation(s):
// \regFile~183feeder_combout  = \writeData[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~183feeder .extended_lut = "off";
defparam \regFile~183feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N29
dffeas \regFile~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~183 .is_wysiwyg = "true";
defparam \regFile~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N38
dffeas \regFile~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~151 .is_wysiwyg = "true";
defparam \regFile~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N36
cyclonev_lcell_comb \regFile~1392 (
// Equation(s):
// \regFile~1392_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2347_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2347_combout  & (\regFile~151_q )) # (\regFile~2347_combout  & (((\regFile~183_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2347_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2347_combout  & (\regFile~215_q )) # (\regFile~2347_combout  & (((\regFile~247_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2347_combout ),
	.datac(!\regFile~215_q ),
	.datad(!\regFile~247_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~183_q ),
	.datag(!\regFile~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1392 .extended_lut = "on";
defparam \regFile~1392 .lut_mask = 64'h2626263737372637;
defparam \regFile~1392 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \readData1~32 (
// Equation(s):
// \readData1~32_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1392_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1396_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (((\regFile~1400_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1404_combout )))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\regFile~1404_combout ),
	.datac(!\regFile~1400_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1396_combout ),
	.datag(!\regFile~1392_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~32 .extended_lut = "on";
defparam \readData1~32 .lut_mask = 64'h0A001B005F001B00;
defparam \readData1~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \writeData[24]~input (
	.i(writeData[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[24]~input_o ));
// synopsys translate_off
defparam \writeData[24]~input .bus_hold = "false";
defparam \writeData[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y3_N50
dffeas \regFile~824 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~824 .is_wysiwyg = "true";
defparam \regFile~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \regFile~856 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~856 .is_wysiwyg = "true";
defparam \regFile~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N2
dffeas \regFile~888 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~888 .is_wysiwyg = "true";
defparam \regFile~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \regFile~792 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~792 .is_wysiwyg = "true";
defparam \regFile~792 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \regFile~2369 (
// Equation(s):
// \regFile~2369_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~792_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~824_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\readAddr1[0]~input_o  & (\regFile~856_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~888_q ))))) ) )

	.dataa(!\regFile~824_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~856_q ),
	.datad(!\regFile~888_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~792_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2369 .extended_lut = "on";
defparam \regFile~2369 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regFile~2369 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N8
dffeas \regFile~984 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~984 .is_wysiwyg = "true";
defparam \regFile~984 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \regFile~952feeder (
// Equation(s):
// \regFile~952feeder_combout  = ( \writeData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~952feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~952feeder .extended_lut = "off";
defparam \regFile~952feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~952feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N26
dffeas \regFile~952 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~952 .is_wysiwyg = "true";
defparam \regFile~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N26
dffeas \regFile~1016 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1016 .is_wysiwyg = "true";
defparam \regFile~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \regFile~920 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~920 .is_wysiwyg = "true";
defparam \regFile~920 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \regFile~1420 (
// Equation(s):
// \regFile~1420_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2369_combout  & (\readAddr1[2]~input_o  & (\regFile~920_q ))) # (\regFile~2369_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~952_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2369_combout  & (\readAddr1[2]~input_o  & (\regFile~984_q ))) # (\regFile~2369_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~1016_q ))))) ) )

	.dataa(!\regFile~2369_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~984_q ),
	.datad(!\regFile~952_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~1016_q ),
	.datag(!\regFile~920_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1420 .extended_lut = "on";
defparam \regFile~1420 .lut_mask = 64'h4657464646575757;
defparam \regFile~1420 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N21
cyclonev_lcell_comb \regFile~760feeder (
// Equation(s):
// \regFile~760feeder_combout  = \writeData[24]~input_o 

	.dataa(!\writeData[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~760feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~760feeder .extended_lut = "off";
defparam \regFile~760feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~760feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N22
dffeas \regFile~760 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~760 .is_wysiwyg = "true";
defparam \regFile~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N35
dffeas \regFile~728 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~728 .is_wysiwyg = "true";
defparam \regFile~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N16
dffeas \regFile~696 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~696 .is_wysiwyg = "true";
defparam \regFile~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N56
dffeas \regFile~600 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~600 .is_wysiwyg = "true";
defparam \regFile~600 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N6
cyclonev_lcell_comb \regFile~632feeder (
// Equation(s):
// \regFile~632feeder_combout  = ( \writeData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~632feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~632feeder .extended_lut = "off";
defparam \regFile~632feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~632feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N8
dffeas \regFile~632 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~632 .is_wysiwyg = "true";
defparam \regFile~632 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N12
cyclonev_lcell_comb \regFile~568feeder (
// Equation(s):
// \regFile~568feeder_combout  = ( \writeData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~568feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~568feeder .extended_lut = "off";
defparam \regFile~568feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~568feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N14
dffeas \regFile~568 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~568 .is_wysiwyg = "true";
defparam \regFile~568 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N41
dffeas \regFile~536 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~536 .is_wysiwyg = "true";
defparam \regFile~536 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N39
cyclonev_lcell_comb \regFile~2365 (
// Equation(s):
// \regFile~2365_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~536_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~568_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~600_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~632_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~600_q ),
	.datad(!\regFile~632_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~568_q ),
	.datag(!\regFile~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2365 .extended_lut = "on";
defparam \regFile~2365 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2365 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N38
dffeas \regFile~664 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~664 .is_wysiwyg = "true";
defparam \regFile~664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \regFile~1416 (
// Equation(s):
// \regFile~1416_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2365_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2365_combout  & (\regFile~664_q )) # (\regFile~2365_combout  & ((\regFile~696_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2365_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2365_combout  & ((\regFile~728_q ))) # (\regFile~2365_combout  & (\regFile~760_q ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~760_q ),
	.datac(!\regFile~728_q ),
	.datad(!\regFile~696_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2365_combout ),
	.datag(!\regFile~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1416 .extended_lut = "on";
defparam \regFile~1416 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1416 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N44
dffeas \regFile~504 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~504 .is_wysiwyg = "true";
defparam \regFile~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N38
dffeas \regFile~472 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~472 .is_wysiwyg = "true";
defparam \regFile~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N49
dffeas \regFile~440 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~440 .is_wysiwyg = "true";
defparam \regFile~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N28
dffeas \regFile~376 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~376 .is_wysiwyg = "true";
defparam \regFile~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N44
dffeas \regFile~344 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~344 .is_wysiwyg = "true";
defparam \regFile~344 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N57
cyclonev_lcell_comb \regFile~312feeder (
// Equation(s):
// \regFile~312feeder_combout  = ( \writeData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~312feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~312feeder .extended_lut = "off";
defparam \regFile~312feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~312feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N59
dffeas \regFile~312 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~312 .is_wysiwyg = "true";
defparam \regFile~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N50
dffeas \regFile~280 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~280 .is_wysiwyg = "true";
defparam \regFile~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N48
cyclonev_lcell_comb \regFile~2361 (
// Equation(s):
// \regFile~2361_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~280_q )) # (\readAddr1[0]~input_o  & ((\regFile~312_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~344_q ))) # (\readAddr1[0]~input_o  & (\regFile~376_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~376_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~344_q ),
	.datad(!\regFile~312_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~280_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2361 .extended_lut = "on";
defparam \regFile~2361 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regFile~2361 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N2
dffeas \regFile~408 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~408 .is_wysiwyg = "true";
defparam \regFile~408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_lcell_comb \regFile~1412 (
// Equation(s):
// \regFile~1412_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2361_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2361_combout  & (\regFile~408_q )) # (\regFile~2361_combout  & ((\regFile~440_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2361_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2361_combout  & ((\regFile~472_q ))) # (\regFile~2361_combout  & (\regFile~504_q ))))) ) )

	.dataa(!\regFile~504_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~472_q ),
	.datad(!\regFile~440_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2361_combout ),
	.datag(!\regFile~408_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1412 .extended_lut = "on";
defparam \regFile~1412 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1412 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N40
dffeas \regFile~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~248 .is_wysiwyg = "true";
defparam \regFile~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N38
dffeas \regFile~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~216 .is_wysiwyg = "true";
defparam \regFile~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N52
dffeas \regFile~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~184 .is_wysiwyg = "true";
defparam \regFile~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \regFile~56feeder (
// Equation(s):
// \regFile~56feeder_combout  = ( \writeData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~56feeder .extended_lut = "off";
defparam \regFile~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N35
dffeas \regFile~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~56 .is_wysiwyg = "true";
defparam \regFile~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \regFile~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~120 .is_wysiwyg = "true";
defparam \regFile~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N41
dffeas \regFile~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~88 .is_wysiwyg = "true";
defparam \regFile~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \regFile~2360 (
// Equation(s):
// \regFile~2360_combout  = ( \regFile~120_q  & ( \regFile~88_q  & ( (!\readAddr1[2]~input_o  & (((\regFile~56_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~120_q  & ( 
// \regFile~88_q  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[1]~input_o  & (\regFile~56_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o  & ((!\readAddr1[0]~input_o ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( 
// \regFile~120_q  & ( !\regFile~88_q  & ( (\readAddr1[0]~input_o  & (((\regFile~56_q ) # (\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) ) # ( !\regFile~120_q  & ( !\regFile~88_q  & ( (\readAddr1[0]~input_o  & (((!\readAddr1[1]~input_o  & 
// \regFile~56_q )) # (\readAddr1[2]~input_o ))) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~56_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~120_q ),
	.dataf(!\regFile~88_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2360 .extended_lut = "off";
defparam \regFile~2360 .lut_mask = 64'h005D007F225D227F;
defparam \regFile~2360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N32
dffeas \regFile~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~152 .is_wysiwyg = "true";
defparam \regFile~152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N30
cyclonev_lcell_comb \regFile~1408 (
// Equation(s):
// \regFile~1408_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2360_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2360_combout  & (\regFile~152_q )) # (\regFile~2360_combout  & ((\regFile~184_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2360_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2360_combout  & ((\regFile~216_q ))) # (\regFile~2360_combout  & (\regFile~248_q ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~248_q ),
	.datac(!\regFile~216_q ),
	.datad(!\regFile~184_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2360_combout ),
	.datag(!\regFile~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1408 .extended_lut = "on";
defparam \regFile~1408 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N15
cyclonev_lcell_comb \readData1~28 (
// Equation(s):
// \readData1~28_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1408_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1412_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (((\regFile~1416_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1420_combout )))) ) )

	.dataa(!\regFile~1420_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1416_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1412_combout ),
	.datag(!\regFile~1408_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~28 .extended_lut = "on";
defparam \readData1~28 .lut_mask = 64'h0C000C440CCC0C44;
defparam \readData1~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \writeData[25]~input (
	.i(writeData[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[25]~input_o ));
// synopsys translate_off
defparam \writeData[25]~input .bus_hold = "false";
defparam \writeData[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y4_N50
dffeas \regFile~441 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~441 .is_wysiwyg = "true";
defparam \regFile~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N32
dffeas \regFile~473 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~473 .is_wysiwyg = "true";
defparam \regFile~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N38
dffeas \regFile~345 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~345 .is_wysiwyg = "true";
defparam \regFile~345 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N39
cyclonev_lcell_comb \regFile~313feeder (
// Equation(s):
// \regFile~313feeder_combout  = \writeData[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~313feeder .extended_lut = "off";
defparam \regFile~313feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~313feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N41
dffeas \regFile~313 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~313 .is_wysiwyg = "true";
defparam \regFile~313 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N33
cyclonev_lcell_comb \regFile~377feeder (
// Equation(s):
// \regFile~377feeder_combout  = ( \writeData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~377feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~377feeder .extended_lut = "off";
defparam \regFile~377feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~377feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N35
dffeas \regFile~377 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~377 .is_wysiwyg = "true";
defparam \regFile~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \regFile~281 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~281 .is_wysiwyg = "true";
defparam \regFile~281 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \regFile~2374 (
// Equation(s):
// \regFile~2374_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~281_q )) # (\readAddr1[0]~input_o  & (((\regFile~313_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~345_q )) # (\readAddr1[0]~input_o  & (((\regFile~377_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~345_q ),
	.datad(!\regFile~313_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~377_q ),
	.datag(!\regFile~281_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2374 .extended_lut = "on";
defparam \regFile~2374 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2374 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N55
dffeas \regFile~505 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~505 .is_wysiwyg = "true";
defparam \regFile~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N20
dffeas \regFile~409 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~409 .is_wysiwyg = "true";
defparam \regFile~409 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \regFile~1428 (
// Equation(s):
// \regFile~1428_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2374_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2374_combout  & (((\regFile~409_q )))) # (\regFile~2374_combout  & (\regFile~441_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2374_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2374_combout  & (\regFile~473_q )) # (\regFile~2374_combout  & ((\regFile~505_q )))))) ) )

	.dataa(!\regFile~441_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~473_q ),
	.datad(!\regFile~2374_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~505_q ),
	.datag(!\regFile~409_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1428 .extended_lut = "on";
defparam \regFile~1428 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1428 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \regFile~697feeder (
// Equation(s):
// \regFile~697feeder_combout  = ( \writeData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~697feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~697feeder .extended_lut = "off";
defparam \regFile~697feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~697feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N56
dffeas \regFile~697 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~697 .is_wysiwyg = "true";
defparam \regFile~697 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N43
dffeas \regFile~761 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~761 .is_wysiwyg = "true";
defparam \regFile~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N8
dffeas \regFile~729 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~729 .is_wysiwyg = "true";
defparam \regFile~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N13
dffeas \regFile~633 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~633 .is_wysiwyg = "true";
defparam \regFile~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N44
dffeas \regFile~601 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~601 .is_wysiwyg = "true";
defparam \regFile~601 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \regFile~569feeder (
// Equation(s):
// \regFile~569feeder_combout  = ( \writeData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~569feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~569feeder .extended_lut = "off";
defparam \regFile~569feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~569feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N20
dffeas \regFile~569 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~569 .is_wysiwyg = "true";
defparam \regFile~569 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N56
dffeas \regFile~537 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~537 .is_wysiwyg = "true";
defparam \regFile~537 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N54
cyclonev_lcell_comb \regFile~2378 (
// Equation(s):
// \regFile~2378_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & (\regFile~537_q )) # (\readAddr1[0]~input_o  & ((\regFile~569_q )))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~601_q )))) # (\readAddr1[0]~input_o  & (\regFile~633_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~633_q ),
	.datac(!\regFile~601_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~569_q ),
	.datag(!\regFile~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2378 .extended_lut = "on";
defparam \regFile~2378 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regFile~2378 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N50
dffeas \regFile~665 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~665 .is_wysiwyg = "true";
defparam \regFile~665 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N48
cyclonev_lcell_comb \regFile~1432 (
// Equation(s):
// \regFile~1432_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2378_combout  & (((\regFile~665_q  & \readAddr1[2]~input_o )))) # (\regFile~2378_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~697_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2378_combout  & (((\regFile~729_q  & \readAddr1[2]~input_o )))) # (\regFile~2378_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~761_q )))) ) )

	.dataa(!\regFile~697_q ),
	.datab(!\regFile~761_q ),
	.datac(!\regFile~729_q ),
	.datad(!\regFile~2378_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1432 .extended_lut = "on";
defparam \regFile~1432 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1432 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N44
dffeas \regFile~857 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~857 .is_wysiwyg = "true";
defparam \regFile~857 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \regFile~825feeder (
// Equation(s):
// \regFile~825feeder_combout  = ( \writeData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~825feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~825feeder .extended_lut = "off";
defparam \regFile~825feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~825feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N53
dffeas \regFile~825 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~825feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~825 .is_wysiwyg = "true";
defparam \regFile~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N5
dffeas \regFile~889 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~889 .is_wysiwyg = "true";
defparam \regFile~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N32
dffeas \regFile~793 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~793 .is_wysiwyg = "true";
defparam \regFile~793 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N30
cyclonev_lcell_comb \regFile~2382 (
// Equation(s):
// \regFile~2382_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~793_q )) # (\readAddr1[0]~input_o  & (((\regFile~825_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~857_q )) # (\readAddr1[0]~input_o  & (((\regFile~889_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~857_q ),
	.datad(!\regFile~825_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~889_q ),
	.datag(!\regFile~793_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2382 .extended_lut = "on";
defparam \regFile~2382 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2382 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N50
dffeas \regFile~985 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~985 .is_wysiwyg = "true";
defparam \regFile~985 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \regFile~1017feeder (
// Equation(s):
// \regFile~1017feeder_combout  = ( \writeData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1017feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1017feeder .extended_lut = "off";
defparam \regFile~1017feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1017feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N47
dffeas \regFile~1017 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1017 .is_wysiwyg = "true";
defparam \regFile~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N7
dffeas \regFile~953 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~953 .is_wysiwyg = "true";
defparam \regFile~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N38
dffeas \regFile~921 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~921 .is_wysiwyg = "true";
defparam \regFile~921 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \regFile~1436 (
// Equation(s):
// \regFile~1436_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2382_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2382_combout  & (\regFile~921_q )) # (\regFile~2382_combout  & (((\regFile~953_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (\regFile~2382_combout )) # (\readAddr1[2]~input_o  & ((!\regFile~2382_combout  & (\regFile~985_q )) # (\regFile~2382_combout  & (((\regFile~1017_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~2382_combout ),
	.datac(!\regFile~985_q ),
	.datad(!\regFile~1017_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~953_q ),
	.datag(!\regFile~921_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1436 .extended_lut = "on";
defparam \regFile~1436 .lut_mask = 64'h2626263737372637;
defparam \regFile~1436 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N42
cyclonev_lcell_comb \regFile~185feeder (
// Equation(s):
// \regFile~185feeder_combout  = ( \writeData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~185feeder .extended_lut = "off";
defparam \regFile~185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N44
dffeas \regFile~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~185 .is_wysiwyg = "true";
defparam \regFile~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N18
cyclonev_lcell_comb \regFile~249feeder (
// Equation(s):
// \regFile~249feeder_combout  = ( \writeData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~249feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~249feeder .extended_lut = "off";
defparam \regFile~249feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~249feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N20
dffeas \regFile~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~249 .is_wysiwyg = "true";
defparam \regFile~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N50
dffeas \regFile~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~217 .is_wysiwyg = "true";
defparam \regFile~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N20
dffeas \regFile~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~89 .is_wysiwyg = "true";
defparam \regFile~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N14
dffeas \regFile~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~121 .is_wysiwyg = "true";
defparam \regFile~121 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N12
cyclonev_lcell_comb \regFile~57feeder (
// Equation(s):
// \regFile~57feeder_combout  = ( \writeData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~57feeder .extended_lut = "off";
defparam \regFile~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N14
dffeas \regFile~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~57 .is_wysiwyg = "true";
defparam \regFile~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N12
cyclonev_lcell_comb \regFile~2373 (
// Equation(s):
// \regFile~2373_combout  = ( \regFile~121_q  & ( \regFile~57_q  & ( ((\regFile~89_q  & (!\readAddr1[2]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~121_q  & ( \regFile~57_q  & ( (!\readAddr1[2]~input_o  & 
// ((!\readAddr1[0]~input_o  & (\regFile~89_q  & \readAddr1[1]~input_o )) # (\readAddr1[0]~input_o  & ((!\readAddr1[1]~input_o ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( \regFile~121_q  & ( !\regFile~57_q  & ( 
// (!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ) # (\regFile~89_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~121_q  & ( !\regFile~57_q  & ( (!\readAddr1[2]~input_o  & (\regFile~89_q  & 
// (!\readAddr1[0]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) )

	.dataa(!\regFile~89_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\readAddr1[0]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~121_q ),
	.dataf(!\regFile~57_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2373 .extended_lut = "off";
defparam \regFile~2373 .lut_mask = 64'h0343034F0F430F4F;
defparam \regFile~2373 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N8
dffeas \regFile~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~153 .is_wysiwyg = "true";
defparam \regFile~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N6
cyclonev_lcell_comb \regFile~1424 (
// Equation(s):
// \regFile~1424_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2373_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2373_combout  & ((\regFile~153_q ))) # (\regFile~2373_combout  & (\regFile~185_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2373_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2373_combout  & ((\regFile~217_q ))) # (\regFile~2373_combout  & (\regFile~249_q ))))) ) )

	.dataa(!\regFile~185_q ),
	.datab(!\regFile~249_q ),
	.datac(!\regFile~217_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2373_combout ),
	.datag(!\regFile~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1424 .extended_lut = "on";
defparam \regFile~1424 .lut_mask = 64'h000F000FFF55FF33;
defparam \regFile~1424 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N54
cyclonev_lcell_comb \readData1~24 (
// Equation(s):
// \readData1~24_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & ((\regFile~1424_combout ))) # (\readAddr1[3]~input_o  & (\regFile~1428_combout ))))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1432_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1436_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\regFile~1428_combout ),
	.datac(!\regFile~1432_combout ),
	.datad(!\regFile~1436_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\regFile~1424_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~24 .extended_lut = "on";
defparam \readData1~24 .lut_mask = 64'h1B1B0A5F00000000;
defparam \readData1~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \writeData[26]~input (
	.i(writeData[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[26]~input_o ));
// synopsys translate_off
defparam \writeData[26]~input .bus_hold = "false";
defparam \writeData[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N54
cyclonev_lcell_comb \regFile~1018feeder (
// Equation(s):
// \regFile~1018feeder_combout  = ( \writeData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1018feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1018feeder .extended_lut = "off";
defparam \regFile~1018feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1018feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N56
dffeas \regFile~1018 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1018feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1018 .is_wysiwyg = "true";
defparam \regFile~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N44
dffeas \regFile~986 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~986 .is_wysiwyg = "true";
defparam \regFile~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N1
dffeas \regFile~954 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~954 .is_wysiwyg = "true";
defparam \regFile~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N38
dffeas \regFile~858 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~858 .is_wysiwyg = "true";
defparam \regFile~858 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \regFile~890feeder (
// Equation(s):
// \regFile~890feeder_combout  = ( \writeData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~890feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~890feeder .extended_lut = "off";
defparam \regFile~890feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~890feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N55
dffeas \regFile~890 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~890 .is_wysiwyg = "true";
defparam \regFile~890 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \regFile~826feeder (
// Equation(s):
// \regFile~826feeder_combout  = ( \writeData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~826feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~826feeder .extended_lut = "off";
defparam \regFile~826feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~826feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N43
dffeas \regFile~826 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~826feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~826 .is_wysiwyg = "true";
defparam \regFile~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N50
dffeas \regFile~794 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~794 .is_wysiwyg = "true";
defparam \regFile~794 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N48
cyclonev_lcell_comb \regFile~2395 (
// Equation(s):
// \regFile~2395_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~794_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~826_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~858_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~890_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~858_q ),
	.datad(!\regFile~890_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~826_q ),
	.datag(!\regFile~794_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2395 .extended_lut = "on";
defparam \regFile~2395 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N32
dffeas \regFile~922 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~922 .is_wysiwyg = "true";
defparam \regFile~922 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N30
cyclonev_lcell_comb \regFile~1452 (
// Equation(s):
// \regFile~1452_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2395_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2395_combout  & (\regFile~922_q )) # (\regFile~2395_combout  & ((\regFile~954_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2395_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2395_combout  & ((\regFile~986_q ))) # (\regFile~2395_combout  & (\regFile~1018_q ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~1018_q ),
	.datac(!\regFile~986_q ),
	.datad(!\regFile~954_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2395_combout ),
	.datag(!\regFile~922_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1452 .extended_lut = "on";
defparam \regFile~1452 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1452 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \regFile~698feeder (
// Equation(s):
// \regFile~698feeder_combout  = \writeData[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~698feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~698feeder .extended_lut = "off";
defparam \regFile~698feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~698feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \regFile~698 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~698 .is_wysiwyg = "true";
defparam \regFile~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N8
dffeas \regFile~730 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~730 .is_wysiwyg = "true";
defparam \regFile~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N37
dffeas \regFile~634 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~634 .is_wysiwyg = "true";
defparam \regFile~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N14
dffeas \regFile~602 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~602 .is_wysiwyg = "true";
defparam \regFile~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N28
dffeas \regFile~570 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~570 .is_wysiwyg = "true";
defparam \regFile~570 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N56
dffeas \regFile~538 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~538 .is_wysiwyg = "true";
defparam \regFile~538 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N54
cyclonev_lcell_comb \regFile~2391 (
// Equation(s):
// \regFile~2391_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~538_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~570_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~602_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~634_q ))) ) )

	.dataa(!\regFile~634_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~602_q ),
	.datad(!\regFile~570_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2391 .extended_lut = "on";
defparam \regFile~2391 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2391 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \regFile~762feeder (
// Equation(s):
// \regFile~762feeder_combout  = ( \writeData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~762feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~762feeder .extended_lut = "off";
defparam \regFile~762feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~762feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N44
dffeas \regFile~762 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~762 .is_wysiwyg = "true";
defparam \regFile~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N50
dffeas \regFile~666 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~666 .is_wysiwyg = "true";
defparam \regFile~666 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \regFile~1448 (
// Equation(s):
// \regFile~1448_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2391_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2391_combout  & (((\regFile~666_q )))) # (\regFile~2391_combout  & (\regFile~698_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2391_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2391_combout  & (\regFile~730_q )) # (\regFile~2391_combout  & ((\regFile~762_q )))))) ) )

	.dataa(!\regFile~698_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~730_q ),
	.datad(!\regFile~2391_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~762_q ),
	.datag(!\regFile~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1448 .extended_lut = "on";
defparam \regFile~1448 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1448 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \regFile~506feeder (
// Equation(s):
// \regFile~506feeder_combout  = \writeData[26]~input_o 

	.dataa(gnd),
	.datab(!\writeData[26]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~506feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~506feeder .extended_lut = "off";
defparam \regFile~506feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~506feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N43
dffeas \regFile~506 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~506feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~506 .is_wysiwyg = "true";
defparam \regFile~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \regFile~474 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~474 .is_wysiwyg = "true";
defparam \regFile~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N44
dffeas \regFile~346 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~346 .is_wysiwyg = "true";
defparam \regFile~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N46
dffeas \regFile~378 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~378 .is_wysiwyg = "true";
defparam \regFile~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N40
dffeas \regFile~314 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~314 .is_wysiwyg = "true";
defparam \regFile~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N56
dffeas \regFile~282 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~282 .is_wysiwyg = "true";
defparam \regFile~282 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \regFile~2387 (
// Equation(s):
// \regFile~2387_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~282_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~314_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~346_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~378_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~346_q ),
	.datad(!\regFile~378_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~314_q ),
	.datag(!\regFile~282_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2387 .extended_lut = "on";
defparam \regFile~2387 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2387 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \regFile~442feeder (
// Equation(s):
// \regFile~442feeder_combout  = \writeData[26]~input_o 

	.dataa(gnd),
	.datab(!\writeData[26]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~442feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~442feeder .extended_lut = "off";
defparam \regFile~442feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~442feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N50
dffeas \regFile~442 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~442 .is_wysiwyg = "true";
defparam \regFile~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N14
dffeas \regFile~410 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~410 .is_wysiwyg = "true";
defparam \regFile~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \regFile~1444 (
// Equation(s):
// \regFile~1444_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2387_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2387_combout  & (\regFile~410_q )) # (\regFile~2387_combout  & ((\regFile~442_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2387_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2387_combout  & (((\regFile~474_q )))) # (\regFile~2387_combout  & (\regFile~506_q )))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~506_q ),
	.datac(!\regFile~474_q ),
	.datad(!\regFile~2387_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~442_q ),
	.datag(!\regFile~410_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1444 .extended_lut = "on";
defparam \regFile~1444 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N20
dffeas \regFile~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~250 .is_wysiwyg = "true";
defparam \regFile~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N44
dffeas \regFile~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~186 .is_wysiwyg = "true";
defparam \regFile~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N32
dffeas \regFile~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~218 .is_wysiwyg = "true";
defparam \regFile~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N14
dffeas \regFile~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~90 .is_wysiwyg = "true";
defparam \regFile~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N7
dffeas \regFile~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~122 .is_wysiwyg = "true";
defparam \regFile~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N53
dffeas \regFile~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~58 .is_wysiwyg = "true";
defparam \regFile~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \regFile~2386 (
// Equation(s):
// \regFile~2386_combout  = ( \regFile~122_q  & ( \regFile~58_q  & ( ((\readAddr1[1]~input_o  & (!\readAddr1[2]~input_o  & \regFile~90_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~122_q  & ( \regFile~58_q  & ( (!\readAddr1[1]~input_o  & 
// (\readAddr1[0]~input_o )) # (\readAddr1[1]~input_o  & ((!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & \regFile~90_q )) # (\readAddr1[0]~input_o  & (\readAddr1[2]~input_o )))) ) ) ) # ( \regFile~122_q  & ( !\regFile~58_q  & ( (!\readAddr1[2]~input_o 
//  & (\readAddr1[1]~input_o  & ((\regFile~90_q ) # (\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~122_q  & ( !\regFile~58_q  & ( (!\readAddr1[0]~input_o  & (\readAddr1[1]~input_o  & 
// (!\readAddr1[2]~input_o  & \regFile~90_q ))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o )))) ) ) )

	.dataa(!\readAddr1[1]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\regFile~90_q ),
	.datae(!\regFile~122_q ),
	.dataf(!\regFile~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2386 .extended_lut = "off";
defparam \regFile~2386 .lut_mask = 64'h0343135323633373;
defparam \regFile~2386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N14
dffeas \regFile~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~154 .is_wysiwyg = "true";
defparam \regFile~154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \regFile~1440 (
// Equation(s):
// \regFile~1440_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2386_combout  & (((\regFile~154_q  & \readAddr1[2]~input_o )))) # (\regFile~2386_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~186_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2386_combout  & (((\regFile~218_q  & \readAddr1[2]~input_o )))) # (\regFile~2386_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~250_q )))) ) )

	.dataa(!\regFile~250_q ),
	.datab(!\regFile~186_q ),
	.datac(!\regFile~218_q ),
	.datad(!\regFile~2386_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1440 .extended_lut = "on";
defparam \regFile~1440 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1440 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \readData1~20 (
// Equation(s):
// \readData1~20_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & (((!\readAddr1[3]~input_o  & (\regFile~1440_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1444_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (((\regFile~1448_combout )))) # (\readAddr1[3]~input_o  & (\regFile~1452_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\regFile~1452_combout ),
	.datac(!\regFile~1448_combout ),
	.datad(!\readAddr1[3]~input_o ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1444_combout ),
	.datag(!\regFile~1440_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~20 .extended_lut = "on";
defparam \readData1~20 .lut_mask = 64'h0A000A220AAA0A22;
defparam \readData1~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \writeData[27]~input (
	.i(writeData[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[27]~input_o ));
// synopsys translate_off
defparam \writeData[27]~input .bus_hold = "false";
defparam \writeData[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y6_N34
dffeas \regFile~763 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~763 .is_wysiwyg = "true";
defparam \regFile~763 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N57
cyclonev_lcell_comb \regFile~699feeder (
// Equation(s):
// \regFile~699feeder_combout  = \writeData[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~699feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~699feeder .extended_lut = "off";
defparam \regFile~699feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~699feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N58
dffeas \regFile~699 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~699 .is_wysiwyg = "true";
defparam \regFile~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N14
dffeas \regFile~731 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~731 .is_wysiwyg = "true";
defparam \regFile~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N50
dffeas \regFile~603 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~603 .is_wysiwyg = "true";
defparam \regFile~603 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N21
cyclonev_lcell_comb \regFile~571feeder (
// Equation(s):
// \regFile~571feeder_combout  = ( \writeData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~571feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~571feeder .extended_lut = "off";
defparam \regFile~571feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~571feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N22
dffeas \regFile~571 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~571 .is_wysiwyg = "true";
defparam \regFile~571 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N22
dffeas \regFile~635 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~635 .is_wysiwyg = "true";
defparam \regFile~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N2
dffeas \regFile~539 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~539 .is_wysiwyg = "true";
defparam \regFile~539 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N0
cyclonev_lcell_comb \regFile~2404 (
// Equation(s):
// \regFile~2404_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~539_q )) # (\readAddr1[0]~input_o  & (((\regFile~571_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~603_q )) # (\readAddr1[0]~input_o  & (((\regFile~635_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~603_q ),
	.datad(!\regFile~571_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~635_q ),
	.datag(!\regFile~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2404 .extended_lut = "on";
defparam \regFile~2404 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2404 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N38
dffeas \regFile~667 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~667 .is_wysiwyg = "true";
defparam \regFile~667 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N36
cyclonev_lcell_comb \regFile~1464 (
// Equation(s):
// \regFile~1464_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2404_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2404_combout  & ((\regFile~667_q ))) # (\regFile~2404_combout  & (\regFile~699_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2404_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2404_combout  & ((\regFile~731_q ))) # (\regFile~2404_combout  & (\regFile~763_q ))))) ) )

	.dataa(!\regFile~763_q ),
	.datab(!\regFile~699_q ),
	.datac(!\regFile~731_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2404_combout ),
	.datag(!\regFile~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1464 .extended_lut = "on";
defparam \regFile~1464 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1464 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N15
cyclonev_lcell_comb \regFile~507feeder (
// Equation(s):
// \regFile~507feeder_combout  = \writeData[27]~input_o 

	.dataa(!\writeData[27]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~507feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~507feeder .extended_lut = "off";
defparam \regFile~507feeder .lut_mask = 64'h5555555555555555;
defparam \regFile~507feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N16
dffeas \regFile~507 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~507 .is_wysiwyg = "true";
defparam \regFile~507 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N9
cyclonev_lcell_comb \regFile~443feeder (
// Equation(s):
// \regFile~443feeder_combout  = ( \writeData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~443feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~443feeder .extended_lut = "off";
defparam \regFile~443feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~443feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N10
dffeas \regFile~443 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~443 .is_wysiwyg = "true";
defparam \regFile~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \regFile~475 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~475 .is_wysiwyg = "true";
defparam \regFile~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N44
dffeas \regFile~347 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~347 .is_wysiwyg = "true";
defparam \regFile~347 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N15
cyclonev_lcell_comb \regFile~315feeder (
// Equation(s):
// \regFile~315feeder_combout  = ( \writeData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~315feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~315feeder .extended_lut = "off";
defparam \regFile~315feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~315feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N17
dffeas \regFile~315 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~315 .is_wysiwyg = "true";
defparam \regFile~315 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N21
cyclonev_lcell_comb \regFile~379feeder (
// Equation(s):
// \regFile~379feeder_combout  = ( \writeData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~379feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~379feeder .extended_lut = "off";
defparam \regFile~379feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~379feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N23
dffeas \regFile~379 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~379 .is_wysiwyg = "true";
defparam \regFile~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N56
dffeas \regFile~283 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~283 .is_wysiwyg = "true";
defparam \regFile~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \regFile~2400 (
// Equation(s):
// \regFile~2400_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~283_q )) # (\readAddr1[0]~input_o  & (((\regFile~315_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~347_q )) # (\readAddr1[0]~input_o  & (((\regFile~379_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~347_q ),
	.datad(!\regFile~315_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~379_q ),
	.datag(!\regFile~283_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2400 .extended_lut = "on";
defparam \regFile~2400 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N32
dffeas \regFile~411 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~411 .is_wysiwyg = "true";
defparam \regFile~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \regFile~1460 (
// Equation(s):
// \regFile~1460_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2400_combout  & (((\regFile~411_q  & \readAddr1[2]~input_o )))) # (\regFile~2400_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~443_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2400_combout  & (((\regFile~475_q  & \readAddr1[2]~input_o )))) # (\regFile~2400_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~507_q )))) ) )

	.dataa(!\regFile~507_q ),
	.datab(!\regFile~443_q ),
	.datac(!\regFile~475_q ),
	.datad(!\regFile~2400_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~411_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1460 .extended_lut = "on";
defparam \regFile~1460 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N8
dffeas \regFile~955 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~955 .is_wysiwyg = "true";
defparam \regFile~955 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \regFile~891feeder (
// Equation(s):
// \regFile~891feeder_combout  = \writeData[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~891feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~891feeder .extended_lut = "off";
defparam \regFile~891feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~891feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N13
dffeas \regFile~891 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~891 .is_wysiwyg = "true";
defparam \regFile~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N20
dffeas \regFile~859 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~859 .is_wysiwyg = "true";
defparam \regFile~859 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \regFile~827feeder (
// Equation(s):
// \regFile~827feeder_combout  = \writeData[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~827feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~827feeder .extended_lut = "off";
defparam \regFile~827feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~827feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N37
dffeas \regFile~827 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~827 .is_wysiwyg = "true";
defparam \regFile~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N2
dffeas \regFile~795 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~795 .is_wysiwyg = "true";
defparam \regFile~795 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \regFile~2408 (
// Equation(s):
// \regFile~2408_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~795_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\regFile~827_q ) # (\readAddr1[2]~input_o ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~859_q  & (!\readAddr1[2]~input_o ))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~891_q ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~891_q ),
	.datac(!\regFile~859_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~827_q ),
	.datag(!\regFile~795_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2408 .extended_lut = "on";
defparam \regFile~2408 .lut_mask = 64'h0A551B555F551B55;
defparam \regFile~2408 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N44
dffeas \regFile~987 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~987 .is_wysiwyg = "true";
defparam \regFile~987 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N36
cyclonev_lcell_comb \regFile~1019feeder (
// Equation(s):
// \regFile~1019feeder_combout  = ( \writeData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1019feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1019feeder .extended_lut = "off";
defparam \regFile~1019feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1019feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N38
dffeas \regFile~1019 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1019 .is_wysiwyg = "true";
defparam \regFile~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N32
dffeas \regFile~923 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~923 .is_wysiwyg = "true";
defparam \regFile~923 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \regFile~1468 (
// Equation(s):
// \regFile~1468_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2408_combout  & (((\regFile~923_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2408_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~955_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2408_combout  & (\regFile~987_q  & (\readAddr1[2]~input_o ))) # (\regFile~2408_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~1019_q ))))) ) )

	.dataa(!\regFile~955_q ),
	.datab(!\regFile~2408_combout ),
	.datac(!\regFile~987_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~1019_q ),
	.datag(!\regFile~923_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1468 .extended_lut = "on";
defparam \regFile~1468 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1468 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N35
dffeas \regFile~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~251 .is_wysiwyg = "true";
defparam \regFile~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N14
dffeas \regFile~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~219 .is_wysiwyg = "true";
defparam \regFile~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N26
dffeas \regFile~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~187 .is_wysiwyg = "true";
defparam \regFile~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N54
cyclonev_lcell_comb \regFile~59feeder (
// Equation(s):
// \regFile~59feeder_combout  = ( \writeData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~59feeder .extended_lut = "off";
defparam \regFile~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N56
dffeas \regFile~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~59 .is_wysiwyg = "true";
defparam \regFile~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N32
dffeas \regFile~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~123 .is_wysiwyg = "true";
defparam \regFile~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N8
dffeas \regFile~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~91 .is_wysiwyg = "true";
defparam \regFile~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N30
cyclonev_lcell_comb \regFile~2399 (
// Equation(s):
// \regFile~2399_combout  = ( \regFile~123_q  & ( \regFile~91_q  & ( (!\readAddr1[2]~input_o  & (((\regFile~59_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~123_q  & ( 
// \regFile~91_q  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & ((\readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o  & (\regFile~59_q  & !\readAddr1[1]~input_o )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( 
// \regFile~123_q  & ( !\regFile~91_q  & ( (\readAddr1[0]~input_o  & (((\readAddr1[1]~input_o ) # (\readAddr1[2]~input_o )) # (\regFile~59_q ))) ) ) ) # ( !\regFile~123_q  & ( !\regFile~91_q  & ( (\readAddr1[0]~input_o  & (((\regFile~59_q  & 
// !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) )

	.dataa(!\regFile~59_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\readAddr1[0]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~123_q ),
	.dataf(!\regFile~91_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2399 .extended_lut = "off";
defparam \regFile~2399 .lut_mask = 64'h0703070F07C307CF;
defparam \regFile~2399 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N35
dffeas \regFile~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~155 .is_wysiwyg = "true";
defparam \regFile~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N33
cyclonev_lcell_comb \regFile~1456 (
// Equation(s):
// \regFile~1456_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2399_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2399_combout  & (\regFile~155_q )) # (\regFile~2399_combout  & ((\regFile~187_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2399_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2399_combout  & ((\regFile~219_q ))) # (\regFile~2399_combout  & (\regFile~251_q ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~251_q ),
	.datac(!\regFile~219_q ),
	.datad(!\regFile~187_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2399_combout ),
	.datag(!\regFile~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1456 .extended_lut = "on";
defparam \regFile~1456 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N48
cyclonev_lcell_comb \readData1~16 (
// Equation(s):
// \readData1~16_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1456_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1460_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1464_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1468_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1464_combout ),
	.datad(!\regFile~1460_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1468_combout ),
	.datag(!\regFile~1456_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~16 .extended_lut = "on";
defparam \readData1~16 .lut_mask = 64'h084C0808084C4C4C;
defparam \readData1~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \writeData[28]~input (
	.i(writeData[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[28]~input_o ));
// synopsys translate_off
defparam \writeData[28]~input .bus_hold = "false";
defparam \writeData[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y3_N50
dffeas \regFile~1020 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1020 .is_wysiwyg = "true";
defparam \regFile~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N44
dffeas \regFile~988 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~988 .is_wysiwyg = "true";
defparam \regFile~988 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \regFile~892feeder (
// Equation(s):
// \regFile~892feeder_combout  = ( \writeData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~892feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~892feeder .extended_lut = "off";
defparam \regFile~892feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~892feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N56
dffeas \regFile~892 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~892 .is_wysiwyg = "true";
defparam \regFile~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \regFile~860 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~860 .is_wysiwyg = "true";
defparam \regFile~860 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \regFile~828feeder (
// Equation(s):
// \regFile~828feeder_combout  = ( \writeData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~828feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~828feeder .extended_lut = "off";
defparam \regFile~828feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~828feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N28
dffeas \regFile~828 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~828 .is_wysiwyg = "true";
defparam \regFile~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N20
dffeas \regFile~796 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~796 .is_wysiwyg = "true";
defparam \regFile~796 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \regFile~2421 (
// Equation(s):
// \regFile~2421_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~796_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~828_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~860_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~892_q ))) ) )

	.dataa(!\regFile~892_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~860_q ),
	.datad(!\regFile~828_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~796_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2421 .extended_lut = "on";
defparam \regFile~2421 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N15
cyclonev_lcell_comb \regFile~956feeder (
// Equation(s):
// \regFile~956feeder_combout  = ( \writeData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~956feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~956feeder .extended_lut = "off";
defparam \regFile~956feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~956feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N17
dffeas \regFile~956 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~956 .is_wysiwyg = "true";
defparam \regFile~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N20
dffeas \regFile~924 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~924 .is_wysiwyg = "true";
defparam \regFile~924 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N18
cyclonev_lcell_comb \regFile~1484 (
// Equation(s):
// \regFile~1484_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2421_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2421_combout  & (\regFile~924_q )) # (\regFile~2421_combout  & ((\regFile~956_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2421_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2421_combout  & (((\regFile~988_q )))) # (\regFile~2421_combout  & (\regFile~1020_q )))) ) )

	.dataa(!\regFile~1020_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~988_q ),
	.datad(!\regFile~2421_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~956_q ),
	.datag(!\regFile~924_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1484 .extended_lut = "on";
defparam \regFile~1484 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1484 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N18
cyclonev_lcell_comb \regFile~572feeder (
// Equation(s):
// \regFile~572feeder_combout  = ( \writeData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~572feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~572feeder .extended_lut = "off";
defparam \regFile~572feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~572feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N19
dffeas \regFile~572 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~572 .is_wysiwyg = "true";
defparam \regFile~572 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N50
dffeas \regFile~604 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~604 .is_wysiwyg = "true";
defparam \regFile~604 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N48
cyclonev_lcell_comb \regFile~636feeder (
// Equation(s):
// \regFile~636feeder_combout  = ( \writeData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~636feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~636feeder .extended_lut = "off";
defparam \regFile~636feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~636feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N50
dffeas \regFile~636 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~636feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~636 .is_wysiwyg = "true";
defparam \regFile~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N2
dffeas \regFile~540 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~540 .is_wysiwyg = "true";
defparam \regFile~540 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N0
cyclonev_lcell_comb \regFile~2417 (
// Equation(s):
// \regFile~2417_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~540_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~572_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~604_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ) # (\regFile~636_q ))))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~572_q ),
	.datac(!\regFile~604_q ),
	.datad(!\regFile~636_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2417 .extended_lut = "on";
defparam \regFile~2417 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regFile~2417 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N26
dffeas \regFile~700 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~700 .is_wysiwyg = "true";
defparam \regFile~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N14
dffeas \regFile~732 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~732 .is_wysiwyg = "true";
defparam \regFile~732 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N30
cyclonev_lcell_comb \regFile~764feeder (
// Equation(s):
// \regFile~764feeder_combout  = \writeData[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~764feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~764feeder .extended_lut = "off";
defparam \regFile~764feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~764feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N32
dffeas \regFile~764 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~764 .is_wysiwyg = "true";
defparam \regFile~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N38
dffeas \regFile~668 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~668 .is_wysiwyg = "true";
defparam \regFile~668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N36
cyclonev_lcell_comb \regFile~1480 (
// Equation(s):
// \regFile~1480_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2417_combout  & (((\regFile~668_q  & ((\readAddr1[2]~input_o )))))) # (\regFile~2417_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~700_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2417_combout  & (((\regFile~732_q  & ((\readAddr1[2]~input_o )))))) # (\regFile~2417_combout  & ((((!\readAddr1[2]~input_o ) # (\regFile~764_q ))))) ) )

	.dataa(!\regFile~2417_combout ),
	.datab(!\regFile~700_q ),
	.datac(!\regFile~732_q ),
	.datad(!\regFile~764_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1480 .extended_lut = "on";
defparam \regFile~1480 .lut_mask = 64'h555555551B1B0A5F;
defparam \regFile~1480 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N48
cyclonev_lcell_comb \regFile~444feeder (
// Equation(s):
// \regFile~444feeder_combout  = \writeData[28]~input_o 

	.dataa(gnd),
	.datab(!\writeData[28]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~444feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~444feeder .extended_lut = "off";
defparam \regFile~444feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~444feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N49
dffeas \regFile~444 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~444 .is_wysiwyg = "true";
defparam \regFile~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N47
dffeas \regFile~476 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~476 .is_wysiwyg = "true";
defparam \regFile~476 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \regFile~508feeder (
// Equation(s):
// \regFile~508feeder_combout  = \writeData[28]~input_o 

	.dataa(gnd),
	.datab(!\writeData[28]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~508feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~508feeder .extended_lut = "off";
defparam \regFile~508feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~508feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N56
dffeas \regFile~508 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~508feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~508 .is_wysiwyg = "true";
defparam \regFile~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N8
dffeas \regFile~348 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~348 .is_wysiwyg = "true";
defparam \regFile~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N14
dffeas \regFile~316 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~316 .is_wysiwyg = "true";
defparam \regFile~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N20
dffeas \regFile~380 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~380 .is_wysiwyg = "true";
defparam \regFile~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N20
dffeas \regFile~284 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~284 .is_wysiwyg = "true";
defparam \regFile~284 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N18
cyclonev_lcell_comb \regFile~2413 (
// Equation(s):
// \regFile~2413_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~284_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~316_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~348_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~380_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~348_q ),
	.datad(!\regFile~316_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~380_q ),
	.datag(!\regFile~284_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2413 .extended_lut = "on";
defparam \regFile~2413 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2413 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N35
dffeas \regFile~412 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~412 .is_wysiwyg = "true";
defparam \regFile~412 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N33
cyclonev_lcell_comb \regFile~1476 (
// Equation(s):
// \regFile~1476_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2413_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2413_combout  & ((\regFile~412_q ))) # (\regFile~2413_combout  & (\regFile~444_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2413_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2413_combout  & (\regFile~476_q )) # (\regFile~2413_combout  & ((\regFile~508_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~444_q ),
	.datac(!\regFile~476_q ),
	.datad(!\regFile~508_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2413_combout ),
	.datag(!\regFile~412_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1476 .extended_lut = "on";
defparam \regFile~1476 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1476 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N31
dffeas \regFile~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~252 .is_wysiwyg = "true";
defparam \regFile~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N50
dffeas \regFile~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~220 .is_wysiwyg = "true";
defparam \regFile~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N56
dffeas \regFile~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~92 .is_wysiwyg = "true";
defparam \regFile~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N19
dffeas \regFile~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~124 .is_wysiwyg = "true";
defparam \regFile~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \regFile~60feeder (
// Equation(s):
// \regFile~60feeder_combout  = ( \writeData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~60feeder .extended_lut = "off";
defparam \regFile~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N44
dffeas \regFile~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~60 .is_wysiwyg = "true";
defparam \regFile~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \regFile~2412 (
// Equation(s):
// \regFile~2412_combout  = ( \regFile~124_q  & ( \regFile~60_q  & ( ((!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & \regFile~92_q ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~124_q  & ( \regFile~60_q  & ( (!\readAddr1[2]~input_o  & 
// ((!\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ))) # (\readAddr1[1]~input_o  & (\regFile~92_q  & !\readAddr1[0]~input_o )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( \regFile~124_q  & ( !\regFile~60_q  & ( 
// (!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ) # (\regFile~92_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~124_q  & ( !\regFile~60_q  & ( (!\readAddr1[2]~input_o  & 
// (\readAddr1[1]~input_o  & (\regFile~92_q  & !\readAddr1[0]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\regFile~92_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~124_q ),
	.dataf(!\regFile~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2412 .extended_lut = "off";
defparam \regFile~2412 .lut_mask = 64'h0255027702DD02FF;
defparam \regFile~2412 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N26
dffeas \regFile~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~188 .is_wysiwyg = "true";
defparam \regFile~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N20
dffeas \regFile~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~156 .is_wysiwyg = "true";
defparam \regFile~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N18
cyclonev_lcell_comb \regFile~1472 (
// Equation(s):
// \regFile~1472_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2412_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2412_combout  & (\regFile~156_q )) # (\regFile~2412_combout  & ((\regFile~188_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2412_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2412_combout  & (((\regFile~220_q )))) # (\regFile~2412_combout  & (\regFile~252_q )))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~252_q ),
	.datac(!\regFile~220_q ),
	.datad(!\regFile~2412_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~188_q ),
	.datag(!\regFile~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1472 .extended_lut = "on";
defparam \regFile~1472 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1472 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \readData1~12 (
// Equation(s):
// \readData1~12_combout  = ( !\readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1472_combout )) # (\readAddr1[3]~input_o  & ((\regFile~1476_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & ((\regFile~1480_combout ))) # (\readAddr1[3]~input_o  & (\regFile~1484_combout ))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\regFile~1484_combout ),
	.datac(!\regFile~1480_combout ),
	.datad(!\regFile~1476_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\regFile~1472_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~12 .extended_lut = "on";
defparam \readData1~12 .lut_mask = 64'h0A5F1B1B00000000;
defparam \readData1~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \writeData[29]~input (
	.i(writeData[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[29]~input_o ));
// synopsys translate_off
defparam \writeData[29]~input .bus_hold = "false";
defparam \writeData[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \regFile~701feeder (
// Equation(s):
// \regFile~701feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~701feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~701feeder .extended_lut = "off";
defparam \regFile~701feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~701feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N35
dffeas \regFile~701 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~701 .is_wysiwyg = "true";
defparam \regFile~701 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \regFile~765feeder (
// Equation(s):
// \regFile~765feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~765feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~765feeder .extended_lut = "off";
defparam \regFile~765feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~765feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N29
dffeas \regFile~765 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~765 .is_wysiwyg = "true";
defparam \regFile~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N44
dffeas \regFile~733 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~733 .is_wysiwyg = "true";
defparam \regFile~733 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \regFile~637feeder (
// Equation(s):
// \regFile~637feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~637feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~637feeder .extended_lut = "off";
defparam \regFile~637feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~637feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N20
dffeas \regFile~637 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~637 .is_wysiwyg = "true";
defparam \regFile~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N44
dffeas \regFile~605 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~605 .is_wysiwyg = "true";
defparam \regFile~605 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N24
cyclonev_lcell_comb \regFile~573feeder (
// Equation(s):
// \regFile~573feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~573feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~573feeder .extended_lut = "off";
defparam \regFile~573feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~573feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N25
dffeas \regFile~573 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~573 .is_wysiwyg = "true";
defparam \regFile~573 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N20
dffeas \regFile~541 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~541 .is_wysiwyg = "true";
defparam \regFile~541 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N18
cyclonev_lcell_comb \regFile~2430 (
// Equation(s):
// \regFile~2430_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~541_q )) # (\readAddr1[0]~input_o  & ((\regFile~573_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & (((!\readAddr1[0]~input_o  & ((\regFile~605_q ))) # (\readAddr1[0]~input_o  & (\regFile~637_q ))))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~637_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~605_q ),
	.datad(!\regFile~573_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[0]~input_o ),
	.datag(!\regFile~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2430 .extended_lut = "on";
defparam \regFile~2430 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regFile~2430 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N56
dffeas \regFile~669 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~669 .is_wysiwyg = "true";
defparam \regFile~669 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \regFile~1496 (
// Equation(s):
// \regFile~1496_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2430_combout  & (((\regFile~669_q  & \readAddr1[2]~input_o )))) # (\regFile~2430_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~701_q )))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2430_combout  & (((\regFile~733_q  & \readAddr1[2]~input_o )))) # (\regFile~2430_combout  & (((!\readAddr1[2]~input_o )) # (\regFile~765_q )))) ) )

	.dataa(!\regFile~701_q ),
	.datab(!\regFile~765_q ),
	.datac(!\regFile~733_q ),
	.datad(!\regFile~2430_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1496 .extended_lut = "on";
defparam \regFile~1496 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1496 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N51
cyclonev_lcell_comb \regFile~957feeder (
// Equation(s):
// \regFile~957feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~957feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~957feeder .extended_lut = "off";
defparam \regFile~957feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~957feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N52
dffeas \regFile~957 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~957 .is_wysiwyg = "true";
defparam \regFile~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \regFile~989 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~989 .is_wysiwyg = "true";
defparam \regFile~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N44
dffeas \regFile~861 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~861 .is_wysiwyg = "true";
defparam \regFile~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N5
dffeas \regFile~893 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~893 .is_wysiwyg = "true";
defparam \regFile~893 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \regFile~829feeder (
// Equation(s):
// \regFile~829feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~829feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~829feeder .extended_lut = "off";
defparam \regFile~829feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~829feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N20
dffeas \regFile~829 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~829 .is_wysiwyg = "true";
defparam \regFile~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \regFile~797 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~797 .is_wysiwyg = "true";
defparam \regFile~797 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \regFile~2434 (
// Equation(s):
// \regFile~2434_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~797_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~829_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~861_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~893_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~861_q ),
	.datad(!\regFile~893_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~829_q ),
	.datag(!\regFile~797_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2434 .extended_lut = "on";
defparam \regFile~2434 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2434 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \regFile~1021feeder (
// Equation(s):
// \regFile~1021feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1021feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1021feeder .extended_lut = "off";
defparam \regFile~1021feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1021feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N26
dffeas \regFile~1021 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1021feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1021 .is_wysiwyg = "true";
defparam \regFile~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \regFile~925 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~925 .is_wysiwyg = "true";
defparam \regFile~925 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \regFile~1500 (
// Equation(s):
// \regFile~1500_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2434_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2434_combout  & (((\regFile~925_q )))) # (\regFile~2434_combout  & (\regFile~957_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2434_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2434_combout  & (\regFile~989_q )) # (\regFile~2434_combout  & ((\regFile~1021_q )))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~957_q ),
	.datac(!\regFile~989_q ),
	.datad(!\regFile~2434_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~1021_q ),
	.datag(!\regFile~925_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1500 .extended_lut = "on";
defparam \regFile~1500 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regFile~1500 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N52
dffeas \regFile~445 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~445 .is_wysiwyg = "true";
defparam \regFile~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N14
dffeas \regFile~477 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~477 .is_wysiwyg = "true";
defparam \regFile~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N46
dffeas \regFile~509 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~509 .is_wysiwyg = "true";
defparam \regFile~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N20
dffeas \regFile~349 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~349 .is_wysiwyg = "true";
defparam \regFile~349 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N3
cyclonev_lcell_comb \regFile~317feeder (
// Equation(s):
// \regFile~317feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~317feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~317feeder .extended_lut = "off";
defparam \regFile~317feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~317feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N4
dffeas \regFile~317 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~317 .is_wysiwyg = "true";
defparam \regFile~317 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N27
cyclonev_lcell_comb \regFile~381feeder (
// Equation(s):
// \regFile~381feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~381feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~381feeder .extended_lut = "off";
defparam \regFile~381feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~381feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N29
dffeas \regFile~381 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~381 .is_wysiwyg = "true";
defparam \regFile~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N2
dffeas \regFile~285 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~285 .is_wysiwyg = "true";
defparam \regFile~285 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N0
cyclonev_lcell_comb \regFile~2426 (
// Equation(s):
// \regFile~2426_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~285_q )) # (\readAddr1[0]~input_o  & (((\regFile~317_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~349_q )) # (\readAddr1[0]~input_o  & (((\regFile~381_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~349_q ),
	.datad(!\regFile~317_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~381_q ),
	.datag(!\regFile~285_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2426 .extended_lut = "on";
defparam \regFile~2426 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N56
dffeas \regFile~413 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~413 .is_wysiwyg = "true";
defparam \regFile~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \regFile~1492 (
// Equation(s):
// \regFile~1492_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2426_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2426_combout  & ((\regFile~413_q ))) # (\regFile~2426_combout  & (\regFile~445_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2426_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2426_combout  & (\regFile~477_q )) # (\regFile~2426_combout  & ((\regFile~509_q )))))) ) )

	.dataa(!\regFile~445_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~477_q ),
	.datad(!\regFile~509_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2426_combout ),
	.datag(!\regFile~413_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1492 .extended_lut = "on";
defparam \regFile~1492 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1492 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N54
cyclonev_lcell_comb \regFile~189feeder (
// Equation(s):
// \regFile~189feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~189feeder .extended_lut = "off";
defparam \regFile~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N56
dffeas \regFile~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~189 .is_wysiwyg = "true";
defparam \regFile~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N8
dffeas \regFile~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~221 .is_wysiwyg = "true";
defparam \regFile~221 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \regFile~253feeder (
// Equation(s):
// \regFile~253feeder_combout  = ( \writeData[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~253feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~253feeder .extended_lut = "off";
defparam \regFile~253feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~253feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N41
dffeas \regFile~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~253 .is_wysiwyg = "true";
defparam \regFile~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N50
dffeas \regFile~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~61 .is_wysiwyg = "true";
defparam \regFile~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N19
dffeas \regFile~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~125 .is_wysiwyg = "true";
defparam \regFile~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N26
dffeas \regFile~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~93 .is_wysiwyg = "true";
defparam \regFile~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \regFile~2425 (
// Equation(s):
// \regFile~2425_combout  = ( \regFile~125_q  & ( \regFile~93_q  & ( (!\readAddr1[2]~input_o  & (((\regFile~61_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~125_q  & ( 
// \regFile~93_q  & ( (!\readAddr1[1]~input_o  & (\readAddr1[0]~input_o  & ((\readAddr1[2]~input_o ) # (\regFile~61_q )))) # (\readAddr1[1]~input_o  & ((!\readAddr1[2]~input_o  $ (\readAddr1[0]~input_o )))) ) ) ) # ( \regFile~125_q  & ( !\regFile~93_q  & ( 
// (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\readAddr1[1]~input_o )) # (\regFile~61_q ))) ) ) ) # ( !\regFile~125_q  & ( !\regFile~93_q  & ( (\readAddr1[0]~input_o  & (((\regFile~61_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) 
// ) )

	.dataa(!\regFile~61_q ),
	.datab(!\readAddr1[1]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\regFile~125_q ),
	.dataf(!\regFile~93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2425 .extended_lut = "off";
defparam \regFile~2425 .lut_mask = 64'h004F007F304F307F;
defparam \regFile~2425 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N8
dffeas \regFile~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~157 .is_wysiwyg = "true";
defparam \regFile~157 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \regFile~1488 (
// Equation(s):
// \regFile~1488_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2425_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2425_combout  & ((\regFile~157_q ))) # (\regFile~2425_combout  & (\regFile~189_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2425_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2425_combout  & (\regFile~221_q )) # (\regFile~2425_combout  & ((\regFile~253_q )))))) ) )

	.dataa(!\regFile~189_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~221_q ),
	.datad(!\regFile~253_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2425_combout ),
	.datag(!\regFile~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1488 .extended_lut = "on";
defparam \regFile~1488 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1488 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \readData1~8 (
// Equation(s):
// \readData1~8_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1488_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1492_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1496_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1500_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\readAddr1[3]~input_o ),
	.datac(!\regFile~1496_combout ),
	.datad(!\regFile~1500_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1492_combout ),
	.datag(!\regFile~1488_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~8 .extended_lut = "on";
defparam \readData1~8 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData1~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \writeData[30]~input (
	.i(writeData[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[30]~input_o ));
// synopsys translate_off
defparam \writeData[30]~input .bus_hold = "false";
defparam \writeData[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \regFile~766 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~766 .is_wysiwyg = "true";
defparam \regFile~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N22
dffeas \regFile~702 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~702 .is_wysiwyg = "true";
defparam \regFile~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N44
dffeas \regFile~734 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~734 .is_wysiwyg = "true";
defparam \regFile~734 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \regFile~638feeder (
// Equation(s):
// \regFile~638feeder_combout  = ( \writeData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~638feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~638feeder .extended_lut = "off";
defparam \regFile~638feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~638feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N26
dffeas \regFile~638 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~638 .is_wysiwyg = "true";
defparam \regFile~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N50
dffeas \regFile~606 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~606 .is_wysiwyg = "true";
defparam \regFile~606 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \regFile~574feeder (
// Equation(s):
// \regFile~574feeder_combout  = ( \writeData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~574feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~574feeder .extended_lut = "off";
defparam \regFile~574feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~574feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N44
dffeas \regFile~574 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~574 .is_wysiwyg = "true";
defparam \regFile~574 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N20
dffeas \regFile~542 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~542 .is_wysiwyg = "true";
defparam \regFile~542 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N18
cyclonev_lcell_comb \regFile~2443 (
// Equation(s):
// \regFile~2443_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[0]~input_o  & (\regFile~542_q  & ((!\readAddr1[2]~input_o )))) # (\readAddr1[0]~input_o  & (((\readAddr1[2]~input_o ) # (\regFile~574_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~606_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~638_q ))) ) )

	.dataa(!\regFile~638_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~606_q ),
	.datad(!\regFile~574_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2443 .extended_lut = "on";
defparam \regFile~2443 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2443 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N11
dffeas \regFile~670 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~670 .is_wysiwyg = "true";
defparam \regFile~670 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \regFile~1512 (
// Equation(s):
// \regFile~1512_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2443_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2443_combout  & ((\regFile~670_q ))) # (\regFile~2443_combout  & (\regFile~702_q ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2443_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2443_combout  & ((\regFile~734_q ))) # (\regFile~2443_combout  & (\regFile~766_q ))))) ) )

	.dataa(!\regFile~766_q ),
	.datab(!\regFile~702_q ),
	.datac(!\regFile~734_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2443_combout ),
	.datag(!\regFile~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1512 .extended_lut = "on";
defparam \regFile~1512 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1512 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N44
dffeas \regFile~350 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~350 .is_wysiwyg = "true";
defparam \regFile~350 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \regFile~382feeder (
// Equation(s):
// \regFile~382feeder_combout  = ( \writeData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~382feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~382feeder .extended_lut = "off";
defparam \regFile~382feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~382feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N56
dffeas \regFile~382 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~382 .is_wysiwyg = "true";
defparam \regFile~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N50
dffeas \regFile~318 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~318 .is_wysiwyg = "true";
defparam \regFile~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \regFile~286 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~286 .is_wysiwyg = "true";
defparam \regFile~286 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \regFile~2439 (
// Equation(s):
// \regFile~2439_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~286_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~318_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~350_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~382_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~350_q ),
	.datad(!\regFile~382_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~318_q ),
	.datag(!\regFile~286_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2439 .extended_lut = "on";
defparam \regFile~2439 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2439 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N32
dffeas \regFile~478 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~478 .is_wysiwyg = "true";
defparam \regFile~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N41
dffeas \regFile~510 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~510 .is_wysiwyg = "true";
defparam \regFile~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N35
dffeas \regFile~446 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~446 .is_wysiwyg = "true";
defparam \regFile~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N44
dffeas \regFile~414 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~414 .is_wysiwyg = "true";
defparam \regFile~414 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \regFile~1508 (
// Equation(s):
// \regFile~1508_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2439_combout  & (\readAddr1[2]~input_o  & (\regFile~414_q ))) # (\regFile~2439_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~446_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2439_combout  & (\readAddr1[2]~input_o  & (\regFile~478_q ))) # (\regFile~2439_combout  & ((!\readAddr1[2]~input_o ) # (((\regFile~510_q ))))) ) )

	.dataa(!\regFile~2439_combout ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~478_q ),
	.datad(!\regFile~510_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~446_q ),
	.datag(!\regFile~414_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1508 .extended_lut = "on";
defparam \regFile~1508 .lut_mask = 64'h4646465757574657;
defparam \regFile~1508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \regFile~958feeder (
// Equation(s):
// \regFile~958feeder_combout  = ( \writeData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~958feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~958feeder .extended_lut = "off";
defparam \regFile~958feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~958feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N20
dffeas \regFile~958 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~958 .is_wysiwyg = "true";
defparam \regFile~958 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \regFile~894feeder (
// Equation(s):
// \regFile~894feeder_combout  = \writeData[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~894feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~894feeder .extended_lut = "off";
defparam \regFile~894feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~894feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \regFile~894 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~894feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~894 .is_wysiwyg = "true";
defparam \regFile~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N11
dffeas \regFile~862 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~862 .is_wysiwyg = "true";
defparam \regFile~862 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \regFile~830feeder (
// Equation(s):
// \regFile~830feeder_combout  = ( \writeData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~830feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~830feeder .extended_lut = "off";
defparam \regFile~830feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~830feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \regFile~830 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~830 .is_wysiwyg = "true";
defparam \regFile~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N50
dffeas \regFile~798 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~798 .is_wysiwyg = "true";
defparam \regFile~798 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \regFile~2447 (
// Equation(s):
// \regFile~2447_combout  = ( !\readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~798_q )) # (\readAddr1[0]~input_o  & ((\regFile~830_q ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o ))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (((\regFile~862_q )))) # (\readAddr1[0]~input_o  & (\regFile~894_q )))) # (\readAddr1[2]~input_o  & ((((\readAddr1[0]~input_o ))))) ) )

	.dataa(!\regFile~894_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~862_q ),
	.datad(!\readAddr1[0]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~830_q ),
	.datag(!\regFile~798_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2447 .extended_lut = "on";
defparam \regFile~2447 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regFile~2447 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N2
dffeas \regFile~990 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~990 .is_wysiwyg = "true";
defparam \regFile~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N26
dffeas \regFile~1022 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1022 .is_wysiwyg = "true";
defparam \regFile~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N14
dffeas \regFile~926 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~926 .is_wysiwyg = "true";
defparam \regFile~926 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \regFile~1516 (
// Equation(s):
// \regFile~1516_combout  = ( !\readAddr1[1]~input_o  & ( (!\regFile~2447_combout  & (((\regFile~926_q  & (\readAddr1[2]~input_o ))))) # (\regFile~2447_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~958_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// ((!\regFile~2447_combout  & (\regFile~990_q  & (\readAddr1[2]~input_o ))) # (\regFile~2447_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~1022_q ))))) ) )

	.dataa(!\regFile~958_q ),
	.datab(!\regFile~2447_combout ),
	.datac(!\regFile~990_q ),
	.datad(!\readAddr1[2]~input_o ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~1022_q ),
	.datag(!\regFile~926_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1516 .extended_lut = "on";
defparam \regFile~1516 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \regFile~254feeder (
// Equation(s):
// \regFile~254feeder_combout  = ( \writeData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~254feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~254feeder .extended_lut = "off";
defparam \regFile~254feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~254feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N2
dffeas \regFile~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~254 .is_wysiwyg = "true";
defparam \regFile~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N50
dffeas \regFile~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~222 .is_wysiwyg = "true";
defparam \regFile~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \regFile~190feeder (
// Equation(s):
// \regFile~190feeder_combout  = ( \writeData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~190feeder .extended_lut = "off";
defparam \regFile~190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N26
dffeas \regFile~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~190 .is_wysiwyg = "true";
defparam \regFile~190 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \regFile~62feeder (
// Equation(s):
// \regFile~62feeder_combout  = ( \writeData[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~62feeder .extended_lut = "off";
defparam \regFile~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N25
dffeas \regFile~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~62 .is_wysiwyg = "true";
defparam \regFile~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N8
dffeas \regFile~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~126 .is_wysiwyg = "true";
defparam \regFile~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N44
dffeas \regFile~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~94 .is_wysiwyg = "true";
defparam \regFile~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \regFile~2438 (
// Equation(s):
// \regFile~2438_combout  = ( \regFile~126_q  & ( \regFile~94_q  & ( (!\readAddr1[2]~input_o  & (((\regFile~62_q  & \readAddr1[0]~input_o )) # (\readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~126_q  & ( 
// \regFile~94_q  & ( (!\readAddr1[0]~input_o  & (((!\readAddr1[2]~input_o  & \readAddr1[1]~input_o )))) # (\readAddr1[0]~input_o  & (((\regFile~62_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) ) ) # ( \regFile~126_q  & ( !\regFile~94_q  & ( 
// (\readAddr1[0]~input_o  & (((\readAddr1[1]~input_o ) # (\readAddr1[2]~input_o )) # (\regFile~62_q ))) ) ) ) # ( !\regFile~126_q  & ( !\regFile~94_q  & ( (\readAddr1[0]~input_o  & (((\regFile~62_q  & !\readAddr1[1]~input_o )) # (\readAddr1[2]~input_o ))) ) 
// ) )

	.dataa(!\regFile~62_q ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\readAddr1[2]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~126_q ),
	.dataf(!\regFile~94_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2438 .extended_lut = "off";
defparam \regFile~2438 .lut_mask = 64'h1303133313C313F3;
defparam \regFile~2438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N38
dffeas \regFile~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~158 .is_wysiwyg = "true";
defparam \regFile~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \regFile~1504 (
// Equation(s):
// \regFile~1504_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2438_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2438_combout  & (\regFile~158_q )) # (\regFile~2438_combout  & ((\regFile~190_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2438_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2438_combout  & ((\regFile~222_q ))) # (\regFile~2438_combout  & (\regFile~254_q ))))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~254_q ),
	.datac(!\regFile~222_q ),
	.datad(!\regFile~190_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~2438_combout ),
	.datag(!\regFile~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1504 .extended_lut = "on";
defparam \regFile~1504 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \readData1~4 (
// Equation(s):
// \readData1~4_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1504_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1508_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1512_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1516_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1512_combout ),
	.datad(!\regFile~1508_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1516_combout ),
	.datag(!\regFile~1504_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~4 .extended_lut = "on";
defparam \readData1~4 .lut_mask = 64'h084C0808084C4C4C;
defparam \readData1~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \writeData[31]~input (
	.i(writeData[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeData[31]~input_o ));
// synopsys translate_off
defparam \writeData[31]~input .bus_hold = "false";
defparam \writeData[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N36
cyclonev_lcell_comb \regFile~703feeder (
// Equation(s):
// \regFile~703feeder_combout  = ( \writeData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~703feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~703feeder .extended_lut = "off";
defparam \regFile~703feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~703feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N38
dffeas \regFile~703 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~703 .is_wysiwyg = "true";
defparam \regFile~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N14
dffeas \regFile~735 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~735 .is_wysiwyg = "true";
defparam \regFile~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N32
dffeas \regFile~607 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~607 .is_wysiwyg = "true";
defparam \regFile~607 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N24
cyclonev_lcell_comb \regFile~639feeder (
// Equation(s):
// \regFile~639feeder_combout  = ( \writeData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~639feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~639feeder .extended_lut = "off";
defparam \regFile~639feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~639feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N26
dffeas \regFile~639 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~639feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~639 .is_wysiwyg = "true";
defparam \regFile~639 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N24
cyclonev_lcell_comb \regFile~575feeder (
// Equation(s):
// \regFile~575feeder_combout  = ( \writeData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~575feeder .extended_lut = "off";
defparam \regFile~575feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~575feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N26
dffeas \regFile~575 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~575 .is_wysiwyg = "true";
defparam \regFile~575 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N44
dffeas \regFile~543 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~543 .is_wysiwyg = "true";
defparam \regFile~543 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N42
cyclonev_lcell_comb \regFile~2456 (
// Equation(s):
// \regFile~2456_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~543_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~575_q ))) # (\readAddr1[2]~input_o ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (!\readAddr1[2]~input_o  & (\regFile~607_q ))) # (\readAddr1[0]~input_o  & ((((\regFile~639_q ))) # (\readAddr1[2]~input_o ))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~607_q ),
	.datad(!\regFile~639_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~575_q ),
	.datag(!\regFile~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2456 .extended_lut = "on";
defparam \regFile~2456 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N42
cyclonev_lcell_comb \regFile~767feeder (
// Equation(s):
// \regFile~767feeder_combout  = ( \writeData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~767feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~767feeder .extended_lut = "off";
defparam \regFile~767feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~767feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N44
dffeas \regFile~767 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~767 .is_wysiwyg = "true";
defparam \regFile~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N32
dffeas \regFile~671 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~671 .is_wysiwyg = "true";
defparam \regFile~671 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N30
cyclonev_lcell_comb \regFile~1528 (
// Equation(s):
// \regFile~1528_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2456_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2456_combout  & (((\regFile~671_q )))) # (\regFile~2456_combout  & (\regFile~703_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2456_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2456_combout  & (\regFile~735_q )) # (\regFile~2456_combout  & ((\regFile~767_q )))))) ) )

	.dataa(!\regFile~703_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~735_q ),
	.datad(!\regFile~2456_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~767_q ),
	.datag(!\regFile~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1528 .extended_lut = "on";
defparam \regFile~1528 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1528 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N40
dffeas \regFile~511 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~511 .is_wysiwyg = "true";
defparam \regFile~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \regFile~351 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~351 .is_wysiwyg = "true";
defparam \regFile~351 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N12
cyclonev_lcell_comb \regFile~319feeder (
// Equation(s):
// \regFile~319feeder_combout  = ( \writeData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~319feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~319feeder .extended_lut = "off";
defparam \regFile~319feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~319feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N13
dffeas \regFile~319 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~319 .is_wysiwyg = "true";
defparam \regFile~319 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N18
cyclonev_lcell_comb \regFile~383feeder (
// Equation(s):
// \regFile~383feeder_combout  = ( \writeData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~383feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~383feeder .extended_lut = "off";
defparam \regFile~383feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~383feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N19
dffeas \regFile~383 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~383 .is_wysiwyg = "true";
defparam \regFile~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N2
dffeas \regFile~287 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~287 .is_wysiwyg = "true";
defparam \regFile~287 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \regFile~2452 (
// Equation(s):
// \regFile~2452_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~287_q )) # (\readAddr1[0]~input_o  & (((\regFile~319_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((!\readAddr1[0]~input_o  & (\regFile~351_q )) # (\readAddr1[0]~input_o  & (((\regFile~383_q )))))) # (\readAddr1[2]~input_o  & (\readAddr1[0]~input_o )) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\readAddr1[0]~input_o ),
	.datac(!\regFile~351_q ),
	.datad(!\regFile~319_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~383_q ),
	.datag(!\regFile~287_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2452 .extended_lut = "on";
defparam \regFile~2452 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2452 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \regFile~479 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~479 .is_wysiwyg = "true";
defparam \regFile~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N5
dffeas \regFile~447 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~447 .is_wysiwyg = "true";
defparam \regFile~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N44
dffeas \regFile~415 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~415 .is_wysiwyg = "true";
defparam \regFile~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \regFile~1524 (
// Equation(s):
// \regFile~1524_combout  = ( !\readAddr1[1]~input_o  & ( ((!\regFile~2452_combout  & (\regFile~415_q  & ((\readAddr1[2]~input_o )))) # (\regFile~2452_combout  & (((!\readAddr1[2]~input_o ) # (\regFile~447_q ))))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\regFile~2452_combout  & (((\regFile~479_q  & ((\readAddr1[2]~input_o )))))) # (\regFile~2452_combout  & ((((!\readAddr1[2]~input_o ))) # (\regFile~511_q ))) ) )

	.dataa(!\regFile~511_q ),
	.datab(!\regFile~2452_combout ),
	.datac(!\regFile~479_q ),
	.datad(!\regFile~447_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~415_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1524 .extended_lut = "on";
defparam \regFile~1524 .lut_mask = 64'h333333330C3F1D1D;
defparam \regFile~1524 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N45
cyclonev_lcell_comb \regFile~1023feeder (
// Equation(s):
// \regFile~1023feeder_combout  = ( \writeData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1023feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1023feeder .extended_lut = "off";
defparam \regFile~1023feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~1023feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N47
dffeas \regFile~1023 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~1023feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~1023 .is_wysiwyg = "true";
defparam \regFile~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N50
dffeas \regFile~991 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~991 .is_wysiwyg = "true";
defparam \regFile~991 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \regFile~831feeder (
// Equation(s):
// \regFile~831feeder_combout  = \writeData[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~831feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~831feeder .extended_lut = "off";
defparam \regFile~831feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~831feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N50
dffeas \regFile~831 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~831 .is_wysiwyg = "true";
defparam \regFile~831 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N26
dffeas \regFile~863 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~863 .is_wysiwyg = "true";
defparam \regFile~863 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \regFile~895feeder (
// Equation(s):
// \regFile~895feeder_combout  = \writeData[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writeData[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~895feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~895feeder .extended_lut = "off";
defparam \regFile~895feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile~895feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N1
dffeas \regFile~895 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~895 .is_wysiwyg = "true";
defparam \regFile~895 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \regFile~799 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~799 .is_wysiwyg = "true";
defparam \regFile~799 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \regFile~2460 (
// Equation(s):
// \regFile~2460_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[0]~input_o  & (((\regFile~799_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ))) # (\regFile~831_q ))) ) ) # ( \readAddr1[1]~input_o  & ( 
// (!\readAddr1[0]~input_o  & (((\regFile~863_q  & ((!\readAddr1[2]~input_o )))))) # (\readAddr1[0]~input_o  & ((((\readAddr1[2]~input_o ) # (\regFile~895_q ))))) ) )

	.dataa(!\readAddr1[0]~input_o ),
	.datab(!\regFile~831_q ),
	.datac(!\regFile~863_q ),
	.datad(!\regFile~895_q ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\readAddr1[2]~input_o ),
	.datag(!\regFile~799_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2460 .extended_lut = "on";
defparam \regFile~2460 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regFile~2460 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N27
cyclonev_lcell_comb \regFile~959feeder (
// Equation(s):
// \regFile~959feeder_combout  = ( \writeData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~959feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~959feeder .extended_lut = "off";
defparam \regFile~959feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile~959feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N29
dffeas \regFile~959 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~959 .is_wysiwyg = "true";
defparam \regFile~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N38
dffeas \regFile~927 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~927 .is_wysiwyg = "true";
defparam \regFile~927 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \regFile~1532 (
// Equation(s):
// \regFile~1532_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2460_combout ))))) # (\readAddr1[2]~input_o  & (((!\regFile~2460_combout  & (\regFile~927_q )) # (\regFile~2460_combout  & ((\regFile~959_q )))))) ) ) # ( 
// \readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2460_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2460_combout  & (((\regFile~991_q )))) # (\regFile~2460_combout  & (\regFile~1023_q )))) ) )

	.dataa(!\readAddr1[2]~input_o ),
	.datab(!\regFile~1023_q ),
	.datac(!\regFile~991_q ),
	.datad(!\regFile~2460_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~959_q ),
	.datag(!\regFile~927_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1532 .extended_lut = "on";
defparam \regFile~1532 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N49
dffeas \regFile~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~191 .is_wysiwyg = "true";
defparam \regFile~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N50
dffeas \regFile~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~223 .is_wysiwyg = "true";
defparam \regFile~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N26
dffeas \regFile~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~95 .is_wysiwyg = "true";
defparam \regFile~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N50
dffeas \regFile~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~127 .is_wysiwyg = "true";
defparam \regFile~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N44
dffeas \regFile~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~63 .is_wysiwyg = "true";
defparam \regFile~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \regFile~2451 (
// Equation(s):
// \regFile~2451_combout  = ( \regFile~127_q  & ( \regFile~63_q  & ( ((\regFile~95_q  & (!\readAddr1[2]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[0]~input_o ) ) ) ) # ( !\regFile~127_q  & ( \regFile~63_q  & ( (!\readAddr1[2]~input_o  & 
// ((!\readAddr1[0]~input_o  & (\regFile~95_q  & \readAddr1[1]~input_o )) # (\readAddr1[0]~input_o  & ((!\readAddr1[1]~input_o ))))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( \regFile~127_q  & ( !\regFile~63_q  & ( 
// (!\readAddr1[2]~input_o  & (\readAddr1[1]~input_o  & ((\readAddr1[0]~input_o ) # (\regFile~95_q )))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) ) # ( !\regFile~127_q  & ( !\regFile~63_q  & ( (!\readAddr1[2]~input_o  & (\regFile~95_q  & 
// (!\readAddr1[0]~input_o  & \readAddr1[1]~input_o ))) # (\readAddr1[2]~input_o  & (((\readAddr1[0]~input_o )))) ) ) )

	.dataa(!\regFile~95_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\readAddr1[0]~input_o ),
	.datad(!\readAddr1[1]~input_o ),
	.datae(!\regFile~127_q ),
	.dataf(!\regFile~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2451 .extended_lut = "off";
defparam \regFile~2451 .lut_mask = 64'h0343034F0F430F4F;
defparam \regFile~2451 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N30
cyclonev_lcell_comb \regFile~255feeder (
// Equation(s):
// \regFile~255feeder_combout  = \writeData[31]~input_o 

	.dataa(gnd),
	.datab(!\writeData[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~255feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~255feeder .extended_lut = "off";
defparam \regFile~255feeder .lut_mask = 64'h3333333333333333;
defparam \regFile~255feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N32
dffeas \regFile~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~255 .is_wysiwyg = "true";
defparam \regFile~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N38
dffeas \regFile~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile~159 .is_wysiwyg = "true";
defparam \regFile~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \regFile~1520 (
// Equation(s):
// \regFile~1520_combout  = ( !\readAddr1[1]~input_o  & ( (!\readAddr1[2]~input_o  & ((((\regFile~2451_combout ))))) # (\readAddr1[2]~input_o  & ((!\regFile~2451_combout  & (((\regFile~159_q )))) # (\regFile~2451_combout  & (\regFile~191_q )))) ) ) # ( 
// \readAddr1[1]~input_o  & ( ((!\readAddr1[2]~input_o  & (((\regFile~2451_combout )))) # (\readAddr1[2]~input_o  & ((!\regFile~2451_combout  & (\regFile~223_q )) # (\regFile~2451_combout  & ((\regFile~255_q )))))) ) )

	.dataa(!\regFile~191_q ),
	.datab(!\readAddr1[2]~input_o ),
	.datac(!\regFile~223_q ),
	.datad(!\regFile~2451_combout ),
	.datae(!\readAddr1[1]~input_o ),
	.dataf(!\regFile~255_q ),
	.datag(!\regFile~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1520 .extended_lut = "on";
defparam \regFile~1520 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \readData1~0 (
// Equation(s):
// \readData1~0_combout  = ( !\readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\readAddr1[3]~input_o  & (\regFile~1520_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1524_combout )))))) ) ) # ( \readAddr1[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\readAddr1[3]~input_o  & (\regFile~1528_combout )) # (\readAddr1[3]~input_o  & (((\regFile~1532_combout )))))) ) )

	.dataa(!\readAddr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\regFile~1528_combout ),
	.datad(!\regFile~1524_combout ),
	.datae(!\readAddr1[4]~input_o ),
	.dataf(!\regFile~1532_combout ),
	.datag(!\regFile~1520_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData1~0 .extended_lut = "on";
defparam \readData1~0 .lut_mask = 64'h084C0808084C4C4C;
defparam \readData1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \readAddr2[0]~input (
	.i(readAddr2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr2[0]~input_o ));
// synopsys translate_off
defparam \readAddr2[0]~input .bus_hold = "false";
defparam \readAddr2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \readAddr2[2]~input (
	.i(readAddr2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr2[2]~input_o ));
// synopsys translate_off
defparam \readAddr2[2]~input .bus_hold = "false";
defparam \readAddr2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \readAddr2[1]~input (
	.i(readAddr2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr2[1]~input_o ));
// synopsys translate_off
defparam \readAddr2[1]~input .bus_hold = "false";
defparam \readAddr2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \regFile~2465 (
// Equation(s):
// \regFile~2465_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~256_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~288_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~320_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~352_q ))) ) )

	.dataa(!\regFile~352_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~320_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~288_q ),
	.datag(!\regFile~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2465 .extended_lut = "on";
defparam \regFile~2465 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2465 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N54
cyclonev_lcell_comb \regFile~1540 (
// Equation(s):
// \regFile~1540_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2465_combout  & (\regFile~384_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2465_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~416_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2465_combout  & (((\regFile~448_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2465_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~480_q ))) ) )

	.dataa(!\regFile~480_q ),
	.datab(!\regFile~2465_combout ),
	.datac(!\regFile~448_q ),
	.datad(!\regFile~416_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1540 .extended_lut = "on";
defparam \regFile~1540 .lut_mask = 64'h333333330C3F1D1D;
defparam \regFile~1540 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \readAddr2[3]~input (
	.i(readAddr2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr2[3]~input_o ));
// synopsys translate_off
defparam \readAddr2[3]~input .bus_hold = "false";
defparam \readAddr2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N54
cyclonev_lcell_comb \regFile~2469 (
// Equation(s):
// \regFile~2469_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~512_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~544_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~576_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~608_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~576_q ),
	.datad(!\regFile~544_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~608_q ),
	.datag(!\regFile~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2469_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2469 .extended_lut = "on";
defparam \regFile~2469 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2469 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \regFile~1544 (
// Equation(s):
// \regFile~1544_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2469_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2469_combout  & ((\regFile~640_q ))) # (\regFile~2469_combout  & (\regFile~672_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2469_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2469_combout  & (\regFile~704_q )) # (\regFile~2469_combout  & ((\regFile~736_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~672_q ),
	.datac(!\regFile~704_q ),
	.datad(!\regFile~736_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2469_combout ),
	.datag(!\regFile~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1544 .extended_lut = "on";
defparam \regFile~1544 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1544 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N48
cyclonev_lcell_comb \regFile~2473 (
// Equation(s):
// \regFile~2473_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~768_q )) # (\readAddr2[0]~input_o  & (((\regFile~800_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~832_q )) # (\readAddr2[0]~input_o  & (((\regFile~864_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~832_q ),
	.datad(!\regFile~800_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~864_q ),
	.datag(!\regFile~768_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2473_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2473 .extended_lut = "on";
defparam \regFile~2473 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2473 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N18
cyclonev_lcell_comb \regFile~1548 (
// Equation(s):
// \regFile~1548_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2473_combout  & (((\regFile~896_q  & \readAddr2[2]~input_o )))) # (\regFile~2473_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~928_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2473_combout  & (((\regFile~960_q  & \readAddr2[2]~input_o )))) # (\regFile~2473_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~992_q )))) ) )

	.dataa(!\regFile~992_q ),
	.datab(!\regFile~928_q ),
	.datac(!\regFile~960_q ),
	.datad(!\regFile~2473_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~896_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1548 .extended_lut = "on";
defparam \regFile~1548 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1548 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \readAddr2[4]~input (
	.i(readAddr2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readAddr2[4]~input_o ));
// synopsys translate_off
defparam \readAddr2[4]~input .bus_hold = "false";
defparam \readAddr2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N48
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !\readAddr2[0]~input_o  & ( (!\readAddr2[4]~input_o  & (!\readAddr2[3]~input_o  & (!\readAddr2[1]~input_o  & !\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[4]~input_o ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8000000080000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \regFile~2464 (
// Equation(s):
// \regFile~2464_combout  = ( \regFile~64_q  & ( \regFile~32_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o )) # (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~96_q ))))) # (\readAddr2[2]~input_o  & 
// (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~64_q  & ( \regFile~32_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~96_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~64_q  & ( !\regFile~32_q  & ( (!\readAddr2[2]~input_o  
// & (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~96_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~64_q  & ( !\regFile~32_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & \regFile~96_q )) 
// # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\regFile~96_q ),
	.datae(!\regFile~64_q ),
	.dataf(!\regFile~32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2464 .extended_lut = "off";
defparam \regFile~2464 .lut_mask = 64'h050725270D0F2D2F;
defparam \regFile~2464 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \regFile~1536 (
// Equation(s):
// \regFile~1536_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2464_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2464_combout  & ((\regFile~128_q ))) # (\regFile~2464_combout  & (\regFile~160_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2464_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2464_combout  & ((\regFile~192_q ))) # (\regFile~2464_combout  & (\regFile~224_q ))))) ) )

	.dataa(!\regFile~224_q ),
	.datab(!\regFile~160_q ),
	.datac(!\regFile~192_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2464_combout ),
	.datag(!\regFile~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1536 .extended_lut = "on";
defparam \regFile~1536 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1536 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N48
cyclonev_lcell_comb \readData2~124 (
// Equation(s):
// \readData2~124_combout  = ( !\readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & ((\regFile~1536_combout ))) # (\readAddr2[3]~input_o  & (\regFile~1540_combout ))))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1544_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1548_combout )))))) ) )

	.dataa(!\regFile~1540_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1544_combout ),
	.datad(!\regFile~1548_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\regFile~1536_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~124 .extended_lut = "on";
defparam \readData2~124 .lut_mask = 64'h1D1D0C3F00000000;
defparam \readData2~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \regFile~2478 (
// Equation(s):
// \regFile~2478_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~257_q ))) # (\readAddr2[0]~input_o  & (\regFile~289_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~321_q ))) # (\readAddr2[0]~input_o  & (\regFile~353_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~289_q ),
	.datab(!\regFile~353_q ),
	.datac(!\regFile~321_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2478 .extended_lut = "on";
defparam \regFile~2478 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regFile~2478 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N0
cyclonev_lcell_comb \regFile~1556 (
// Equation(s):
// \regFile~1556_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2478_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2478_combout  & ((\regFile~385_q ))) # (\regFile~2478_combout  & (\regFile~417_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2478_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2478_combout  & (\regFile~449_q )) # (\regFile~2478_combout  & ((\regFile~481_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~417_q ),
	.datac(!\regFile~449_q ),
	.datad(!\regFile~481_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2478_combout ),
	.datag(!\regFile~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1556 .extended_lut = "on";
defparam \regFile~1556 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1556 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N0
cyclonev_lcell_comb \regFile~2482 (
// Equation(s):
// \regFile~2482_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~513_q )) # (\readAddr2[0]~input_o  & ((\regFile~545_q ))))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~577_q ))) # (\readAddr2[0]~input_o  & (\regFile~609_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~609_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~577_q ),
	.datad(!\regFile~545_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2482 .extended_lut = "on";
defparam \regFile~2482 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regFile~2482 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N30
cyclonev_lcell_comb \regFile~1560 (
// Equation(s):
// \regFile~1560_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2482_combout  & (((\regFile~641_q  & \readAddr2[2]~input_o )))) # (\regFile~2482_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~673_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2482_combout  & (((\regFile~705_q  & \readAddr2[2]~input_o )))) # (\regFile~2482_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~737_q )))) ) )

	.dataa(!\regFile~737_q ),
	.datab(!\regFile~673_q ),
	.datac(!\regFile~705_q ),
	.datad(!\regFile~2482_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1560 .extended_lut = "on";
defparam \regFile~1560 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \regFile~2486 (
// Equation(s):
// \regFile~2486_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~769_q )) # (\readAddr2[0]~input_o  & (((\regFile~801_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~833_q )) # (\readAddr2[0]~input_o  & (((\regFile~865_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~833_q ),
	.datad(!\regFile~865_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~801_q ),
	.datag(!\regFile~769_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2486 .extended_lut = "on";
defparam \regFile~2486 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2486 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \regFile~1564 (
// Equation(s):
// \regFile~1564_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2486_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2486_combout  & (\regFile~897_q )) # (\regFile~2486_combout  & ((\regFile~929_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2486_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2486_combout  & (((\regFile~961_q )))) # (\regFile~2486_combout  & (\regFile~993_q )))) ) )

	.dataa(!\regFile~993_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~961_q ),
	.datad(!\regFile~2486_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~929_q ),
	.datag(!\regFile~897_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1564 .extended_lut = "on";
defparam \regFile~1564 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \regFile~2477 (
// Equation(s):
// \regFile~2477_combout  = ( \regFile~65_q  & ( \regFile~97_q  & ( (!\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o  & \regFile~33_q )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~65_q  & ( 
// \regFile~97_q  & ( (\readAddr2[0]~input_o  & (((\regFile~33_q ) # (\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~65_q  & ( !\regFile~97_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o  & 
// \regFile~33_q )) # (\readAddr2[1]~input_o  & (!\readAddr2[0]~input_o )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~65_q  & ( !\regFile~97_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o  & \regFile~33_q )) # 
// (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\regFile~33_q ),
	.datae(!\regFile~65_q ),
	.dataf(!\regFile~97_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2477_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2477 .extended_lut = "off";
defparam \regFile~2477 .lut_mask = 64'h050D252D070F272F;
defparam \regFile~2477 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \regFile~1552 (
// Equation(s):
// \regFile~1552_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2477_combout  & (((\regFile~129_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2477_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~161_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2477_combout  & (((\regFile~193_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2477_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~225_q ))) ) )

	.dataa(!\regFile~2477_combout ),
	.datab(!\regFile~225_q ),
	.datac(!\regFile~193_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~161_q ),
	.datag(!\regFile~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1552 .extended_lut = "on";
defparam \regFile~1552 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~1552 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \readData2~120 (
// Equation(s):
// \readData2~120_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (((\regFile~1552_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1556_combout )))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1560_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1564_combout )))))) ) )

	.dataa(!\regFile~1556_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1560_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1564_combout ),
	.datag(!\regFile~1552_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~120 .extended_lut = "on";
defparam \readData2~120 .lut_mask = 64'h1D000C001D003F00;
defparam \readData2~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N54
cyclonev_lcell_comb \regFile~2495 (
// Equation(s):
// \regFile~2495_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~514_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~546_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~578_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~610_q ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~610_q ),
	.datac(!\regFile~578_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~546_q ),
	.datag(!\regFile~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2495 .extended_lut = "on";
defparam \regFile~2495 .lut_mask = 64'h0A551B555F551B55;
defparam \regFile~2495 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N54
cyclonev_lcell_comb \regFile~1576 (
// Equation(s):
// \regFile~1576_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2495_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2495_combout  & (\regFile~642_q )) # (\regFile~2495_combout  & ((\regFile~674_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2495_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2495_combout  & ((\regFile~706_q ))) # (\regFile~2495_combout  & (\regFile~738_q ))))) ) )

	.dataa(!\regFile~738_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~706_q ),
	.datad(!\regFile~674_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2495_combout ),
	.datag(!\regFile~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1576 .extended_lut = "on";
defparam \regFile~1576 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \regFile~2499 (
// Equation(s):
// \regFile~2499_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~770_q  & ((!\readAddr2[2]~input_o )))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~802_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~834_q  & ((!\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\regFile~866_q ))))) ) )

	.dataa(!\regFile~802_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~834_q ),
	.datad(!\regFile~866_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~770_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2499 .extended_lut = "on";
defparam \regFile~2499 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regFile~2499 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N18
cyclonev_lcell_comb \regFile~1580 (
// Equation(s):
// \regFile~1580_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2499_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2499_combout  & (((\regFile~898_q )))) # (\regFile~2499_combout  & (\regFile~930_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2499_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2499_combout  & (\regFile~962_q )) # (\regFile~2499_combout  & ((\regFile~994_q )))))) ) )

	.dataa(!\regFile~930_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~962_q ),
	.datad(!\regFile~2499_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~994_q ),
	.datag(!\regFile~898_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1580 .extended_lut = "on";
defparam \regFile~1580 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1580 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \regFile~2491 (
// Equation(s):
// \regFile~2491_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~258_q )) # (\readAddr2[0]~input_o  & ((\regFile~290_q ))))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~322_q ))) # (\readAddr2[0]~input_o  & (\regFile~354_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~354_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~322_q ),
	.datad(!\regFile~290_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2491 .extended_lut = "on";
defparam \regFile~2491 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regFile~2491 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \regFile~1572 (
// Equation(s):
// \regFile~1572_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2491_combout  & (((\regFile~386_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2491_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~418_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2491_combout  & (((\regFile~450_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2491_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~482_q ))))) ) )

	.dataa(!\regFile~2491_combout ),
	.datab(!\regFile~418_q ),
	.datac(!\regFile~450_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~482_q ),
	.datag(!\regFile~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1572 .extended_lut = "on";
defparam \regFile~1572 .lut_mask = 64'h551B550A551B555F;
defparam \regFile~1572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \regFile~2490 (
// Equation(s):
// \regFile~2490_combout  = ( \regFile~66_q  & ( \regFile~34_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\readAddr2[2]~input_o )) # (\regFile~98_q ))) ) 
// ) ) # ( !\regFile~66_q  & ( \regFile~34_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\readAddr2[2]~input_o )) # (\regFile~98_q ))) ) ) ) # ( \regFile~66_q  & ( !\regFile~34_q  & ( (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o  & 
// ((!\readAddr2[0]~input_o ) # (\regFile~98_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~66_q  & ( !\regFile~34_q  & ( (\readAddr2[0]~input_o  & (((\regFile~98_q  & \readAddr2[1]~input_o )) # (\readAddr2[2]~input_o 
// ))) ) ) )

	.dataa(!\regFile~98_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~66_q ),
	.dataf(!\regFile~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2490 .extended_lut = "off";
defparam \regFile~2490 .lut_mask = 64'h01330D3331333D33;
defparam \regFile~2490 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \regFile~1568 (
// Equation(s):
// \regFile~1568_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2490_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2490_combout  & (\regFile~130_q )) # (\regFile~2490_combout  & ((\regFile~162_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2490_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2490_combout  & (((\regFile~194_q )))) # (\regFile~2490_combout  & (\regFile~226_q )))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~226_q ),
	.datac(!\regFile~194_q ),
	.datad(!\regFile~2490_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~162_q ),
	.datag(!\regFile~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1568 .extended_lut = "on";
defparam \regFile~1568 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1568 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \readData2~116 (
// Equation(s):
// \readData2~116_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1568_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1572_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1576_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1580_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1576_combout ),
	.datad(!\regFile~1580_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1572_combout ),
	.datag(!\regFile~1568_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~116 .extended_lut = "on";
defparam \readData2~116 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData2~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \regFile~2512 (
// Equation(s):
// \regFile~2512_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~771_q ))) # (\readAddr2[0]~input_o  & (\regFile~803_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~835_q ))) # (\readAddr2[0]~input_o  & (\regFile~867_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~803_q ),
	.datab(!\regFile~867_q ),
	.datac(!\regFile~835_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~771_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2512 .extended_lut = "on";
defparam \regFile~2512 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regFile~2512 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \regFile~1596 (
// Equation(s):
// \regFile~1596_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2512_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2512_combout  & (\regFile~899_q )) # (\regFile~2512_combout  & ((\regFile~931_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2512_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2512_combout  & (((\regFile~963_q )))) # (\regFile~2512_combout  & (\regFile~995_q )))) ) )

	.dataa(!\regFile~995_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~963_q ),
	.datad(!\regFile~2512_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~931_q ),
	.datag(!\regFile~899_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1596 .extended_lut = "on";
defparam \regFile~1596 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1596 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \regFile~2504 (
// Equation(s):
// \regFile~2504_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~259_q )) # (\readAddr2[0]~input_o  & (((\regFile~291_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~323_q )) # (\readAddr2[0]~input_o  & (((\regFile~355_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~323_q ),
	.datad(!\regFile~291_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~355_q ),
	.datag(!\regFile~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2504 .extended_lut = "on";
defparam \regFile~2504 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \regFile~1588 (
// Equation(s):
// \regFile~1588_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2504_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2504_combout  & (\regFile~387_q )) # (\regFile~2504_combout  & (((\regFile~419_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2504_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2504_combout  & (\regFile~451_q )) # (\regFile~2504_combout  & (((\regFile~483_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2504_combout ),
	.datac(!\regFile~451_q ),
	.datad(!\regFile~483_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~419_q ),
	.datag(!\regFile~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1588 .extended_lut = "on";
defparam \regFile~1588 .lut_mask = 64'h2626263737372637;
defparam \regFile~1588 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \regFile~2508 (
// Equation(s):
// \regFile~2508_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~515_q )) # (\readAddr2[0]~input_o  & ((\regFile~547_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~579_q ))) # (\readAddr2[0]~input_o  & (\regFile~611_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~611_q ),
	.datac(!\regFile~579_q ),
	.datad(!\regFile~547_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2508 .extended_lut = "on";
defparam \regFile~2508 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regFile~2508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \regFile~1592 (
// Equation(s):
// \regFile~1592_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2508_combout  & (\readAddr2[2]~input_o  & (\regFile~643_q ))) # (\regFile~2508_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~675_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2508_combout  & (\readAddr2[2]~input_o  & (\regFile~707_q ))) # (\regFile~2508_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~739_q ))))) ) )

	.dataa(!\regFile~2508_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~707_q ),
	.datad(!\regFile~675_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~739_q ),
	.datag(!\regFile~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1592 .extended_lut = "on";
defparam \regFile~1592 .lut_mask = 64'h4657464646575757;
defparam \regFile~1592 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \regFile~2503 (
// Equation(s):
// \regFile~2503_combout  = ( \regFile~67_q  & ( \readAddr2[0]~input_o  & ( ((!\readAddr2[1]~input_o  & (\regFile~35_q )) # (\readAddr2[1]~input_o  & ((\regFile~99_q )))) # (\readAddr2[2]~input_o ) ) ) ) # ( !\regFile~67_q  & ( \readAddr2[0]~input_o  & ( 
// ((!\readAddr2[1]~input_o  & (\regFile~35_q )) # (\readAddr2[1]~input_o  & ((\regFile~99_q )))) # (\readAddr2[2]~input_o ) ) ) ) # ( \regFile~67_q  & ( !\readAddr2[0]~input_o  & ( (!\readAddr2[2]~input_o  & \readAddr2[1]~input_o ) ) ) )

	.dataa(!\regFile~35_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~99_q ),
	.datad(!\readAddr2[1]~input_o ),
	.datae(!\regFile~67_q ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2503 .extended_lut = "off";
defparam \regFile~2503 .lut_mask = 64'h000000CC773F773F;
defparam \regFile~2503 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \regFile~1584 (
// Equation(s):
// \regFile~1584_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2503_combout  & (((\regFile~131_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2503_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~163_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2503_combout  & (\regFile~195_q  & (\readAddr2[2]~input_o ))) # (\regFile~2503_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~227_q ))))) ) )

	.dataa(!\regFile~163_q ),
	.datab(!\regFile~2503_combout ),
	.datac(!\regFile~195_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~227_q ),
	.datag(!\regFile~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1584 .extended_lut = "on";
defparam \regFile~1584 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1584 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N0
cyclonev_lcell_comb \readData2~112 (
// Equation(s):
// \readData2~112_combout  = ( !\readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & ((\regFile~1584_combout ))) # (\readAddr2[3]~input_o  & (\regFile~1588_combout ))))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & ((\regFile~1592_combout ))) # (\readAddr2[3]~input_o  & (\regFile~1596_combout ))))) ) )

	.dataa(!\regFile~1596_combout ),
	.datab(!\regFile~1588_combout ),
	.datac(!\regFile~1592_combout ),
	.datad(!\readAddr2[3]~input_o ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\regFile~1584_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~112 .extended_lut = "on";
defparam \readData2~112 .lut_mask = 64'h0F330F5500000000;
defparam \readData2~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N48
cyclonev_lcell_comb \regFile~2517 (
// Equation(s):
// \regFile~2517_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (((\regFile~260_q  & !\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o )) # (\regFile~292_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (((\regFile~324_q  & !\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o )) # (\regFile~356_q )))) ) )

	.dataa(!\regFile~356_q ),
	.datab(!\regFile~292_q ),
	.datac(!\regFile~324_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2517 .extended_lut = "on";
defparam \regFile~2517 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regFile~2517 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \regFile~1604 (
// Equation(s):
// \regFile~1604_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2517_combout  & (((\regFile~388_q  & \readAddr2[2]~input_o )))) # (\regFile~2517_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~420_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2517_combout  & (((\regFile~452_q  & \readAddr2[2]~input_o )))) # (\regFile~2517_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~484_q )))) ) )

	.dataa(!\regFile~484_q ),
	.datab(!\regFile~420_q ),
	.datac(!\regFile~452_q ),
	.datad(!\regFile~2517_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1604 .extended_lut = "on";
defparam \regFile~1604 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N54
cyclonev_lcell_comb \regFile~2521 (
// Equation(s):
// \regFile~2521_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~516_q  & ((!\readAddr2[2]~input_o )))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~548_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~580_q  & ((!\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\regFile~612_q ))))) ) )

	.dataa(!\regFile~548_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~580_q ),
	.datad(!\regFile~612_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2521 .extended_lut = "on";
defparam \regFile~2521 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regFile~2521 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \regFile~1608 (
// Equation(s):
// \regFile~1608_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2521_combout  & (((\regFile~644_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2521_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~676_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2521_combout  & (((\regFile~708_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2521_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~740_q ))) ) )

	.dataa(!\regFile~2521_combout ),
	.datab(!\regFile~740_q ),
	.datac(!\regFile~708_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~676_q ),
	.datag(!\regFile~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1608 .extended_lut = "on";
defparam \regFile~1608 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~1608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \regFile~2525 (
// Equation(s):
// \regFile~2525_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~772_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~804_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~836_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~868_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~836_q ),
	.datad(!\regFile~868_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~804_q ),
	.datag(!\regFile~772_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2525 .extended_lut = "on";
defparam \regFile~2525 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2525 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N18
cyclonev_lcell_comb \regFile~1612 (
// Equation(s):
// \regFile~1612_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2525_combout  & (((\regFile~900_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2525_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~932_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2525_combout  & (\regFile~964_q  & (\readAddr2[2]~input_o ))) # (\regFile~2525_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~996_q ))))) ) )

	.dataa(!\regFile~932_q ),
	.datab(!\regFile~2525_combout ),
	.datac(!\regFile~964_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~996_q ),
	.datag(!\regFile~900_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1612 .extended_lut = "on";
defparam \regFile~1612 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \regFile~2516 (
// Equation(s):
// \regFile~2516_combout  = ( \regFile~68_q  & ( \readAddr2[0]~input_o  & ( ((!\readAddr2[1]~input_o  & (\regFile~36_q )) # (\readAddr2[1]~input_o  & ((\regFile~100_q )))) # (\readAddr2[2]~input_o ) ) ) ) # ( !\regFile~68_q  & ( \readAddr2[0]~input_o  & ( 
// ((!\readAddr2[1]~input_o  & (\regFile~36_q )) # (\readAddr2[1]~input_o  & ((\regFile~100_q )))) # (\readAddr2[2]~input_o ) ) ) ) # ( \regFile~68_q  & ( !\readAddr2[0]~input_o  & ( (!\readAddr2[2]~input_o  & \readAddr2[1]~input_o ) ) ) )

	.dataa(!\regFile~36_q ),
	.datab(!\regFile~100_q ),
	.datac(!\readAddr2[2]~input_o ),
	.datad(!\readAddr2[1]~input_o ),
	.datae(!\regFile~68_q ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2516 .extended_lut = "off";
defparam \regFile~2516 .lut_mask = 64'h000000F05F3F5F3F;
defparam \regFile~2516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \regFile~1600 (
// Equation(s):
// \regFile~1600_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2516_combout  & (((\regFile~132_q  & \readAddr2[2]~input_o )))) # (\regFile~2516_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~164_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2516_combout  & (((\regFile~196_q  & \readAddr2[2]~input_o )))) # (\regFile~2516_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~228_q )))) ) )

	.dataa(!\regFile~228_q ),
	.datab(!\regFile~164_q ),
	.datac(!\regFile~196_q ),
	.datad(!\regFile~2516_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1600 .extended_lut = "on";
defparam \regFile~1600 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N42
cyclonev_lcell_comb \readData2~108 (
// Equation(s):
// \readData2~108_combout  = ( !\readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & ((\regFile~1600_combout ))) # (\readAddr2[3]~input_o  & (\regFile~1604_combout ))))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1608_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1612_combout )))))) ) )

	.dataa(!\regFile~1604_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1608_combout ),
	.datad(!\regFile~1612_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\regFile~1600_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~108 .extended_lut = "on";
defparam \readData2~108 .lut_mask = 64'h1D1D0C3F00000000;
defparam \readData2~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N54
cyclonev_lcell_comb \regFile~2530 (
// Equation(s):
// \regFile~2530_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~261_q )) # (\readAddr2[0]~input_o  & (((\regFile~293_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~325_q )) # (\readAddr2[0]~input_o  & (((\regFile~357_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~325_q ),
	.datad(!\regFile~293_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~357_q ),
	.datag(!\regFile~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2530 .extended_lut = "on";
defparam \regFile~2530 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N36
cyclonev_lcell_comb \regFile~1620 (
// Equation(s):
// \regFile~1620_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2530_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2530_combout  & ((\regFile~389_q ))) # (\regFile~2530_combout  & (\regFile~421_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2530_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2530_combout  & (\regFile~453_q )) # (\regFile~2530_combout  & ((\regFile~485_q )))))) ) )

	.dataa(!\regFile~421_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~453_q ),
	.datad(!\regFile~485_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2530_combout ),
	.datag(!\regFile~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1620 .extended_lut = "on";
defparam \regFile~1620 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1620 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \regFile~2534 (
// Equation(s):
// \regFile~2534_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~517_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~549_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~581_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~613_q ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~613_q ),
	.datac(!\regFile~581_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~549_q ),
	.datag(!\regFile~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2534 .extended_lut = "on";
defparam \regFile~2534 .lut_mask = 64'h0A551B555F551B55;
defparam \regFile~2534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N36
cyclonev_lcell_comb \regFile~1624 (
// Equation(s):
// \regFile~1624_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2534_combout  & (((\regFile~645_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2534_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~677_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2534_combout  & (((\regFile~709_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2534_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~741_q ))) ) )

	.dataa(!\regFile~2534_combout ),
	.datab(!\regFile~741_q ),
	.datac(!\regFile~709_q ),
	.datad(!\regFile~677_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1624 .extended_lut = "on";
defparam \regFile~1624 .lut_mask = 64'h555555550A5F1B1B;
defparam \regFile~1624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N6
cyclonev_lcell_comb \regFile~2538 (
// Equation(s):
// \regFile~2538_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~773_q )) # (\readAddr2[0]~input_o  & (((\regFile~805_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~837_q )) # (\readAddr2[0]~input_o  & (((\regFile~869_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~837_q ),
	.datad(!\regFile~869_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~805_q ),
	.datag(!\regFile~773_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2538 .extended_lut = "on";
defparam \regFile~2538 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2538 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \regFile~1628 (
// Equation(s):
// \regFile~1628_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2538_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2538_combout  & ((\regFile~901_q ))) # (\regFile~2538_combout  & (\regFile~933_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2538_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2538_combout  & (\regFile~965_q )) # (\regFile~2538_combout  & ((\regFile~997_q )))))) ) )

	.dataa(!\regFile~933_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~965_q ),
	.datad(!\regFile~997_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2538_combout ),
	.datag(!\regFile~901_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1628 .extended_lut = "on";
defparam \regFile~1628 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \regFile~2529 (
// Equation(s):
// \regFile~2529_combout  = ( \regFile~69_q  & ( \regFile~101_q  & ( (!\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o  & \regFile~37_q )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~69_q  & ( 
// \regFile~101_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\readAddr2[1]~input_o )) # (\regFile~37_q ))) ) ) ) # ( \regFile~69_q  & ( !\regFile~101_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) 
// # (\readAddr2[0]~input_o  & (((\regFile~37_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( !\regFile~69_q  & ( !\regFile~101_q  & ( (\readAddr2[0]~input_o  & (((\regFile~37_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~37_q ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~69_q ),
	.dataf(!\regFile~101_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2529 .extended_lut = "off";
defparam \regFile~2529 .lut_mask = 64'h10551A5515551F55;
defparam \regFile~2529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \regFile~1616 (
// Equation(s):
// \regFile~1616_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2529_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2529_combout  & (\regFile~133_q )) # (\regFile~2529_combout  & ((\regFile~165_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2529_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2529_combout  & (((\regFile~197_q )))) # (\regFile~2529_combout  & (\regFile~229_q )))) ) )

	.dataa(!\regFile~229_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~197_q ),
	.datad(!\regFile~2529_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~165_q ),
	.datag(!\regFile~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1616 .extended_lut = "on";
defparam \regFile~1616 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1616 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \readData2~104 (
// Equation(s):
// \readData2~104_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (((\regFile~1616_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1620_combout )))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1624_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1628_combout )))))) ) )

	.dataa(!\regFile~1620_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1624_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1628_combout ),
	.datag(!\regFile~1616_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~104 .extended_lut = "on";
defparam \readData2~104 .lut_mask = 64'h1D000C001D003F00;
defparam \readData2~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \regFile~2543 (
// Equation(s):
// \regFile~2543_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~262_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~294_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~326_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~358_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~294_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~326_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~358_q ),
	.datag(!\regFile~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2543 .extended_lut = "on";
defparam \regFile~2543 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N30
cyclonev_lcell_comb \regFile~1636 (
// Equation(s):
// \regFile~1636_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2543_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2543_combout  & (((\regFile~390_q )))) # (\regFile~2543_combout  & (\regFile~422_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2543_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2543_combout  & (\regFile~454_q )) # (\regFile~2543_combout  & ((\regFile~486_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~422_q ),
	.datac(!\regFile~454_q ),
	.datad(!\regFile~2543_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~486_q ),
	.datag(!\regFile~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1636 .extended_lut = "on";
defparam \regFile~1636 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regFile~1636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \regFile~2551 (
// Equation(s):
// \regFile~2551_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~774_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~806_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~838_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~870_q ))) ) )

	.dataa(!\regFile~870_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~838_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~806_q ),
	.datag(!\regFile~774_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2551 .extended_lut = "on";
defparam \regFile~2551 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N54
cyclonev_lcell_comb \regFile~1644 (
// Equation(s):
// \regFile~1644_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2551_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2551_combout  & (\regFile~902_q )) # (\regFile~2551_combout  & (((\regFile~934_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2551_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2551_combout  & (\regFile~966_q )) # (\regFile~2551_combout  & (((\regFile~998_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2551_combout ),
	.datac(!\regFile~966_q ),
	.datad(!\regFile~934_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~998_q ),
	.datag(!\regFile~902_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1644 .extended_lut = "on";
defparam \regFile~1644 .lut_mask = 64'h2637262626373737;
defparam \regFile~1644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N36
cyclonev_lcell_comb \regFile~2547 (
// Equation(s):
// \regFile~2547_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~518_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~550_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~582_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~614_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~550_q ),
	.datac(!\regFile~582_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~614_q ),
	.datag(!\regFile~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2547 .extended_lut = "on";
defparam \regFile~2547 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N30
cyclonev_lcell_comb \regFile~1640 (
// Equation(s):
// \regFile~1640_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2547_combout  & (((\regFile~646_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2547_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~678_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2547_combout  & (\regFile~710_q  & (\readAddr2[2]~input_o ))) # (\regFile~2547_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~742_q ))))) ) )

	.dataa(!\regFile~678_q ),
	.datab(!\regFile~2547_combout ),
	.datac(!\regFile~710_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~742_q ),
	.datag(!\regFile~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1640 .extended_lut = "on";
defparam \regFile~1640 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \regFile~2542 (
// Equation(s):
// \regFile~2542_combout  = ( \regFile~70_q  & ( \regFile~38_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\readAddr2[1]~input_o ))) # (\readAddr2[0]~input_o  & ((!\readAddr2[1]~input_o ) # (\regFile~102_q ))))) # (\readAddr2[2]~input_o  & 
// (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~70_q  & ( \regFile~38_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~102_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~70_q  & ( !\regFile~38_q  & ( (!\readAddr2[2]~input_o  & 
// (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~102_q )))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~70_q  & ( !\regFile~38_q  & ( (\readAddr2[0]~input_o  & (((\regFile~102_q  & \readAddr2[1]~input_o )) # 
// (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~102_q ),
	.datad(!\readAddr2[1]~input_o ),
	.datae(!\regFile~70_q ),
	.dataf(!\regFile~38_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2542 .extended_lut = "off";
defparam \regFile~2542 .lut_mask = 64'h1113119B3313339B;
defparam \regFile~2542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N30
cyclonev_lcell_comb \regFile~1632 (
// Equation(s):
// \regFile~1632_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2542_combout  & (\readAddr2[2]~input_o  & (\regFile~134_q ))) # (\regFile~2542_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~166_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2542_combout  & (\readAddr2[2]~input_o  & (\regFile~198_q ))) # (\regFile~2542_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~230_q ))))) ) )

	.dataa(!\regFile~2542_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~198_q ),
	.datad(!\regFile~166_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~230_q ),
	.datag(!\regFile~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1632 .extended_lut = "on";
defparam \regFile~1632 .lut_mask = 64'h4657464646575757;
defparam \regFile~1632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N48
cyclonev_lcell_comb \readData2~100 (
// Equation(s):
// \readData2~100_combout  = ( !\readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & ((\regFile~1632_combout ))) # (\readAddr2[3]~input_o  & (\regFile~1636_combout ))))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & ((\regFile~1640_combout ))) # (\readAddr2[3]~input_o  & (\regFile~1644_combout ))))) ) )

	.dataa(!\regFile~1636_combout ),
	.datab(!\regFile~1644_combout ),
	.datac(!\regFile~1640_combout ),
	.datad(!\readAddr2[3]~input_o ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\regFile~1632_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~100 .extended_lut = "on";
defparam \readData2~100 .lut_mask = 64'h0F550F3300000000;
defparam \readData2~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \regFile~2564 (
// Equation(s):
// \regFile~2564_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~775_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~807_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~839_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~871_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~807_q ),
	.datac(!\regFile~839_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~871_q ),
	.datag(!\regFile~775_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2564 .extended_lut = "on";
defparam \regFile~2564 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2564 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \regFile~1660 (
// Equation(s):
// \regFile~1660_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2564_combout  & (\readAddr2[2]~input_o  & (\regFile~903_q ))) # (\regFile~2564_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~935_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2564_combout  & (\readAddr2[2]~input_o  & (\regFile~967_q ))) # (\regFile~2564_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~999_q ))))) ) )

	.dataa(!\regFile~2564_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~967_q ),
	.datad(!\regFile~935_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~999_q ),
	.datag(!\regFile~903_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1660 .extended_lut = "on";
defparam \regFile~1660 .lut_mask = 64'h4657464646575757;
defparam \regFile~1660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N0
cyclonev_lcell_comb \regFile~2560 (
// Equation(s):
// \regFile~2560_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~519_q )) # (\readAddr2[0]~input_o  & (((\regFile~551_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~583_q )) # (\readAddr2[0]~input_o  & (((\regFile~615_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~583_q ),
	.datad(!\regFile~615_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~551_q ),
	.datag(!\regFile~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2560 .extended_lut = "on";
defparam \regFile~2560 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \regFile~1656 (
// Equation(s):
// \regFile~1656_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2560_combout  & (((\regFile~647_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2560_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~679_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2560_combout  & (((\regFile~711_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2560_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~743_q ))))) ) )

	.dataa(!\regFile~2560_combout ),
	.datab(!\regFile~679_q ),
	.datac(!\regFile~711_q ),
	.datad(!\regFile~743_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1656 .extended_lut = "on";
defparam \regFile~1656 .lut_mask = 64'h555555551B1B0A5F;
defparam \regFile~1656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N6
cyclonev_lcell_comb \regFile~2556 (
// Equation(s):
// \regFile~2556_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (((\regFile~263_q )))) # (\readAddr2[0]~input_o  & (\regFile~295_q )))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~327_q )) # (\readAddr2[0]~input_o  & ((\regFile~359_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~295_q ),
	.datac(!\regFile~327_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~359_q ),
	.datag(!\regFile~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2556 .extended_lut = "on";
defparam \regFile~2556 .lut_mask = 64'h0A770A550A770AFF;
defparam \regFile~2556 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N30
cyclonev_lcell_comb \regFile~1652 (
// Equation(s):
// \regFile~1652_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2556_combout  & (\regFile~391_q  & (\readAddr2[2]~input_o ))) # (\regFile~2556_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~423_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2556_combout  & (((\regFile~455_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2556_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~487_q ))) ) )

	.dataa(!\regFile~487_q ),
	.datab(!\regFile~2556_combout ),
	.datac(!\regFile~455_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~423_q ),
	.datag(!\regFile~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1652 .extended_lut = "on";
defparam \regFile~1652 .lut_mask = 64'h330C331D333F331D;
defparam \regFile~1652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \regFile~2555 (
// Equation(s):
// \regFile~2555_combout  = ( \regFile~71_q  & ( \regFile~103_q  & ( (!\readAddr2[2]~input_o  & (((\regFile~39_q  & \readAddr2[0]~input_o )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~71_q  & ( 
// \regFile~103_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\readAddr2[1]~input_o )) # (\regFile~39_q ))) ) ) ) # ( \regFile~71_q  & ( !\regFile~103_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) 
// # (\readAddr2[0]~input_o  & (((\regFile~39_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( !\regFile~71_q  & ( !\regFile~103_q  & ( (\readAddr2[0]~input_o  & (((\regFile~39_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\regFile~39_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~71_q ),
	.dataf(!\regFile~103_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2555 .extended_lut = "off";
defparam \regFile~2555 .lut_mask = 64'h10331C3313331F33;
defparam \regFile~2555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \regFile~1648 (
// Equation(s):
// \regFile~1648_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2555_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2555_combout  & (\regFile~135_q )) # (\regFile~2555_combout  & ((\regFile~167_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2555_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2555_combout  & (((\regFile~199_q )))) # (\regFile~2555_combout  & (\regFile~231_q )))) ) )

	.dataa(!\regFile~231_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~199_q ),
	.datad(!\regFile~2555_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~167_q ),
	.datag(!\regFile~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1648 .extended_lut = "on";
defparam \regFile~1648 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \readData2~96 (
// Equation(s):
// \readData2~96_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\readAddr2[3]~input_o  & (\regFile~1648_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1652_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (((\regFile~1656_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1660_combout )))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\regFile~1660_combout ),
	.datac(!\regFile~1656_combout ),
	.datad(!\readAddr2[3]~input_o ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1652_combout ),
	.datag(!\regFile~1648_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~96 .extended_lut = "on";
defparam \readData2~96 .lut_mask = 64'h0A000A220AAA0A22;
defparam \readData2~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N6
cyclonev_lcell_comb \regFile~2573 (
// Equation(s):
// \regFile~2573_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~520_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~552_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~584_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~616_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~584_q ),
	.datad(!\regFile~616_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~552_q ),
	.datag(!\regFile~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2573 .extended_lut = "on";
defparam \regFile~2573 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2573 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N15
cyclonev_lcell_comb \regFile~1672 (
// Equation(s):
// \regFile~1672_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2573_combout  & (\readAddr2[2]~input_o  & (\regFile~648_q ))) # (\regFile~2573_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~680_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2573_combout  & (\readAddr2[2]~input_o  & (\regFile~712_q ))) # (\regFile~2573_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~744_q ))))) ) )

	.dataa(!\regFile~2573_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~712_q ),
	.datad(!\regFile~680_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~744_q ),
	.datag(!\regFile~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1672 .extended_lut = "on";
defparam \regFile~1672 .lut_mask = 64'h4657464646575757;
defparam \regFile~1672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N54
cyclonev_lcell_comb \regFile~2577 (
// Equation(s):
// \regFile~2577_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~776_q  & ((!\readAddr2[2]~input_o )))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~808_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~840_q  & ((!\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\regFile~872_q ))))) ) )

	.dataa(!\regFile~808_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~840_q ),
	.datad(!\regFile~872_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~776_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2577 .extended_lut = "on";
defparam \regFile~2577 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regFile~2577 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \regFile~1676 (
// Equation(s):
// \regFile~1676_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2577_combout  & (((\regFile~904_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2577_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~936_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2577_combout  & (\regFile~968_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2577_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~1000_q ))))) ) )

	.dataa(!\regFile~936_q ),
	.datab(!\regFile~2577_combout ),
	.datac(!\regFile~968_q ),
	.datad(!\regFile~1000_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~904_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1676 .extended_lut = "on";
defparam \regFile~1676 .lut_mask = 64'h333333331D1D0C3F;
defparam \regFile~1676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \regFile~2569 (
// Equation(s):
// \regFile~2569_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~264_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~296_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~328_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~360_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~296_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~328_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~360_q ),
	.datag(!\regFile~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2569 .extended_lut = "on";
defparam \regFile~2569 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2569 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \regFile~1668 (
// Equation(s):
// \regFile~1668_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2569_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2569_combout  & ((\regFile~392_q ))) # (\regFile~2569_combout  & (\regFile~424_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2569_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2569_combout  & ((\regFile~456_q ))) # (\regFile~2569_combout  & (\regFile~488_q ))))) ) )

	.dataa(!\regFile~488_q ),
	.datab(!\regFile~424_q ),
	.datac(!\regFile~456_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2569_combout ),
	.datag(!\regFile~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1668 .extended_lut = "on";
defparam \regFile~1668 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \regFile~2568 (
// Equation(s):
// \regFile~2568_combout  = ( \regFile~72_q  & ( \regFile~104_q  & ( (!\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o  & \regFile~40_q )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~72_q  & ( 
// \regFile~104_q  & ( (\readAddr2[0]~input_o  & (((\regFile~40_q ) # (\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~72_q  & ( !\regFile~104_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o  & 
// \regFile~40_q )) # (\readAddr2[1]~input_o  & (!\readAddr2[0]~input_o )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~72_q  & ( !\regFile~104_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o  & \regFile~40_q )) 
// # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\regFile~40_q ),
	.datae(!\regFile~72_q ),
	.dataf(!\regFile~104_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2568 .extended_lut = "off";
defparam \regFile~2568 .lut_mask = 64'h050D252D070F272F;
defparam \regFile~2568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \regFile~1664 (
// Equation(s):
// \regFile~1664_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2568_combout  & (((\regFile~136_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2568_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~168_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2568_combout  & (\regFile~200_q  & (\readAddr2[2]~input_o ))) # (\regFile~2568_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~232_q ))))) ) )

	.dataa(!\regFile~168_q ),
	.datab(!\regFile~2568_combout ),
	.datac(!\regFile~200_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~232_q ),
	.datag(!\regFile~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1664 .extended_lut = "on";
defparam \regFile~1664 .lut_mask = 64'h331D330C331D333F;
defparam \regFile~1664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \readData2~92 (
// Equation(s):
// \readData2~92_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1664_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1668_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1672_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1676_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1672_combout ),
	.datad(!\regFile~1676_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1668_combout ),
	.datag(!\regFile~1664_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~92 .extended_lut = "on";
defparam \readData2~92 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData2~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N0
cyclonev_lcell_comb \regFile~2586 (
// Equation(s):
// \regFile~2586_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~521_q )) # (\readAddr2[0]~input_o  & ((\regFile~553_q ))))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~585_q ))) # (\readAddr2[0]~input_o  & (\regFile~617_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~617_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~585_q ),
	.datad(!\regFile~553_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2586 .extended_lut = "on";
defparam \regFile~2586 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regFile~2586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N0
cyclonev_lcell_comb \regFile~1688 (
// Equation(s):
// \regFile~1688_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2586_combout  & (\readAddr2[2]~input_o  & (\regFile~649_q ))) # (\regFile~2586_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~681_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2586_combout  & (\readAddr2[2]~input_o  & (\regFile~713_q ))) # (\regFile~2586_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~745_q ))))) ) )

	.dataa(!\regFile~2586_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~713_q ),
	.datad(!\regFile~681_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~745_q ),
	.datag(!\regFile~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1688 .extended_lut = "on";
defparam \regFile~1688 .lut_mask = 64'h4657464646575757;
defparam \regFile~1688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \regFile~2590 (
// Equation(s):
// \regFile~2590_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~777_q ))) # (\readAddr2[0]~input_o  & (\regFile~809_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~841_q ))) # (\readAddr2[0]~input_o  & (\regFile~873_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~809_q ),
	.datab(!\regFile~873_q ),
	.datac(!\regFile~841_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~777_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2590 .extended_lut = "on";
defparam \regFile~2590 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regFile~2590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \regFile~1692 (
// Equation(s):
// \regFile~1692_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2590_combout  & (((\regFile~905_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2590_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~937_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2590_combout  & (((\regFile~969_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2590_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~1001_q ))))) ) )

	.dataa(!\regFile~2590_combout ),
	.datab(!\regFile~937_q ),
	.datac(!\regFile~969_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~1001_q ),
	.datag(!\regFile~905_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1692 .extended_lut = "on";
defparam \regFile~1692 .lut_mask = 64'h551B550A551B555F;
defparam \regFile~1692 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \regFile~2582 (
// Equation(s):
// \regFile~2582_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~265_q )) # (\readAddr2[0]~input_o  & ((\regFile~297_q ))))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (((\regFile~329_q )))) # (\readAddr2[0]~input_o  & (\regFile~361_q )))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~361_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~329_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~297_q ),
	.datag(!\regFile~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2582 .extended_lut = "on";
defparam \regFile~2582 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regFile~2582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N54
cyclonev_lcell_comb \regFile~1684 (
// Equation(s):
// \regFile~1684_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2582_combout  & (\regFile~393_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2582_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~425_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2582_combout  & (((\regFile~457_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2582_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~489_q ))) ) )

	.dataa(!\regFile~489_q ),
	.datab(!\regFile~2582_combout ),
	.datac(!\regFile~457_q ),
	.datad(!\regFile~425_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1684 .extended_lut = "on";
defparam \regFile~1684 .lut_mask = 64'h333333330C3F1D1D;
defparam \regFile~1684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \regFile~2581 (
// Equation(s):
// \regFile~2581_combout  = ( \regFile~73_q  & ( \regFile~105_q  & ( (!\readAddr2[2]~input_o  & (((\regFile~41_q  & \readAddr2[0]~input_o )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~73_q  & ( 
// \regFile~105_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\readAddr2[1]~input_o )) # (\regFile~41_q ))) ) ) ) # ( \regFile~73_q  & ( !\regFile~105_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) 
// # (\readAddr2[0]~input_o  & (((\regFile~41_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( !\regFile~73_q  & ( !\regFile~105_q  & ( (\readAddr2[0]~input_o  & (((\regFile~41_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\regFile~41_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~73_q ),
	.dataf(!\regFile~105_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2581 .extended_lut = "off";
defparam \regFile~2581 .lut_mask = 64'h10331C3313331F33;
defparam \regFile~2581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \regFile~1680 (
// Equation(s):
// \regFile~1680_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2581_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2581_combout  & (\regFile~137_q )) # (\regFile~2581_combout  & ((\regFile~169_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2581_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2581_combout  & (((\regFile~201_q )))) # (\regFile~2581_combout  & (\regFile~233_q )))) ) )

	.dataa(!\regFile~233_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~201_q ),
	.datad(!\regFile~2581_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~169_q ),
	.datag(!\regFile~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1680 .extended_lut = "on";
defparam \regFile~1680 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1680 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N15
cyclonev_lcell_comb \readData2~88 (
// Equation(s):
// \readData2~88_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1680_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1684_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1688_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1692_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1688_combout ),
	.datad(!\regFile~1692_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1684_combout ),
	.datag(!\regFile~1680_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~88 .extended_lut = "on";
defparam \readData2~88 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData2~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \regFile~2599 (
// Equation(s):
// \regFile~2599_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~522_q ))) # (\readAddr2[0]~input_o  & (\regFile~554_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~586_q ))) # (\readAddr2[0]~input_o  & (\regFile~618_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~554_q ),
	.datab(!\regFile~618_q ),
	.datac(!\regFile~586_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2599 .extended_lut = "on";
defparam \regFile~2599 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regFile~2599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \regFile~1704 (
// Equation(s):
// \regFile~1704_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2599_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2599_combout  & ((\regFile~650_q ))) # (\regFile~2599_combout  & (\regFile~682_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2599_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2599_combout  & ((\regFile~714_q ))) # (\regFile~2599_combout  & (\regFile~746_q ))))) ) )

	.dataa(!\regFile~746_q ),
	.datab(!\regFile~682_q ),
	.datac(!\regFile~714_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2599_combout ),
	.datag(!\regFile~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1704 .extended_lut = "on";
defparam \regFile~1704 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1704 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N42
cyclonev_lcell_comb \regFile~2603 (
// Equation(s):
// \regFile~2603_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~778_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~810_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~842_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~874_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~842_q ),
	.datad(!\regFile~810_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~874_q ),
	.datag(!\regFile~778_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2603 .extended_lut = "on";
defparam \regFile~2603 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2603 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N18
cyclonev_lcell_comb \regFile~1708 (
// Equation(s):
// \regFile~1708_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2603_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2603_combout  & (\regFile~906_q )) # (\regFile~2603_combout  & ((\regFile~938_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2603_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2603_combout  & ((\regFile~970_q ))) # (\regFile~2603_combout  & (\regFile~1002_q ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~1002_q ),
	.datac(!\regFile~970_q ),
	.datad(!\regFile~938_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2603_combout ),
	.datag(!\regFile~906_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1708 .extended_lut = "on";
defparam \regFile~1708 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1708 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \regFile~2595 (
// Equation(s):
// \regFile~2595_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~266_q )) # (\readAddr2[0]~input_o  & (((\regFile~298_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~330_q )) # (\readAddr2[0]~input_o  & (((\regFile~362_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~330_q ),
	.datad(!\regFile~362_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~298_q ),
	.datag(!\regFile~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2595 .extended_lut = "on";
defparam \regFile~2595 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2595 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \regFile~1700 (
// Equation(s):
// \regFile~1700_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2595_combout  & (((\regFile~394_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2595_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~426_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2595_combout  & (((\regFile~458_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2595_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~490_q ))))) ) )

	.dataa(!\regFile~2595_combout ),
	.datab(!\regFile~426_q ),
	.datac(!\regFile~458_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~490_q ),
	.datag(!\regFile~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1700 .extended_lut = "on";
defparam \regFile~1700 .lut_mask = 64'h551B550A551B555F;
defparam \regFile~1700 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \regFile~2594 (
// Equation(s):
// \regFile~2594_combout  = ( \regFile~74_q  & ( \regFile~42_q  & ( (!\readAddr2[1]~input_o  & (((\readAddr2[0]~input_o )))) # (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o  & ((!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & 
// ((\readAddr2[2]~input_o ) # (\regFile~106_q ))))) ) ) ) # ( !\regFile~74_q  & ( \regFile~42_q  & ( (\readAddr2[0]~input_o  & ((!\readAddr2[1]~input_o ) # ((\readAddr2[2]~input_o ) # (\regFile~106_q )))) ) ) ) # ( \regFile~74_q  & ( !\regFile~42_q  & ( 
// (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~106_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~74_q  & ( !\regFile~42_q  & ( (\readAddr2[0]~input_o  & 
// (((\readAddr2[1]~input_o  & \regFile~106_q )) # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[1]~input_o ),
	.datab(!\regFile~106_q ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~74_q ),
	.dataf(!\regFile~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2594 .extended_lut = "off";
defparam \regFile~2594 .lut_mask = 64'h010F510F0B0F5B0F;
defparam \regFile~2594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N0
cyclonev_lcell_comb \regFile~1696 (
// Equation(s):
// \regFile~1696_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2594_combout  & (((\regFile~138_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2594_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~170_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2594_combout  & (((\regFile~202_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2594_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~234_q ))))) ) )

	.dataa(!\regFile~2594_combout ),
	.datab(!\regFile~170_q ),
	.datac(!\regFile~202_q ),
	.datad(!\regFile~234_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1696 .extended_lut = "on";
defparam \regFile~1696 .lut_mask = 64'h555555551B1B0A5F;
defparam \regFile~1696 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \readData2~84 (
// Equation(s):
// \readData2~84_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1696_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1700_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1704_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1708_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1704_combout ),
	.datad(!\regFile~1708_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1700_combout ),
	.datag(!\regFile~1696_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~84 .extended_lut = "on";
defparam \readData2~84 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData2~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \regFile~2608 (
// Equation(s):
// \regFile~2608_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~267_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~299_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~331_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~363_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~299_q ),
	.datac(!\regFile~331_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~363_q ),
	.datag(!\regFile~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2608 .extended_lut = "on";
defparam \regFile~2608 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N0
cyclonev_lcell_comb \regFile~1716 (
// Equation(s):
// \regFile~1716_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2608_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2608_combout  & (((\regFile~395_q )))) # (\regFile~2608_combout  & (\regFile~427_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2608_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2608_combout  & (\regFile~459_q )) # (\regFile~2608_combout  & ((\regFile~491_q )))))) ) )

	.dataa(!\regFile~427_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~459_q ),
	.datad(!\regFile~2608_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~491_q ),
	.datag(!\regFile~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1716 .extended_lut = "on";
defparam \regFile~1716 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N42
cyclonev_lcell_comb \regFile~2612 (
// Equation(s):
// \regFile~2612_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~523_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~555_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~587_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~619_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~555_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~587_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~619_q ),
	.datag(!\regFile~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2612 .extended_lut = "on";
defparam \regFile~2612 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N6
cyclonev_lcell_comb \regFile~1720 (
// Equation(s):
// \regFile~1720_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2612_combout  & (((\regFile~651_q  & \readAddr2[2]~input_o )))) # (\regFile~2612_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~683_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2612_combout  & (((\regFile~715_q  & \readAddr2[2]~input_o )))) # (\regFile~2612_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~747_q )))) ) )

	.dataa(!\regFile~747_q ),
	.datab(!\regFile~683_q ),
	.datac(!\regFile~715_q ),
	.datad(!\regFile~2612_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1720 .extended_lut = "on";
defparam \regFile~1720 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \regFile~2616 (
// Equation(s):
// \regFile~2616_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~779_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~811_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~843_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~875_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~811_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~843_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~875_q ),
	.datag(!\regFile~779_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2616 .extended_lut = "on";
defparam \regFile~2616 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N54
cyclonev_lcell_comb \regFile~1724 (
// Equation(s):
// \regFile~1724_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2616_combout  & (((\regFile~907_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2616_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~939_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2616_combout  & (((\regFile~971_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2616_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~1003_q ))))) ) )

	.dataa(!\regFile~2616_combout ),
	.datab(!\regFile~939_q ),
	.datac(!\regFile~971_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~1003_q ),
	.datag(!\regFile~907_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1724 .extended_lut = "on";
defparam \regFile~1724 .lut_mask = 64'h551B550A551B555F;
defparam \regFile~1724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \regFile~2607 (
// Equation(s):
// \regFile~2607_combout  = ( \regFile~75_q  & ( \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~107_q ))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~75_q  & ( \readAddr2[1]~input_o  
// & ( (\readAddr2[0]~input_o  & ((\regFile~107_q ) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~75_q  & ( !\readAddr2[1]~input_o  & ( (\readAddr2[0]~input_o  & ((\regFile~43_q ) # (\readAddr2[2]~input_o ))) ) ) ) # ( !\regFile~75_q  & ( 
// !\readAddr2[1]~input_o  & ( (\readAddr2[0]~input_o  & ((\regFile~43_q ) # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~107_q ),
	.datad(!\regFile~43_q ),
	.datae(!\regFile~75_q ),
	.dataf(!\readAddr2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2607 .extended_lut = "off";
defparam \regFile~2607 .lut_mask = 64'h1133113313139B9B;
defparam \regFile~2607 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N33
cyclonev_lcell_comb \regFile~1712 (
// Equation(s):
// \regFile~1712_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2607_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2607_combout  & (\regFile~139_q )) # (\regFile~2607_combout  & ((\regFile~171_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2607_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2607_combout  & ((\regFile~203_q ))) # (\regFile~2607_combout  & (\regFile~235_q ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~235_q ),
	.datac(!\regFile~203_q ),
	.datad(!\regFile~171_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2607_combout ),
	.datag(!\regFile~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1712 .extended_lut = "on";
defparam \regFile~1712 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \readData2~80 (
// Equation(s):
// \readData2~80_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (((\regFile~1712_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1716_combout )))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1720_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1724_combout )))))) ) )

	.dataa(!\regFile~1716_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1720_combout ),
	.datad(!\readAddr2[3]~input_o ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1724_combout ),
	.datag(!\regFile~1712_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~80 .extended_lut = "on";
defparam \readData2~80 .lut_mask = 64'h0C440C000C440CCC;
defparam \readData2~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \regFile~2629 (
// Equation(s):
// \regFile~2629_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~780_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~812_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~844_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~876_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~844_q ),
	.datad(!\regFile~812_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~876_q ),
	.datag(!\regFile~780_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2629 .extended_lut = "on";
defparam \regFile~2629 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2629 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \regFile~1740 (
// Equation(s):
// \regFile~1740_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2629_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2629_combout  & (((\regFile~908_q )))) # (\regFile~2629_combout  & (\regFile~940_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2629_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2629_combout  & (\regFile~972_q )) # (\regFile~2629_combout  & ((\regFile~1004_q )))))) ) )

	.dataa(!\regFile~940_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~972_q ),
	.datad(!\regFile~2629_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~1004_q ),
	.datag(!\regFile~908_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1740 .extended_lut = "on";
defparam \regFile~1740 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1740 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N36
cyclonev_lcell_comb \regFile~2625 (
// Equation(s):
// \regFile~2625_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~524_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~556_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~588_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~620_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~556_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~588_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~620_q ),
	.datag(!\regFile~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2625 .extended_lut = "on";
defparam \regFile~2625 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2625 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \regFile~1736 (
// Equation(s):
// \regFile~1736_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2625_combout  & (\regFile~652_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2625_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~684_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2625_combout  & (((\regFile~716_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2625_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~748_q ))) ) )

	.dataa(!\regFile~748_q ),
	.datab(!\regFile~2625_combout ),
	.datac(!\regFile~716_q ),
	.datad(!\regFile~684_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1736 .extended_lut = "on";
defparam \regFile~1736 .lut_mask = 64'h333333330C3F1D1D;
defparam \regFile~1736 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N42
cyclonev_lcell_comb \regFile~2621 (
// Equation(s):
// \regFile~2621_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (((\regFile~268_q )))) # (\readAddr2[0]~input_o  & (\regFile~300_q )))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~332_q )) # (\readAddr2[0]~input_o  & ((\regFile~364_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~300_q ),
	.datac(!\regFile~332_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~364_q ),
	.datag(!\regFile~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2621 .extended_lut = "on";
defparam \regFile~2621 .lut_mask = 64'h0A770A550A770AFF;
defparam \regFile~2621 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \regFile~1732 (
// Equation(s):
// \regFile~1732_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2621_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2621_combout  & (\regFile~396_q )) # (\regFile~2621_combout  & (((\regFile~428_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2621_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2621_combout  & (\regFile~460_q )) # (\regFile~2621_combout  & (((\regFile~492_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2621_combout ),
	.datac(!\regFile~460_q ),
	.datad(!\regFile~492_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~428_q ),
	.datag(!\regFile~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1732 .extended_lut = "on";
defparam \regFile~1732 .lut_mask = 64'h2626263737372637;
defparam \regFile~1732 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \regFile~2620 (
// Equation(s):
// \regFile~2620_combout  = ( \regFile~76_q  & ( \readAddr2[0]~input_o  & ( ((!\readAddr2[1]~input_o  & (\regFile~44_q )) # (\readAddr2[1]~input_o  & ((\regFile~108_q )))) # (\readAddr2[2]~input_o ) ) ) ) # ( !\regFile~76_q  & ( \readAddr2[0]~input_o  & ( 
// ((!\readAddr2[1]~input_o  & (\regFile~44_q )) # (\readAddr2[1]~input_o  & ((\regFile~108_q )))) # (\readAddr2[2]~input_o ) ) ) ) # ( \regFile~76_q  & ( !\readAddr2[0]~input_o  & ( (!\readAddr2[2]~input_o  & \readAddr2[1]~input_o ) ) ) )

	.dataa(!\regFile~44_q ),
	.datab(!\regFile~108_q ),
	.datac(!\readAddr2[2]~input_o ),
	.datad(!\readAddr2[1]~input_o ),
	.datae(!\regFile~76_q ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2620 .extended_lut = "off";
defparam \regFile~2620 .lut_mask = 64'h000000F05F3F5F3F;
defparam \regFile~2620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \regFile~1728 (
// Equation(s):
// \regFile~1728_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2620_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2620_combout  & (\regFile~140_q )) # (\regFile~2620_combout  & ((\regFile~172_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2620_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2620_combout  & (((\regFile~204_q )))) # (\regFile~2620_combout  & (\regFile~236_q )))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~236_q ),
	.datac(!\regFile~204_q ),
	.datad(!\regFile~2620_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~172_q ),
	.datag(!\regFile~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1728 .extended_lut = "on";
defparam \regFile~1728 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1728 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \readData2~76 (
// Equation(s):
// \readData2~76_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\readAddr2[3]~input_o  & (\regFile~1728_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1732_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (((\regFile~1736_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1740_combout )))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\regFile~1740_combout ),
	.datac(!\regFile~1736_combout ),
	.datad(!\readAddr2[3]~input_o ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1732_combout ),
	.datag(!\regFile~1728_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~76 .extended_lut = "on";
defparam \readData2~76 .lut_mask = 64'h0A000A220AAA0A22;
defparam \readData2~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \regFile~2638 (
// Equation(s):
// \regFile~2638_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~525_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~557_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~589_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~621_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~557_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~589_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~621_q ),
	.datag(!\regFile~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2638 .extended_lut = "on";
defparam \regFile~2638 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N42
cyclonev_lcell_comb \regFile~1752 (
// Equation(s):
// \regFile~1752_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2638_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2638_combout  & (\regFile~653_q )) # (\regFile~2638_combout  & (((\regFile~685_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2638_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2638_combout  & (\regFile~717_q )) # (\regFile~2638_combout  & (((\regFile~749_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2638_combout ),
	.datac(!\regFile~717_q ),
	.datad(!\regFile~749_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~685_q ),
	.datag(!\regFile~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1752 .extended_lut = "on";
defparam \regFile~1752 .lut_mask = 64'h2626263737372637;
defparam \regFile~1752 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \regFile~2642 (
// Equation(s):
// \regFile~2642_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~781_q )) # (\readAddr2[0]~input_o  & (((\regFile~813_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~845_q )) # (\readAddr2[0]~input_o  & (((\regFile~877_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~845_q ),
	.datad(!\regFile~877_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~813_q ),
	.datag(!\regFile~781_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2642 .extended_lut = "on";
defparam \regFile~2642 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2642 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \regFile~1756 (
// Equation(s):
// \regFile~1756_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2642_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2642_combout  & (\regFile~909_q )) # (\regFile~2642_combout  & ((\regFile~941_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2642_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2642_combout  & (((\regFile~973_q )))) # (\regFile~2642_combout  & (\regFile~1005_q )))) ) )

	.dataa(!\regFile~1005_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~973_q ),
	.datad(!\regFile~2642_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~941_q ),
	.datag(!\regFile~909_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1756 .extended_lut = "on";
defparam \regFile~1756 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1756 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N0
cyclonev_lcell_comb \regFile~2634 (
// Equation(s):
// \regFile~2634_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~269_q )) # (\readAddr2[0]~input_o  & (((\regFile~301_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~333_q )) # (\readAddr2[0]~input_o  & (((\regFile~365_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~333_q ),
	.datad(!\regFile~301_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~365_q ),
	.datag(!\regFile~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2634 .extended_lut = "on";
defparam \regFile~2634 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2634 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \regFile~1748 (
// Equation(s):
// \regFile~1748_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2634_combout  & (((\regFile~397_q  & \readAddr2[2]~input_o )))) # (\regFile~2634_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~429_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2634_combout  & (((\regFile~461_q  & \readAddr2[2]~input_o )))) # (\regFile~2634_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~493_q )))) ) )

	.dataa(!\regFile~429_q ),
	.datab(!\regFile~493_q ),
	.datac(!\regFile~461_q ),
	.datad(!\regFile~2634_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1748 .extended_lut = "on";
defparam \regFile~1748 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1748 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \regFile~2633 (
// Equation(s):
// \regFile~2633_combout  = ( \regFile~77_q  & ( \regFile~45_q  & ( (!\readAddr2[1]~input_o  & (((\readAddr2[0]~input_o )))) # (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o  & ((!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & 
// ((\readAddr2[2]~input_o ) # (\regFile~109_q ))))) ) ) ) # ( !\regFile~77_q  & ( \regFile~45_q  & ( (\readAddr2[0]~input_o  & ((!\readAddr2[1]~input_o ) # ((\readAddr2[2]~input_o ) # (\regFile~109_q )))) ) ) ) # ( \regFile~77_q  & ( !\regFile~45_q  & ( 
// (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~109_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~77_q  & ( !\regFile~45_q  & ( (\readAddr2[0]~input_o  & 
// (((\readAddr2[1]~input_o  & \regFile~109_q )) # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[1]~input_o ),
	.datab(!\regFile~109_q ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~77_q ),
	.dataf(!\regFile~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2633 .extended_lut = "off";
defparam \regFile~2633 .lut_mask = 64'h010F510F0B0F5B0F;
defparam \regFile~2633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \regFile~1744 (
// Equation(s):
// \regFile~1744_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2633_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2633_combout  & (((\regFile~141_q )))) # (\regFile~2633_combout  & (\regFile~173_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2633_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2633_combout  & (\regFile~205_q )) # (\regFile~2633_combout  & ((\regFile~237_q )))))) ) )

	.dataa(!\regFile~173_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~205_q ),
	.datad(!\regFile~2633_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~237_q ),
	.datag(!\regFile~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1744 .extended_lut = "on";
defparam \regFile~1744 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1744 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \readData2~72 (
// Equation(s):
// \readData2~72_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1744_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1748_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1752_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1756_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1752_combout ),
	.datad(!\regFile~1756_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1748_combout ),
	.datag(!\regFile~1744_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~72 .extended_lut = "on";
defparam \readData2~72 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData2~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N39
cyclonev_lcell_comb \regFile~2651 (
// Equation(s):
// \regFile~2651_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~526_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~558_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~590_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~622_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~558_q ),
	.datac(!\regFile~590_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~622_q ),
	.datag(!\regFile~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2651 .extended_lut = "on";
defparam \regFile~2651 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2651 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N45
cyclonev_lcell_comb \regFile~1768 (
// Equation(s):
// \regFile~1768_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2651_combout  & (((\regFile~654_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2651_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~686_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2651_combout  & (\regFile~718_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2651_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~750_q ))))) ) )

	.dataa(!\regFile~686_q ),
	.datab(!\regFile~2651_combout ),
	.datac(!\regFile~718_q ),
	.datad(!\regFile~750_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1768 .extended_lut = "on";
defparam \regFile~1768 .lut_mask = 64'h333333331D1D0C3F;
defparam \regFile~1768 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N54
cyclonev_lcell_comb \regFile~2655 (
// Equation(s):
// \regFile~2655_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~782_q )) # (\readAddr2[0]~input_o  & (((\regFile~814_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~846_q )) # (\readAddr2[0]~input_o  & (((\regFile~878_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~846_q ),
	.datad(!\regFile~878_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~814_q ),
	.datag(!\regFile~782_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2655 .extended_lut = "on";
defparam \regFile~2655 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2655 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \regFile~1772 (
// Equation(s):
// \regFile~1772_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2655_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2655_combout  & (\regFile~910_q )) # (\regFile~2655_combout  & ((\regFile~942_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2655_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2655_combout  & ((\regFile~974_q ))) # (\regFile~2655_combout  & (\regFile~1006_q ))))) ) )

	.dataa(!\regFile~1006_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~974_q ),
	.datad(!\regFile~942_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2655_combout ),
	.datag(!\regFile~910_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1772 .extended_lut = "on";
defparam \regFile~1772 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1772 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N45
cyclonev_lcell_comb \regFile~2647 (
// Equation(s):
// \regFile~2647_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (((\regFile~270_q  & !\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o )) # (\regFile~302_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (((\regFile~334_q  & !\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o )) # (\regFile~366_q )))) ) )

	.dataa(!\regFile~366_q ),
	.datab(!\regFile~302_q ),
	.datac(!\regFile~334_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2647 .extended_lut = "on";
defparam \regFile~2647 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regFile~2647 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N30
cyclonev_lcell_comb \regFile~1764 (
// Equation(s):
// \regFile~1764_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2647_combout  & (((\regFile~398_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2647_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~430_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2647_combout  & (((\regFile~462_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2647_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~494_q ))) ) )

	.dataa(!\regFile~2647_combout ),
	.datab(!\regFile~494_q ),
	.datac(!\regFile~462_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~430_q ),
	.datag(!\regFile~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1764 .extended_lut = "on";
defparam \regFile~1764 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~1764 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \regFile~2646 (
// Equation(s):
// \regFile~2646_combout  = ( \regFile~78_q  & ( \regFile~46_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\readAddr2[1]~input_o )) # (\readAddr2[0]~input_o  & ((!\readAddr2[1]~input_o ) # (\regFile~110_q ))))) # (\readAddr2[2]~input_o  & 
// (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~78_q  & ( \regFile~46_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~110_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~78_q  & ( !\regFile~46_q  & ( (!\readAddr2[2]~input_o  & 
// (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~110_q )))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~78_q  & ( !\regFile~46_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & \regFile~110_q )) # 
// (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\regFile~110_q ),
	.datae(!\regFile~78_q ),
	.dataf(!\regFile~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2646 .extended_lut = "off";
defparam \regFile~2646 .lut_mask = 64'h1113191B3133393B;
defparam \regFile~2646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N6
cyclonev_lcell_comb \regFile~1760 (
// Equation(s):
// \regFile~1760_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2646_combout  & (((\regFile~142_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2646_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~174_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2646_combout  & (((\regFile~206_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2646_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~238_q ))) ) )

	.dataa(!\regFile~2646_combout ),
	.datab(!\regFile~238_q ),
	.datac(!\regFile~206_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~174_q ),
	.datag(!\regFile~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1760 .extended_lut = "on";
defparam \regFile~1760 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~1760 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N3
cyclonev_lcell_comb \readData2~68 (
// Equation(s):
// \readData2~68_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1760_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1764_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1768_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1772_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1768_combout ),
	.datad(!\regFile~1772_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1764_combout ),
	.datag(!\regFile~1760_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~68 .extended_lut = "on";
defparam \readData2~68 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData2~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N36
cyclonev_lcell_comb \regFile~2664 (
// Equation(s):
// \regFile~2664_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~527_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~559_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~591_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~623_q ))) ) )

	.dataa(!\regFile~623_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~591_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~559_q ),
	.datag(!\regFile~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2664 .extended_lut = "on";
defparam \regFile~2664 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2664 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \regFile~1784 (
// Equation(s):
// \regFile~1784_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2664_combout  & (\readAddr2[2]~input_o  & (\regFile~655_q ))) # (\regFile~2664_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~687_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2664_combout  & (\readAddr2[2]~input_o  & (\regFile~719_q ))) # (\regFile~2664_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~751_q ))))) ) )

	.dataa(!\regFile~2664_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~719_q ),
	.datad(!\regFile~751_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~687_q ),
	.datag(!\regFile~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1784 .extended_lut = "on";
defparam \regFile~1784 .lut_mask = 64'h4646465757574657;
defparam \regFile~1784 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \regFile~2668 (
// Equation(s):
// \regFile~2668_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~783_q ))) # (\readAddr2[0]~input_o  & (\regFile~815_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~847_q ))) # (\readAddr2[0]~input_o  & (\regFile~879_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~879_q ),
	.datab(!\regFile~815_q ),
	.datac(!\regFile~847_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~783_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2668 .extended_lut = "on";
defparam \regFile~2668 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regFile~2668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \regFile~1788 (
// Equation(s):
// \regFile~1788_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2668_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2668_combout  & (\regFile~911_q )) # (\regFile~2668_combout  & (((\regFile~943_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2668_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2668_combout  & (\regFile~975_q )) # (\regFile~2668_combout  & (((\regFile~1007_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2668_combout ),
	.datac(!\regFile~975_q ),
	.datad(!\regFile~1007_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~943_q ),
	.datag(!\regFile~911_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1788 .extended_lut = "on";
defparam \regFile~1788 .lut_mask = 64'h2626263737372637;
defparam \regFile~1788 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \regFile~2660 (
// Equation(s):
// \regFile~2660_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~271_q ))) # (\readAddr2[0]~input_o  & (\regFile~303_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~335_q )) # (\readAddr2[0]~input_o  & ((\regFile~367_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~303_q ),
	.datac(!\regFile~335_q ),
	.datad(!\regFile~367_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2660 .extended_lut = "on";
defparam \regFile~2660 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regFile~2660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \regFile~1780 (
// Equation(s):
// \regFile~1780_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2660_combout  & (((\regFile~399_q  & \readAddr2[2]~input_o )))) # (\regFile~2660_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~431_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2660_combout  & (((\regFile~463_q  & \readAddr2[2]~input_o )))) # (\regFile~2660_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~495_q )))) ) )

	.dataa(!\regFile~431_q ),
	.datab(!\regFile~495_q ),
	.datac(!\regFile~463_q ),
	.datad(!\regFile~2660_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1780 .extended_lut = "on";
defparam \regFile~1780 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1780 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \regFile~2659 (
// Equation(s):
// \regFile~2659_combout  = ( \regFile~79_q  & ( \readAddr2[0]~input_o  & ( ((!\readAddr2[1]~input_o  & (\regFile~47_q )) # (\readAddr2[1]~input_o  & ((\regFile~111_q )))) # (\readAddr2[2]~input_o ) ) ) ) # ( !\regFile~79_q  & ( \readAddr2[0]~input_o  & ( 
// ((!\readAddr2[1]~input_o  & (\regFile~47_q )) # (\readAddr2[1]~input_o  & ((\regFile~111_q )))) # (\readAddr2[2]~input_o ) ) ) ) # ( \regFile~79_q  & ( !\readAddr2[0]~input_o  & ( (!\readAddr2[2]~input_o  & \readAddr2[1]~input_o ) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\regFile~47_q ),
	.datad(!\regFile~111_q ),
	.datae(!\regFile~79_q ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2659 .extended_lut = "off";
defparam \regFile~2659 .lut_mask = 64'h000022225D7F5D7F;
defparam \regFile~2659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N12
cyclonev_lcell_comb \regFile~1776 (
// Equation(s):
// \regFile~1776_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2659_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2659_combout  & (\regFile~143_q )) # (\regFile~2659_combout  & ((\regFile~175_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2659_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2659_combout  & ((\regFile~207_q ))) # (\regFile~2659_combout  & (\regFile~239_q ))))) ) )

	.dataa(!\regFile~239_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~207_q ),
	.datad(!\regFile~175_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2659_combout ),
	.datag(!\regFile~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1776 .extended_lut = "on";
defparam \regFile~1776 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \readData2~64 (
// Equation(s):
// \readData2~64_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1776_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1780_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1784_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1788_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1784_combout ),
	.datad(!\regFile~1788_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1780_combout ),
	.datag(!\regFile~1776_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~64 .extended_lut = "on";
defparam \readData2~64 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData2~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N12
cyclonev_lcell_comb \regFile~2677 (
// Equation(s):
// \regFile~2677_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~528_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~560_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~592_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~624_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~592_q ),
	.datad(!\regFile~624_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~560_q ),
	.datag(!\regFile~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2677 .extended_lut = "on";
defparam \regFile~2677 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2677 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N18
cyclonev_lcell_comb \regFile~1800 (
// Equation(s):
// \regFile~1800_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2677_combout  & (\readAddr2[2]~input_o  & (\regFile~656_q ))) # (\regFile~2677_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~688_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2677_combout  & (\readAddr2[2]~input_o  & (\regFile~720_q ))) # (\regFile~2677_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~752_q ))))) ) )

	.dataa(!\regFile~2677_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~720_q ),
	.datad(!\regFile~752_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~688_q ),
	.datag(!\regFile~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1800 .extended_lut = "on";
defparam \regFile~1800 .lut_mask = 64'h4646465757574657;
defparam \regFile~1800 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N0
cyclonev_lcell_comb \regFile~2681 (
// Equation(s):
// \regFile~2681_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~784_q )) # (\readAddr2[0]~input_o  & (((\regFile~816_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~848_q )) # (\readAddr2[0]~input_o  & (((\regFile~880_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~848_q ),
	.datad(!\regFile~880_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~816_q ),
	.datag(!\regFile~784_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2681 .extended_lut = "on";
defparam \regFile~2681 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N54
cyclonev_lcell_comb \regFile~1804 (
// Equation(s):
// \regFile~1804_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2681_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2681_combout  & (\regFile~912_q )) # (\regFile~2681_combout  & ((\regFile~944_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2681_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2681_combout  & ((\regFile~976_q ))) # (\regFile~2681_combout  & (\regFile~1008_q ))))) ) )

	.dataa(!\regFile~1008_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~976_q ),
	.datad(!\regFile~944_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2681_combout ),
	.datag(!\regFile~912_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1804 .extended_lut = "on";
defparam \regFile~1804 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1804 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \regFile~2673 (
// Equation(s):
// \regFile~2673_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~272_q ))) # (\readAddr2[0]~input_o  & (\regFile~304_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~336_q ))) # (\readAddr2[0]~input_o  & (\regFile~368_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~368_q ),
	.datab(!\regFile~304_q ),
	.datac(!\regFile~336_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~272_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2673 .extended_lut = "on";
defparam \regFile~2673 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regFile~2673 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N42
cyclonev_lcell_comb \regFile~1796 (
// Equation(s):
// \regFile~1796_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2673_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2673_combout  & (((\regFile~400_q )))) # (\regFile~2673_combout  & (\regFile~432_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2673_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2673_combout  & (\regFile~464_q )) # (\regFile~2673_combout  & ((\regFile~496_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~432_q ),
	.datac(!\regFile~464_q ),
	.datad(!\regFile~2673_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~496_q ),
	.datag(!\regFile~400_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1796 .extended_lut = "on";
defparam \regFile~1796 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regFile~1796 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \regFile~2672 (
// Equation(s):
// \regFile~2672_combout  = ( \regFile~80_q  & ( \regFile~112_q  & ( (!\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o  & \regFile~48_q )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~80_q  & ( 
// \regFile~112_q  & ( (\readAddr2[0]~input_o  & (((\regFile~48_q ) # (\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~80_q  & ( !\regFile~112_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o  & 
// \regFile~48_q )) # (\readAddr2[1]~input_o  & (!\readAddr2[0]~input_o )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~80_q  & ( !\regFile~112_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o  & \regFile~48_q )) 
// # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\regFile~48_q ),
	.datae(!\regFile~80_q ),
	.dataf(!\regFile~112_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2672 .extended_lut = "off";
defparam \regFile~2672 .lut_mask = 64'h050D252D070F272F;
defparam \regFile~2672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \regFile~1792 (
// Equation(s):
// \regFile~1792_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2672_combout  & (\readAddr2[2]~input_o  & (\regFile~144_q ))) # (\regFile~2672_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~176_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2672_combout  & (\readAddr2[2]~input_o  & (\regFile~208_q ))) # (\regFile~2672_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~240_q ))))) ) )

	.dataa(!\regFile~2672_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~208_q ),
	.datad(!\regFile~176_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~240_q ),
	.datag(!\regFile~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1792 .extended_lut = "on";
defparam \regFile~1792 .lut_mask = 64'h4657464646575757;
defparam \regFile~1792 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \readData2~60 (
// Equation(s):
// \readData2~60_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1792_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1796_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1800_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1804_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1800_combout ),
	.datad(!\regFile~1804_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1796_combout ),
	.datag(!\regFile~1792_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~60 .extended_lut = "on";
defparam \readData2~60 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData2~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N54
cyclonev_lcell_comb \regFile~2686 (
// Equation(s):
// \regFile~2686_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~273_q  & ((!\readAddr2[2]~input_o )))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~305_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~337_q  & ((!\readAddr2[2]~input_o )))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ) # (\regFile~369_q ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~305_q ),
	.datac(!\regFile~337_q ),
	.datad(!\regFile~369_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~273_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2686 .extended_lut = "on";
defparam \regFile~2686 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regFile~2686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N54
cyclonev_lcell_comb \regFile~1812 (
// Equation(s):
// \regFile~1812_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2686_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2686_combout  & (\regFile~401_q )) # (\regFile~2686_combout  & (((\regFile~433_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2686_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2686_combout  & (\regFile~465_q )) # (\regFile~2686_combout  & (((\regFile~497_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2686_combout ),
	.datac(!\regFile~465_q ),
	.datad(!\regFile~497_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~433_q ),
	.datag(!\regFile~401_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1812 .extended_lut = "on";
defparam \regFile~1812 .lut_mask = 64'h2626263737372637;
defparam \regFile~1812 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \regFile~2690 (
// Equation(s):
// \regFile~2690_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~529_q )) # (\readAddr2[0]~input_o  & ((\regFile~561_q ))))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (((\regFile~593_q )))) # (\readAddr2[0]~input_o  & (\regFile~625_q )))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~625_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~593_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~561_q ),
	.datag(!\regFile~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2690 .extended_lut = "on";
defparam \regFile~2690 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regFile~2690 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \regFile~1816 (
// Equation(s):
// \regFile~1816_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2690_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2690_combout  & (((\regFile~657_q )))) # (\regFile~2690_combout  & (\regFile~689_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2690_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2690_combout  & (\regFile~721_q )) # (\regFile~2690_combout  & ((\regFile~753_q )))))) ) )

	.dataa(!\regFile~689_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~721_q ),
	.datad(!\regFile~2690_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~753_q ),
	.datag(!\regFile~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1816 .extended_lut = "on";
defparam \regFile~1816 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1816 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \regFile~2694 (
// Equation(s):
// \regFile~2694_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~785_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~817_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~849_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~881_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~849_q ),
	.datad(!\regFile~817_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~881_q ),
	.datag(!\regFile~785_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2694 .extended_lut = "on";
defparam \regFile~2694 .lut_mask = 64'h195D1919195D5D5D;
defparam \regFile~2694 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \regFile~1820 (
// Equation(s):
// \regFile~1820_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2694_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2694_combout  & (((\regFile~913_q )))) # (\regFile~2694_combout  & (\regFile~945_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2694_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2694_combout  & (\regFile~977_q )) # (\regFile~2694_combout  & ((\regFile~1009_q )))))) ) )

	.dataa(!\regFile~945_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~977_q ),
	.datad(!\regFile~2694_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~1009_q ),
	.datag(!\regFile~913_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1820 .extended_lut = "on";
defparam \regFile~1820 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1820 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \regFile~2685 (
// Equation(s):
// \regFile~2685_combout  = ( \regFile~81_q  & ( \regFile~49_q  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & ((\readAddr2[1]~input_o )))) # (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~113_q )) # (\readAddr2[2]~input_o ))) ) 
// ) ) # ( !\regFile~81_q  & ( \regFile~49_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~113_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~81_q  & ( !\regFile~49_q  & ( (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o  & 
// ((!\readAddr2[0]~input_o ) # (\regFile~113_q )))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~81_q  & ( !\regFile~49_q  & ( (\readAddr2[0]~input_o  & (((\regFile~113_q  & \readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~113_q ),
	.datad(!\readAddr2[1]~input_o ),
	.datae(!\regFile~81_q ),
	.dataf(!\regFile~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2685 .extended_lut = "off";
defparam \regFile~2685 .lut_mask = 64'h1115119D5515559D;
defparam \regFile~2685 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \regFile~1808 (
// Equation(s):
// \regFile~1808_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2685_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2685_combout  & (\regFile~145_q )) # (\regFile~2685_combout  & ((\regFile~177_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2685_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2685_combout  & (((\regFile~209_q )))) # (\regFile~2685_combout  & (\regFile~241_q )))) ) )

	.dataa(!\regFile~241_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~209_q ),
	.datad(!\regFile~2685_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~177_q ),
	.datag(!\regFile~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1808 .extended_lut = "on";
defparam \regFile~1808 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1808 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N6
cyclonev_lcell_comb \readData2~56 (
// Equation(s):
// \readData2~56_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (((\regFile~1808_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1812_combout )))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1816_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1820_combout )))))) ) )

	.dataa(!\regFile~1812_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1816_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1820_combout ),
	.datag(!\regFile~1808_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~56 .extended_lut = "on";
defparam \readData2~56 .lut_mask = 64'h1D000C001D003F00;
defparam \readData2~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \regFile~2699 (
// Equation(s):
// \regFile~2699_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~274_q )) # (\readAddr2[0]~input_o  & ((\regFile~306_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (((\regFile~338_q )))) # (\readAddr2[0]~input_o  & (\regFile~370_q )))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~370_q ),
	.datac(!\regFile~338_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~306_q ),
	.datag(!\regFile~274_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2699 .extended_lut = "on";
defparam \regFile~2699 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regFile~2699 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \regFile~1828 (
// Equation(s):
// \regFile~1828_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2699_combout  & (((\regFile~402_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2699_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~434_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2699_combout  & (((\regFile~466_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2699_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~498_q ))) ) )

	.dataa(!\regFile~2699_combout ),
	.datab(!\regFile~498_q ),
	.datac(!\regFile~466_q ),
	.datad(!\regFile~434_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~402_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1828 .extended_lut = "on";
defparam \regFile~1828 .lut_mask = 64'h555555550A5F1B1B;
defparam \regFile~1828 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \regFile~2703 (
// Equation(s):
// \regFile~2703_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~530_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~562_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~594_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~626_q ))) ) )

	.dataa(!\regFile~626_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~594_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~562_q ),
	.datag(!\regFile~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2703 .extended_lut = "on";
defparam \regFile~2703 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N39
cyclonev_lcell_comb \regFile~1832 (
// Equation(s):
// \regFile~1832_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2703_combout  & (((\regFile~658_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2703_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~690_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2703_combout  & (\regFile~722_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2703_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~754_q ))))) ) )

	.dataa(!\regFile~690_q ),
	.datab(!\regFile~2703_combout ),
	.datac(!\regFile~722_q ),
	.datad(!\regFile~754_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1832_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1832 .extended_lut = "on";
defparam \regFile~1832 .lut_mask = 64'h333333331D1D0C3F;
defparam \regFile~1832 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \regFile~2707 (
// Equation(s):
// \regFile~2707_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~786_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~818_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~850_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~882_q ))) ) )

	.dataa(!\regFile~882_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~850_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~818_q ),
	.datag(!\regFile~786_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2707 .extended_lut = "on";
defparam \regFile~2707 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2707 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N36
cyclonev_lcell_comb \regFile~1836 (
// Equation(s):
// \regFile~1836_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2707_combout  & (\readAddr2[2]~input_o  & (\regFile~914_q ))) # (\regFile~2707_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~946_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2707_combout  & (\readAddr2[2]~input_o  & (\regFile~978_q ))) # (\regFile~2707_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~1010_q ))))) ) )

	.dataa(!\regFile~2707_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~978_q ),
	.datad(!\regFile~1010_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~946_q ),
	.datag(!\regFile~914_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1836_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1836 .extended_lut = "on";
defparam \regFile~1836 .lut_mask = 64'h4646465757574657;
defparam \regFile~1836 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \regFile~2698 (
// Equation(s):
// \regFile~2698_combout  = ( \regFile~82_q  & ( \regFile~50_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o )) # (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~114_q ))))) # (\readAddr2[2]~input_o  & 
// (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~82_q  & ( \regFile~50_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~114_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~82_q  & ( !\regFile~50_q  & ( (!\readAddr2[2]~input_o 
//  & (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~114_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~82_q  & ( !\regFile~50_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & \regFile~114_q 
// )) # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\regFile~114_q ),
	.datae(!\regFile~82_q ),
	.dataf(!\regFile~50_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2698 .extended_lut = "off";
defparam \regFile~2698 .lut_mask = 64'h050725270D0F2D2F;
defparam \regFile~2698 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N33
cyclonev_lcell_comb \regFile~1824 (
// Equation(s):
// \regFile~1824_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2698_combout  & (((\regFile~146_q  & \readAddr2[2]~input_o )))) # (\regFile~2698_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~178_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2698_combout  & (((\regFile~210_q  & \readAddr2[2]~input_o )))) # (\regFile~2698_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~242_q )))) ) )

	.dataa(!\regFile~178_q ),
	.datab(!\regFile~242_q ),
	.datac(!\regFile~210_q ),
	.datad(!\regFile~2698_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1824 .extended_lut = "on";
defparam \regFile~1824 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~1824 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \readData2~52 (
// Equation(s):
// \readData2~52_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (((\regFile~1824_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1828_combout )))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1832_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1836_combout )))))) ) )

	.dataa(!\regFile~1828_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1832_combout ),
	.datad(!\readAddr2[3]~input_o ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1836_combout ),
	.datag(!\regFile~1824_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~52 .extended_lut = "on";
defparam \readData2~52 .lut_mask = 64'h0C440C000C440CCC;
defparam \readData2~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \regFile~2720 (
// Equation(s):
// \regFile~2720_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~787_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~819_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~851_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~883_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~819_q ),
	.datac(!\regFile~851_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~883_q ),
	.datag(!\regFile~787_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2720 .extended_lut = "on";
defparam \regFile~2720 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \regFile~1852 (
// Equation(s):
// \regFile~1852_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2720_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2720_combout  & (\regFile~915_q )) # (\regFile~2720_combout  & ((\regFile~947_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2720_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2720_combout  & (((\regFile~979_q )))) # (\regFile~2720_combout  & (\regFile~1011_q )))) ) )

	.dataa(!\regFile~1011_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~979_q ),
	.datad(!\regFile~2720_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~947_q ),
	.datag(!\regFile~915_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1852 .extended_lut = "on";
defparam \regFile~1852 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1852 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N6
cyclonev_lcell_comb \regFile~2716 (
// Equation(s):
// \regFile~2716_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~531_q )) # (\readAddr2[0]~input_o  & ((\regFile~563_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~595_q ))) # (\readAddr2[0]~input_o  & (\regFile~627_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~627_q ),
	.datac(!\regFile~595_q ),
	.datad(!\regFile~563_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2716 .extended_lut = "on";
defparam \regFile~2716 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regFile~2716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N36
cyclonev_lcell_comb \regFile~1848 (
// Equation(s):
// \regFile~1848_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2716_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2716_combout  & (\regFile~659_q )) # (\regFile~2716_combout  & ((\regFile~691_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2716_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2716_combout  & (((\regFile~723_q )))) # (\regFile~2716_combout  & (\regFile~755_q )))) ) )

	.dataa(!\regFile~755_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~723_q ),
	.datad(!\regFile~2716_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~691_q ),
	.datag(!\regFile~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1848_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1848 .extended_lut = "on";
defparam \regFile~1848 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1848 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \regFile~2712 (
// Equation(s):
// \regFile~2712_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~275_q )) # (\readAddr2[0]~input_o  & (((\regFile~307_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~339_q )) # (\readAddr2[0]~input_o  & (((\regFile~371_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~339_q ),
	.datad(!\regFile~307_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~371_q ),
	.datag(!\regFile~275_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2712 .extended_lut = "on";
defparam \regFile~2712 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N0
cyclonev_lcell_comb \regFile~1844 (
// Equation(s):
// \regFile~1844_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2712_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2712_combout  & ((\regFile~403_q ))) # (\regFile~2712_combout  & (\regFile~435_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2712_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2712_combout  & ((\regFile~467_q ))) # (\regFile~2712_combout  & (\regFile~499_q ))))) ) )

	.dataa(!\regFile~499_q ),
	.datab(!\regFile~435_q ),
	.datac(!\regFile~467_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2712_combout ),
	.datag(!\regFile~403_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1844_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1844 .extended_lut = "on";
defparam \regFile~1844 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1844 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \regFile~2711 (
// Equation(s):
// \regFile~2711_combout  = ( \regFile~83_q  & ( \regFile~51_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\readAddr2[2]~input_o )) # (\regFile~115_q ))) ) 
// ) ) # ( !\regFile~83_q  & ( \regFile~51_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\readAddr2[2]~input_o )) # (\regFile~115_q ))) ) ) ) # ( \regFile~83_q  & ( !\regFile~51_q  & ( (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o  & 
// ((!\readAddr2[0]~input_o ) # (\regFile~115_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~83_q  & ( !\regFile~51_q  & ( (\readAddr2[0]~input_o  & (((\regFile~115_q  & \readAddr2[1]~input_o )) # (\readAddr2[2]~input_o 
// ))) ) ) )

	.dataa(!\regFile~115_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~83_q ),
	.dataf(!\regFile~51_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2711 .extended_lut = "off";
defparam \regFile~2711 .lut_mask = 64'h01330D3331333D33;
defparam \regFile~2711 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \regFile~1840 (
// Equation(s):
// \regFile~1840_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2711_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2711_combout  & ((\regFile~147_q ))) # (\regFile~2711_combout  & (\regFile~179_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2711_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2711_combout  & (\regFile~211_q )) # (\regFile~2711_combout  & ((\regFile~243_q )))))) ) )

	.dataa(!\regFile~179_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~211_q ),
	.datad(!\regFile~243_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2711_combout ),
	.datag(!\regFile~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1840 .extended_lut = "on";
defparam \regFile~1840 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1840 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N0
cyclonev_lcell_comb \readData2~48 (
// Equation(s):
// \readData2~48_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\readAddr2[3]~input_o  & (\regFile~1840_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1844_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// (((!\readAddr2[3]~input_o  & ((\regFile~1848_combout ))) # (\readAddr2[3]~input_o  & (\regFile~1852_combout ))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\regFile~1852_combout ),
	.datac(!\regFile~1848_combout ),
	.datad(!\regFile~1844_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\readAddr2[3]~input_o ),
	.datag(!\regFile~1840_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~48 .extended_lut = "on";
defparam \readData2~48 .lut_mask = 64'h0A0A0A0A00AA2222;
defparam \readData2~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \regFile~2725 (
// Equation(s):
// \regFile~2725_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~276_q  & ((!\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\regFile~308_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~340_q  & ((!\readAddr2[2]~input_o )))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~372_q ))) ) )

	.dataa(!\regFile~372_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~340_q ),
	.datad(!\regFile~308_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~276_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2725 .extended_lut = "on";
defparam \regFile~2725 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2725 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \regFile~1860 (
// Equation(s):
// \regFile~1860_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2725_combout  & (((\regFile~404_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2725_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~436_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2725_combout  & (((\regFile~468_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2725_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~500_q ))) ) )

	.dataa(!\regFile~2725_combout ),
	.datab(!\regFile~500_q ),
	.datac(!\regFile~468_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~436_q ),
	.datag(!\regFile~404_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1860 .extended_lut = "on";
defparam \regFile~1860 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~1860 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N48
cyclonev_lcell_comb \regFile~2729 (
// Equation(s):
// \regFile~2729_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~532_q )) # (\readAddr2[0]~input_o  & ((\regFile~564_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~596_q ))) # (\readAddr2[0]~input_o  & (\regFile~628_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~628_q ),
	.datac(!\regFile~596_q ),
	.datad(!\regFile~564_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2729 .extended_lut = "on";
defparam \regFile~2729 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regFile~2729 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N30
cyclonev_lcell_comb \regFile~1864 (
// Equation(s):
// \regFile~1864_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2729_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2729_combout  & (\regFile~660_q )) # (\regFile~2729_combout  & ((\regFile~692_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2729_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2729_combout  & ((\regFile~724_q ))) # (\regFile~2729_combout  & (\regFile~756_q ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~756_q ),
	.datac(!\regFile~724_q ),
	.datad(!\regFile~692_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2729_combout ),
	.datag(!\regFile~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1864_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1864 .extended_lut = "on";
defparam \regFile~1864 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regFile~1864 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N0
cyclonev_lcell_comb \regFile~2733 (
// Equation(s):
// \regFile~2733_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~788_q )) # (\readAddr2[0]~input_o  & (((\regFile~820_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~852_q )) # (\readAddr2[0]~input_o  & (((\regFile~884_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~852_q ),
	.datad(!\regFile~820_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~884_q ),
	.datag(!\regFile~788_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2733 .extended_lut = "on";
defparam \regFile~2733 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2733 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N42
cyclonev_lcell_comb \regFile~1868 (
// Equation(s):
// \regFile~1868_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2733_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2733_combout  & (\regFile~916_q )) # (\regFile~2733_combout  & ((\regFile~948_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2733_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2733_combout  & (((\regFile~980_q )))) # (\regFile~2733_combout  & (\regFile~1012_q )))) ) )

	.dataa(!\regFile~1012_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~980_q ),
	.datad(!\regFile~2733_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~948_q ),
	.datag(!\regFile~916_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1868 .extended_lut = "on";
defparam \regFile~1868 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1868 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \regFile~2724 (
// Equation(s):
// \regFile~2724_combout  = ( \regFile~84_q  & ( \regFile~116_q  & ( (!\readAddr2[2]~input_o  & (((\regFile~52_q  & \readAddr2[0]~input_o )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~84_q  & ( 
// \regFile~116_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\regFile~52_q )) # (\readAddr2[1]~input_o ))) ) ) ) # ( \regFile~84_q  & ( !\regFile~116_q  & ( (!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o  & ((\readAddr2[2]~input_o ) # 
// (\regFile~52_q )))) # (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o  $ (\readAddr2[2]~input_o )))) ) ) ) # ( !\regFile~84_q  & ( !\regFile~116_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o  & \regFile~52_q )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\readAddr2[1]~input_o ),
	.datab(!\regFile~52_q ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~84_q ),
	.dataf(!\regFile~116_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2724 .extended_lut = "off";
defparam \regFile~2724 .lut_mask = 64'h020F520F070F570F;
defparam \regFile~2724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \regFile~1856 (
// Equation(s):
// \regFile~1856_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2724_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2724_combout  & ((\regFile~148_q ))) # (\regFile~2724_combout  & (\regFile~180_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2724_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2724_combout  & (\regFile~212_q )) # (\regFile~2724_combout  & ((\regFile~244_q )))))) ) )

	.dataa(!\regFile~180_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~212_q ),
	.datad(!\regFile~244_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2724_combout ),
	.datag(!\regFile~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1856 .extended_lut = "on";
defparam \regFile~1856 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1856 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N48
cyclonev_lcell_comb \readData2~44 (
// Equation(s):
// \readData2~44_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (((\regFile~1856_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1860_combout )))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1864_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1868_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\regFile~1860_combout ),
	.datac(!\regFile~1864_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1868_combout ),
	.datag(!\regFile~1856_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~44 .extended_lut = "on";
defparam \readData2~44 .lut_mask = 64'h1B000A001B005F00;
defparam \readData2~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \regFile~2742 (
// Equation(s):
// \regFile~2742_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~533_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~565_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~597_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~629_q ))) ) )

	.dataa(!\regFile~629_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~597_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~565_q ),
	.datag(!\regFile~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2742 .extended_lut = "on";
defparam \regFile~2742 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2742 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N12
cyclonev_lcell_comb \regFile~1880 (
// Equation(s):
// \regFile~1880_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2742_combout  & (\regFile~661_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2742_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~693_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2742_combout  & (((\regFile~725_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2742_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~757_q ))) ) )

	.dataa(!\regFile~757_q ),
	.datab(!\regFile~2742_combout ),
	.datac(!\regFile~725_q ),
	.datad(!\regFile~693_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1880 .extended_lut = "on";
defparam \regFile~1880 .lut_mask = 64'h333333330C3F1D1D;
defparam \regFile~1880 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \regFile~2738 (
// Equation(s):
// \regFile~2738_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~277_q )) # (\readAddr2[0]~input_o  & (((\regFile~309_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~341_q )) # (\readAddr2[0]~input_o  & (((\regFile~373_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~341_q ),
	.datad(!\regFile~309_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~373_q ),
	.datag(!\regFile~277_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2738 .extended_lut = "on";
defparam \regFile~2738 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2738 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \regFile~1876 (
// Equation(s):
// \regFile~1876_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2738_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2738_combout  & ((\regFile~405_q ))) # (\regFile~2738_combout  & (\regFile~437_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2738_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2738_combout  & ((\regFile~469_q ))) # (\regFile~2738_combout  & (\regFile~501_q ))))) ) )

	.dataa(!\regFile~501_q ),
	.datab(!\regFile~437_q ),
	.datac(!\regFile~469_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2738_combout ),
	.datag(!\regFile~405_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1876 .extended_lut = "on";
defparam \regFile~1876 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~1876 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N48
cyclonev_lcell_comb \regFile~2746 (
// Equation(s):
// \regFile~2746_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~789_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~821_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~853_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~885_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~853_q ),
	.datad(!\regFile~885_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~821_q ),
	.datag(!\regFile~789_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2746 .extended_lut = "on";
defparam \regFile~2746 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2746 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \regFile~1884 (
// Equation(s):
// \regFile~1884_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2746_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2746_combout  & ((\regFile~917_q ))) # (\regFile~2746_combout  & (\regFile~949_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2746_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2746_combout  & ((\regFile~981_q ))) # (\regFile~2746_combout  & (\regFile~1013_q ))))) ) )

	.dataa(!\regFile~949_q ),
	.datab(!\regFile~1013_q ),
	.datac(!\regFile~981_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2746_combout ),
	.datag(!\regFile~917_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1884 .extended_lut = "on";
defparam \regFile~1884 .lut_mask = 64'h000F000FFF55FF33;
defparam \regFile~1884 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \regFile~2737 (
// Equation(s):
// \regFile~2737_combout  = ( \regFile~85_q  & ( \regFile~53_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & ((\readAddr2[0]~input_o ))) # (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~117_q ))))) # (\readAddr2[2]~input_o  & 
// (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~85_q  & ( \regFile~53_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~117_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~85_q  & ( !\regFile~53_q  & ( (!\readAddr2[2]~input_o 
//  & (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~117_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~85_q  & ( !\regFile~53_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & \regFile~117_q 
// )) # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\regFile~117_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\regFile~85_q ),
	.dataf(!\regFile~53_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2737 .extended_lut = "off";
defparam \regFile~2737 .lut_mask = 64'h0057225700DF22DF;
defparam \regFile~2737 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \regFile~1872 (
// Equation(s):
// \regFile~1872_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2737_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2737_combout  & (\regFile~149_q )) # (\regFile~2737_combout  & ((\regFile~181_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2737_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2737_combout  & ((\regFile~213_q ))) # (\regFile~2737_combout  & (\regFile~245_q ))))) ) )

	.dataa(!\regFile~245_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~213_q ),
	.datad(!\regFile~181_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2737_combout ),
	.datag(!\regFile~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1872 .extended_lut = "on";
defparam \regFile~1872 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1872 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N42
cyclonev_lcell_comb \readData2~40 (
// Equation(s):
// \readData2~40_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1872_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1876_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1880_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1884_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1880_combout ),
	.datad(!\regFile~1876_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1884_combout ),
	.datag(!\regFile~1872_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~40 .extended_lut = "on";
defparam \readData2~40 .lut_mask = 64'h084C0808084C4C4C;
defparam \readData2~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N42
cyclonev_lcell_comb \regFile~2755 (
// Equation(s):
// \regFile~2755_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~534_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~566_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~598_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~630_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~566_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~598_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~630_q ),
	.datag(!\regFile~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2755 .extended_lut = "on";
defparam \regFile~2755 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2755 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \regFile~1896 (
// Equation(s):
// \regFile~1896_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2755_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2755_combout  & (\regFile~662_q )) # (\regFile~2755_combout  & ((\regFile~694_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2755_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2755_combout  & (((\regFile~726_q )))) # (\regFile~2755_combout  & (\regFile~758_q )))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~758_q ),
	.datac(!\regFile~726_q ),
	.datad(!\regFile~2755_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~694_q ),
	.datag(!\regFile~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1896 .extended_lut = "on";
defparam \regFile~1896 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1896 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N6
cyclonev_lcell_comb \regFile~2759 (
// Equation(s):
// \regFile~2759_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~790_q )) # (\readAddr2[0]~input_o  & (((\regFile~822_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~854_q )) # (\readAddr2[0]~input_o  & (((\regFile~886_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~854_q ),
	.datad(!\regFile~822_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~886_q ),
	.datag(!\regFile~790_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2759 .extended_lut = "on";
defparam \regFile~2759 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2759 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \regFile~1900 (
// Equation(s):
// \regFile~1900_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2759_combout  & (((\regFile~918_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2759_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~950_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2759_combout  & (\regFile~982_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2759_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~1014_q ))))) ) )

	.dataa(!\regFile~950_q ),
	.datab(!\regFile~2759_combout ),
	.datac(!\regFile~982_q ),
	.datad(!\regFile~1014_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~918_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1900 .extended_lut = "on";
defparam \regFile~1900 .lut_mask = 64'h333333331D1D0C3F;
defparam \regFile~1900 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N30
cyclonev_lcell_comb \regFile~2751 (
// Equation(s):
// \regFile~2751_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~278_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~310_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~342_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~374_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~310_q ),
	.datac(!\regFile~342_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~374_q ),
	.datag(!\regFile~278_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2751 .extended_lut = "on";
defparam \regFile~2751 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2751 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \regFile~1892 (
// Equation(s):
// \regFile~1892_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2751_combout  & (\readAddr2[2]~input_o  & (\regFile~406_q ))) # (\regFile~2751_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~438_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2751_combout  & (\readAddr2[2]~input_o  & (\regFile~470_q ))) # (\regFile~2751_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~502_q ))))) ) )

	.dataa(!\regFile~2751_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~470_q ),
	.datad(!\regFile~438_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~502_q ),
	.datag(!\regFile~406_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1892 .extended_lut = "on";
defparam \regFile~1892 .lut_mask = 64'h4657464646575757;
defparam \regFile~1892 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \regFile~2750 (
// Equation(s):
// \regFile~2750_combout  = ( \regFile~86_q  & ( \regFile~118_q  & ( (!\readAddr2[2]~input_o  & (((\regFile~54_q  & \readAddr2[0]~input_o )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~86_q  & ( 
// \regFile~118_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\readAddr2[1]~input_o )) # (\regFile~54_q ))) ) ) ) # ( \regFile~86_q  & ( !\regFile~118_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) 
// # (\readAddr2[0]~input_o  & (((\regFile~54_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( !\regFile~86_q  & ( !\regFile~118_q  & ( (\readAddr2[0]~input_o  & (((\regFile~54_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\regFile~54_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~86_q ),
	.dataf(!\regFile~118_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2750 .extended_lut = "off";
defparam \regFile~2750 .lut_mask = 64'h10331C3313331F33;
defparam \regFile~2750 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N54
cyclonev_lcell_comb \regFile~1888 (
// Equation(s):
// \regFile~1888_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2750_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2750_combout  & (((\regFile~150_q )))) # (\regFile~2750_combout  & (\regFile~182_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2750_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2750_combout  & (\regFile~214_q )) # (\regFile~2750_combout  & ((\regFile~246_q )))))) ) )

	.dataa(!\regFile~182_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~214_q ),
	.datad(!\regFile~2750_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~246_q ),
	.datag(!\regFile~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1888 .extended_lut = "on";
defparam \regFile~1888 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1888 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N6
cyclonev_lcell_comb \readData2~36 (
// Equation(s):
// \readData2~36_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1888_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1892_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1896_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1900_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1896_combout ),
	.datad(!\regFile~1900_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1892_combout ),
	.datag(!\regFile~1888_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~36 .extended_lut = "on";
defparam \readData2~36 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData2~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \regFile~2764 (
// Equation(s):
// \regFile~2764_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~279_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~311_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~343_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~375_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~311_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~343_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~375_q ),
	.datag(!\regFile~279_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2764 .extended_lut = "on";
defparam \regFile~2764 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2764 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \regFile~1908 (
// Equation(s):
// \regFile~1908_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2764_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2764_combout  & (\regFile~407_q )) # (\regFile~2764_combout  & ((\regFile~439_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2764_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2764_combout  & ((\regFile~471_q ))) # (\regFile~2764_combout  & (\regFile~503_q ))))) ) )

	.dataa(!\regFile~503_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~471_q ),
	.datad(!\regFile~439_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2764_combout ),
	.datag(!\regFile~407_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1908 .extended_lut = "on";
defparam \regFile~1908 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1908 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N42
cyclonev_lcell_comb \regFile~2768 (
// Equation(s):
// \regFile~2768_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~535_q )) # (\readAddr2[0]~input_o  & ((\regFile~567_q ))))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~599_q ))) # (\readAddr2[0]~input_o  & (\regFile~631_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~631_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~599_q ),
	.datad(!\regFile~567_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2768 .extended_lut = "on";
defparam \regFile~2768 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regFile~2768 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N42
cyclonev_lcell_comb \regFile~1912 (
// Equation(s):
// \regFile~1912_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2768_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2768_combout  & ((\regFile~663_q ))) # (\regFile~2768_combout  & (\regFile~695_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2768_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2768_combout  & (\regFile~727_q )) # (\regFile~2768_combout  & ((\regFile~759_q )))))) ) )

	.dataa(!\regFile~695_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~727_q ),
	.datad(!\regFile~759_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2768_combout ),
	.datag(!\regFile~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1912 .extended_lut = "on";
defparam \regFile~1912 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1912 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \regFile~2772 (
// Equation(s):
// \regFile~2772_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~791_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~823_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~855_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~887_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~823_q ),
	.datac(!\regFile~855_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~887_q ),
	.datag(!\regFile~791_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2772 .extended_lut = "on";
defparam \regFile~2772 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2772 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \regFile~1916 (
// Equation(s):
// \regFile~1916_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2772_combout  & (((\regFile~919_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2772_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~951_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2772_combout  & (((\regFile~983_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2772_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~1015_q ))))) ) )

	.dataa(!\regFile~2772_combout ),
	.datab(!\regFile~951_q ),
	.datac(!\regFile~983_q ),
	.datad(!\regFile~1015_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~919_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1916 .extended_lut = "on";
defparam \regFile~1916 .lut_mask = 64'h555555551B1B0A5F;
defparam \regFile~1916 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \regFile~2763 (
// Equation(s):
// \regFile~2763_combout  = ( \regFile~87_q  & ( \regFile~119_q  & ( (!\readAddr2[2]~input_o  & (((\regFile~55_q  & \readAddr2[0]~input_o )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~87_q  & ( 
// \regFile~119_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\readAddr2[1]~input_o )) # (\regFile~55_q ))) ) ) ) # ( \regFile~87_q  & ( !\regFile~119_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) 
// # (\readAddr2[0]~input_o  & (((\regFile~55_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( !\regFile~87_q  & ( !\regFile~119_q  & ( (\readAddr2[0]~input_o  & (((\regFile~55_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\regFile~55_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~87_q ),
	.dataf(!\regFile~119_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2763 .extended_lut = "off";
defparam \regFile~2763 .lut_mask = 64'h10331C3313331F33;
defparam \regFile~2763 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \regFile~1904 (
// Equation(s):
// \regFile~1904_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2763_combout  & (\readAddr2[2]~input_o  & (\regFile~151_q ))) # (\regFile~2763_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~183_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2763_combout  & (\readAddr2[2]~input_o  & (\regFile~215_q ))) # (\regFile~2763_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~247_q ))))) ) )

	.dataa(!\regFile~2763_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~215_q ),
	.datad(!\regFile~247_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~183_q ),
	.datag(!\regFile~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1904 .extended_lut = "on";
defparam \regFile~1904 .lut_mask = 64'h4646465757574657;
defparam \regFile~1904 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N30
cyclonev_lcell_comb \readData2~32 (
// Equation(s):
// \readData2~32_combout  = ( !\readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & ((\regFile~1904_combout ))) # (\readAddr2[3]~input_o  & (\regFile~1908_combout ))))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1912_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1916_combout )))))) ) )

	.dataa(!\regFile~1908_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1912_combout ),
	.datad(!\regFile~1916_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\regFile~1904_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~32 .extended_lut = "on";
defparam \readData2~32 .lut_mask = 64'h1D1D0C3F00000000;
defparam \readData2~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \regFile~2785 (
// Equation(s):
// \regFile~2785_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~792_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~824_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~856_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~888_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~824_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~856_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~888_q ),
	.datag(!\regFile~792_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2785_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2785 .extended_lut = "on";
defparam \regFile~2785 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2785 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \regFile~1932 (
// Equation(s):
// \regFile~1932_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2785_combout  & (((\regFile~920_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2785_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~952_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2785_combout  & (((\regFile~984_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2785_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~1016_q ))))) ) )

	.dataa(!\regFile~2785_combout ),
	.datab(!\regFile~952_q ),
	.datac(!\regFile~984_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~1016_q ),
	.datag(!\regFile~920_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1932 .extended_lut = "on";
defparam \regFile~1932 .lut_mask = 64'h551B550A551B555F;
defparam \regFile~1932 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N54
cyclonev_lcell_comb \regFile~2781 (
// Equation(s):
// \regFile~2781_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~536_q  & ((!\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\regFile~568_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~600_q  & ((!\readAddr2[2]~input_o )))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~632_q ))) ) )

	.dataa(!\regFile~632_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~600_q ),
	.datad(!\regFile~568_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2781_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2781 .extended_lut = "on";
defparam \regFile~2781 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2781 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N33
cyclonev_lcell_comb \regFile~1928 (
// Equation(s):
// \regFile~1928_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2781_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2781_combout  & (\regFile~664_q )) # (\regFile~2781_combout  & ((\regFile~696_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2781_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2781_combout  & (((\regFile~728_q )))) # (\regFile~2781_combout  & (\regFile~760_q )))) ) )

	.dataa(!\regFile~760_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~728_q ),
	.datad(!\regFile~2781_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~696_q ),
	.datag(!\regFile~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1928 .extended_lut = "on";
defparam \regFile~1928 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regFile~1928 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N42
cyclonev_lcell_comb \regFile~2777 (
// Equation(s):
// \regFile~2777_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~280_q ))) # (\readAddr2[0]~input_o  & (\regFile~312_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~344_q )) # (\readAddr2[0]~input_o  & ((\regFile~376_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~312_q ),
	.datac(!\regFile~344_q ),
	.datad(!\regFile~376_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~280_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2777 .extended_lut = "on";
defparam \regFile~2777 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regFile~2777 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \regFile~1924 (
// Equation(s):
// \regFile~1924_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2777_combout  & (\readAddr2[2]~input_o  & (\regFile~408_q ))) # (\regFile~2777_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~440_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2777_combout  & (\readAddr2[2]~input_o  & (\regFile~472_q ))) # (\regFile~2777_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~504_q ))))) ) )

	.dataa(!\regFile~2777_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~472_q ),
	.datad(!\regFile~440_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~504_q ),
	.datag(!\regFile~408_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1924 .extended_lut = "on";
defparam \regFile~1924 .lut_mask = 64'h4657464646575757;
defparam \regFile~1924 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \regFile~2776 (
// Equation(s):
// \regFile~2776_combout  = ( \regFile~88_q  & ( \regFile~56_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\readAddr2[2]~input_o )) # (\regFile~120_q ))) ) 
// ) ) # ( !\regFile~88_q  & ( \regFile~56_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\readAddr2[2]~input_o )) # (\regFile~120_q ))) ) ) ) # ( \regFile~88_q  & ( !\regFile~56_q  & ( (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o  & 
// ((!\readAddr2[0]~input_o ) # (\regFile~120_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~88_q  & ( !\regFile~56_q  & ( (\readAddr2[0]~input_o  & (((\regFile~120_q  & \readAddr2[1]~input_o )) # (\readAddr2[2]~input_o 
// ))) ) ) )

	.dataa(!\regFile~120_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~88_q ),
	.dataf(!\regFile~56_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2776 .extended_lut = "off";
defparam \regFile~2776 .lut_mask = 64'h01330D3331333D33;
defparam \regFile~2776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N36
cyclonev_lcell_comb \regFile~1920 (
// Equation(s):
// \regFile~1920_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2776_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2776_combout  & (\regFile~152_q )) # (\regFile~2776_combout  & ((\regFile~184_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2776_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2776_combout  & (((\regFile~216_q )))) # (\regFile~2776_combout  & (\regFile~248_q )))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~248_q ),
	.datac(!\regFile~216_q ),
	.datad(!\regFile~2776_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~184_q ),
	.datag(!\regFile~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1920 .extended_lut = "on";
defparam \regFile~1920 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regFile~1920 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N51
cyclonev_lcell_comb \readData2~28 (
// Equation(s):
// \readData2~28_combout  = ( !\readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1920_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1924_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (((\regFile~1928_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1932_combout )))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\regFile~1932_combout ),
	.datac(!\regFile~1928_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1924_combout ),
	.datag(!\regFile~1920_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~28 .extended_lut = "on";
defparam \readData2~28 .lut_mask = 64'h0A001B005F001B00;
defparam \readData2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \regFile~2798 (
// Equation(s):
// \regFile~2798_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~793_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~825_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~857_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~889_q ))) ) )

	.dataa(!\regFile~889_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~857_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~825_q ),
	.datag(!\regFile~793_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2798 .extended_lut = "on";
defparam \regFile~2798 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2798 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \regFile~1948 (
// Equation(s):
// \regFile~1948_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2798_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2798_combout  & (\regFile~921_q )) # (\regFile~2798_combout  & (((\regFile~953_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2798_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2798_combout  & (\regFile~985_q )) # (\regFile~2798_combout  & (((\regFile~1017_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2798_combout ),
	.datac(!\regFile~985_q ),
	.datad(!\regFile~1017_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~953_q ),
	.datag(!\regFile~921_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1948 .extended_lut = "on";
defparam \regFile~1948 .lut_mask = 64'h2626263737372637;
defparam \regFile~1948 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \regFile~2794 (
// Equation(s):
// \regFile~2794_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~537_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~569_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~601_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~633_q ))) ) )

	.dataa(!\regFile~633_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~601_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~569_q ),
	.datag(!\regFile~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2794 .extended_lut = "on";
defparam \regFile~2794 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2794 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \regFile~1944 (
// Equation(s):
// \regFile~1944_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2794_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2794_combout  & ((\regFile~665_q ))) # (\regFile~2794_combout  & (\regFile~697_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2794_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2794_combout  & (\regFile~729_q )) # (\regFile~2794_combout  & ((\regFile~761_q )))))) ) )

	.dataa(!\regFile~697_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~729_q ),
	.datad(!\regFile~761_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2794_combout ),
	.datag(!\regFile~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1944_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1944 .extended_lut = "on";
defparam \regFile~1944 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1944 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \regFile~2790 (
// Equation(s):
// \regFile~2790_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (((\regFile~281_q )))) # (\readAddr2[0]~input_o  & (\regFile~313_q )))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~345_q )) # (\readAddr2[0]~input_o  & ((\regFile~377_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~313_q ),
	.datac(!\regFile~345_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~377_q ),
	.datag(!\regFile~281_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2790 .extended_lut = "on";
defparam \regFile~2790 .lut_mask = 64'h0A770A550A770AFF;
defparam \regFile~2790 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \regFile~1940 (
// Equation(s):
// \regFile~1940_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2790_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2790_combout  & ((\regFile~409_q ))) # (\regFile~2790_combout  & (\regFile~441_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2790_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2790_combout  & (\regFile~473_q )) # (\regFile~2790_combout  & ((\regFile~505_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~441_q ),
	.datac(!\regFile~473_q ),
	.datad(!\regFile~505_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2790_combout ),
	.datag(!\regFile~409_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1940 .extended_lut = "on";
defparam \regFile~1940 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regFile~1940 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \regFile~2789 (
// Equation(s):
// \regFile~2789_combout  = ( \regFile~89_q  & ( \regFile~121_q  & ( (!\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o  & \regFile~57_q )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~89_q  & ( 
// \regFile~121_q  & ( (\readAddr2[0]~input_o  & (((\regFile~57_q ) # (\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~89_q  & ( !\regFile~121_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o  & 
// \regFile~57_q )) # (\readAddr2[1]~input_o  & (!\readAddr2[0]~input_o )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~89_q  & ( !\regFile~121_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o  & \regFile~57_q )) 
// # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\regFile~57_q ),
	.datae(!\regFile~89_q ),
	.dataf(!\regFile~121_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2789 .extended_lut = "off";
defparam \regFile~2789 .lut_mask = 64'h050D252D070F272F;
defparam \regFile~2789 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N48
cyclonev_lcell_comb \regFile~1936 (
// Equation(s):
// \regFile~1936_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2789_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2789_combout  & ((\regFile~153_q ))) # (\regFile~2789_combout  & (\regFile~185_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2789_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2789_combout  & (\regFile~217_q )) # (\regFile~2789_combout  & ((\regFile~249_q )))))) ) )

	.dataa(!\regFile~185_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~217_q ),
	.datad(!\regFile~249_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2789_combout ),
	.datag(!\regFile~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1936 .extended_lut = "on";
defparam \regFile~1936 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1936 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \readData2~24 (
// Equation(s):
// \readData2~24_combout  = ( !\readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1936_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1940_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (((\regFile~1944_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1948_combout )))) ) )

	.dataa(!\regFile~1948_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1944_combout ),
	.datad(!\readAddr2[3]~input_o ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1940_combout ),
	.datag(!\regFile~1936_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~24 .extended_lut = "on";
defparam \readData2~24 .lut_mask = 64'h0C000C440CCC0C44;
defparam \readData2~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \regFile~2803 (
// Equation(s):
// \regFile~2803_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~282_q )) # (\readAddr2[0]~input_o  & (((\regFile~314_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~346_q )) # (\readAddr2[0]~input_o  & (((\regFile~378_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~346_q ),
	.datad(!\regFile~378_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~314_q ),
	.datag(!\regFile~282_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2803_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2803 .extended_lut = "on";
defparam \regFile~2803 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2803 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \regFile~1956 (
// Equation(s):
// \regFile~1956_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2803_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2803_combout  & (\regFile~410_q )) # (\regFile~2803_combout  & ((\regFile~442_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2803_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2803_combout  & ((\regFile~474_q ))) # (\regFile~2803_combout  & (\regFile~506_q ))))) ) )

	.dataa(!\regFile~506_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~474_q ),
	.datad(!\regFile~442_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2803_combout ),
	.datag(!\regFile~410_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1956_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1956 .extended_lut = "on";
defparam \regFile~1956 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1956 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \regFile~2807 (
// Equation(s):
// \regFile~2807_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~538_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~570_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~602_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~634_q ))) ) )

	.dataa(!\regFile~634_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~602_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~570_q ),
	.datag(!\regFile~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2807_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2807 .extended_lut = "on";
defparam \regFile~2807 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2807 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \regFile~1960 (
// Equation(s):
// \regFile~1960_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2807_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2807_combout  & (((\regFile~666_q )))) # (\regFile~2807_combout  & (\regFile~698_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2807_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2807_combout  & (\regFile~730_q )) # (\regFile~2807_combout  & ((\regFile~762_q )))))) ) )

	.dataa(!\regFile~698_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~730_q ),
	.datad(!\regFile~2807_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~762_q ),
	.datag(!\regFile~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1960 .extended_lut = "on";
defparam \regFile~1960 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~1960 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N36
cyclonev_lcell_comb \regFile~2811 (
// Equation(s):
// \regFile~2811_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~794_q )) # (\readAddr2[0]~input_o  & (((\regFile~826_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~858_q )) # (\readAddr2[0]~input_o  & (((\regFile~890_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~858_q ),
	.datad(!\regFile~890_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~826_q ),
	.datag(!\regFile~794_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2811_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2811 .extended_lut = "on";
defparam \regFile~2811 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2811 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \regFile~1964 (
// Equation(s):
// \regFile~1964_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2811_combout  & (\regFile~922_q  & (\readAddr2[2]~input_o ))) # (\regFile~2811_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~954_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2811_combout  & (((\regFile~986_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2811_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~1018_q ))) ) )

	.dataa(!\regFile~1018_q ),
	.datab(!\regFile~2811_combout ),
	.datac(!\regFile~986_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~954_q ),
	.datag(!\regFile~922_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1964_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1964 .extended_lut = "on";
defparam \regFile~1964 .lut_mask = 64'h330C331D333F331D;
defparam \regFile~1964 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \regFile~2802 (
// Equation(s):
// \regFile~2802_combout  = ( \regFile~90_q  & ( \regFile~58_q  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & ((\readAddr2[1]~input_o )))) # (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~122_q )) # (\readAddr2[2]~input_o ))) ) 
// ) ) # ( !\regFile~90_q  & ( \regFile~58_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~122_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~90_q  & ( !\regFile~58_q  & ( (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o  & 
// ((!\readAddr2[0]~input_o ) # (\regFile~122_q )))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~90_q  & ( !\regFile~58_q  & ( (\readAddr2[0]~input_o  & (((\regFile~122_q  & \readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~122_q ),
	.datad(!\readAddr2[1]~input_o ),
	.datae(!\regFile~90_q ),
	.dataf(!\regFile~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2802 .extended_lut = "off";
defparam \regFile~2802 .lut_mask = 64'h1115119D5515559D;
defparam \regFile~2802 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \regFile~1952 (
// Equation(s):
// \regFile~1952_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2802_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2802_combout  & (\regFile~154_q )) # (\regFile~2802_combout  & ((\regFile~186_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2802_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2802_combout  & ((\regFile~218_q ))) # (\regFile~2802_combout  & (\regFile~250_q ))))) ) )

	.dataa(!\regFile~250_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~218_q ),
	.datad(!\regFile~186_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2802_combout ),
	.datag(!\regFile~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1952_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1952 .extended_lut = "on";
defparam \regFile~1952 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1952 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \readData2~20 (
// Equation(s):
// \readData2~20_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (((\regFile~1952_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1956_combout )))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1960_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1964_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\regFile~1956_combout ),
	.datac(!\regFile~1960_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1964_combout ),
	.datag(!\regFile~1952_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~20 .extended_lut = "on";
defparam \readData2~20 .lut_mask = 64'h1B000A001B005F00;
defparam \readData2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \regFile~2824 (
// Equation(s):
// \regFile~2824_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~795_q ))) # (\readAddr2[0]~input_o  & (\regFile~827_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~859_q ))) # (\readAddr2[0]~input_o  & (\regFile~891_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~891_q ),
	.datab(!\regFile~827_q ),
	.datac(!\regFile~859_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~795_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2824 .extended_lut = "on";
defparam \regFile~2824 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regFile~2824 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \regFile~1980 (
// Equation(s):
// \regFile~1980_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2824_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2824_combout  & ((\regFile~923_q ))) # (\regFile~2824_combout  & (\regFile~955_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2824_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2824_combout  & (\regFile~987_q )) # (\regFile~2824_combout  & ((\regFile~1019_q )))))) ) )

	.dataa(!\regFile~955_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~987_q ),
	.datad(!\regFile~1019_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2824_combout ),
	.datag(!\regFile~923_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1980 .extended_lut = "on";
defparam \regFile~1980 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1980 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N48
cyclonev_lcell_comb \regFile~2820 (
// Equation(s):
// \regFile~2820_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~539_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~571_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~603_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~635_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~571_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~603_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~635_q ),
	.datag(!\regFile~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2820 .extended_lut = "on";
defparam \regFile~2820 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2820 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \regFile~1976 (
// Equation(s):
// \regFile~1976_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2820_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2820_combout  & ((\regFile~667_q ))) # (\regFile~2820_combout  & (\regFile~699_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2820_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2820_combout  & (\regFile~731_q )) # (\regFile~2820_combout  & ((\regFile~763_q )))))) ) )

	.dataa(!\regFile~699_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~731_q ),
	.datad(!\regFile~763_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2820_combout ),
	.datag(!\regFile~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1976 .extended_lut = "on";
defparam \regFile~1976 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1976 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \regFile~2816 (
// Equation(s):
// \regFile~2816_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (((\regFile~283_q )))) # (\readAddr2[0]~input_o  & (\regFile~315_q )))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~347_q )) # (\readAddr2[0]~input_o  & ((\regFile~379_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~315_q ),
	.datac(!\regFile~347_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~379_q ),
	.datag(!\regFile~283_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2816 .extended_lut = "on";
defparam \regFile~2816 .lut_mask = 64'h0A770A550A770AFF;
defparam \regFile~2816 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \regFile~1972 (
// Equation(s):
// \regFile~1972_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2816_combout  & (((\regFile~411_q  & \readAddr2[2]~input_o )))) # (\regFile~2816_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~443_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2816_combout  & (((\regFile~475_q  & \readAddr2[2]~input_o )))) # (\regFile~2816_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~507_q )))) ) )

	.dataa(!\regFile~507_q ),
	.datab(!\regFile~443_q ),
	.datac(!\regFile~475_q ),
	.datad(!\regFile~2816_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~411_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1972_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1972 .extended_lut = "on";
defparam \regFile~1972 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1972 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N6
cyclonev_lcell_comb \regFile~2815 (
// Equation(s):
// \regFile~2815_combout  = ( \regFile~91_q  & ( \regFile~123_q  & ( (!\readAddr2[2]~input_o  & (((\regFile~59_q  & \readAddr2[0]~input_o )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~91_q  & ( 
// \regFile~123_q  & ( (\readAddr2[0]~input_o  & (((\regFile~59_q ) # (\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~91_q  & ( !\regFile~123_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\regFile~59_q  & 
// \readAddr2[0]~input_o )) # (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ))))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~91_q  & ( !\regFile~123_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o  & 
// \regFile~59_q )) # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\regFile~59_q ),
	.datad(!\readAddr2[0]~input_o ),
	.datae(!\regFile~91_q ),
	.dataf(!\regFile~123_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2815 .extended_lut = "off";
defparam \regFile~2815 .lut_mask = 64'h005D225D007F227F;
defparam \regFile~2815 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N12
cyclonev_lcell_comb \regFile~1968 (
// Equation(s):
// \regFile~1968_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2815_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2815_combout  & ((\regFile~155_q ))) # (\regFile~2815_combout  & (\regFile~187_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2815_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2815_combout  & (\regFile~219_q )) # (\regFile~2815_combout  & ((\regFile~251_q )))))) ) )

	.dataa(!\regFile~187_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~219_q ),
	.datad(!\regFile~251_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2815_combout ),
	.datag(!\regFile~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1968_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1968 .extended_lut = "on";
defparam \regFile~1968 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regFile~1968 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \readData2~16 (
// Equation(s):
// \readData2~16_combout  = ( !\readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1968_combout )) # (\readAddr2[3]~input_o  & ((\regFile~1972_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (((\regFile~1976_combout )))) # (\readAddr2[3]~input_o  & (\regFile~1980_combout )))) ) )

	.dataa(!\regFile~1980_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~1976_combout ),
	.datad(!\readAddr2[3]~input_o ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1972_combout ),
	.datag(!\regFile~1968_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~16 .extended_lut = "on";
defparam \readData2~16 .lut_mask = 64'h0C000C440CCC0C44;
defparam \readData2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \regFile~2833 (
// Equation(s):
// \regFile~2833_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~540_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~572_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~604_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~636_q ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~636_q ),
	.datac(!\regFile~604_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~572_q ),
	.datag(!\regFile~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2833_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2833 .extended_lut = "on";
defparam \regFile~2833 .lut_mask = 64'h0A551B555F551B55;
defparam \regFile~2833 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N12
cyclonev_lcell_comb \regFile~1992 (
// Equation(s):
// \regFile~1992_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2833_combout  & (\regFile~668_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2833_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~700_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2833_combout  & (((\regFile~732_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2833_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~764_q ))) ) )

	.dataa(!\regFile~764_q ),
	.datab(!\regFile~2833_combout ),
	.datac(!\regFile~732_q ),
	.datad(!\regFile~700_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1992 .extended_lut = "on";
defparam \regFile~1992 .lut_mask = 64'h333333330C3F1D1D;
defparam \regFile~1992 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \regFile~2837 (
// Equation(s):
// \regFile~2837_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~796_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~828_q ) # (\readAddr2[2]~input_o ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~860_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~892_q ))) ) )

	.dataa(!\regFile~892_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~860_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~828_q ),
	.datag(!\regFile~796_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2837_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2837 .extended_lut = "on";
defparam \regFile~2837 .lut_mask = 64'h0C331D333F331D33;
defparam \regFile~2837 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \regFile~1996 (
// Equation(s):
// \regFile~1996_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2837_combout  & (((\regFile~924_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2837_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~956_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2837_combout  & (((\regFile~988_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2837_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~1020_q ))))) ) )

	.dataa(!\regFile~2837_combout ),
	.datab(!\regFile~956_q ),
	.datac(!\regFile~988_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~1020_q ),
	.datag(!\regFile~924_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1996_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1996 .extended_lut = "on";
defparam \regFile~1996 .lut_mask = 64'h551B550A551B555F;
defparam \regFile~1996 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \regFile~2829 (
// Equation(s):
// \regFile~2829_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~284_q ))) # (\readAddr2[0]~input_o  & (\regFile~316_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & ((\regFile~348_q ))) # (\readAddr2[0]~input_o  & (\regFile~380_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~380_q ),
	.datab(!\regFile~316_q ),
	.datac(!\regFile~348_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~284_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2829_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2829 .extended_lut = "on";
defparam \regFile~2829 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regFile~2829 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N45
cyclonev_lcell_comb \regFile~1988 (
// Equation(s):
// \regFile~1988_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2829_combout  & (((\regFile~412_q  & \readAddr2[2]~input_o )))) # (\regFile~2829_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~444_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2829_combout  & (((\regFile~476_q  & \readAddr2[2]~input_o )))) # (\regFile~2829_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~508_q )))) ) )

	.dataa(!\regFile~508_q ),
	.datab(!\regFile~444_q ),
	.datac(!\regFile~476_q ),
	.datad(!\regFile~2829_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~412_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1988 .extended_lut = "on";
defparam \regFile~1988 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regFile~1988 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \regFile~2828 (
// Equation(s):
// \regFile~2828_combout  = ( \regFile~92_q  & ( \regFile~60_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o )) # (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~124_q ))))) # (\readAddr2[2]~input_o  & 
// (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~92_q  & ( \regFile~60_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~124_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~92_q  & ( !\regFile~60_q  & ( (!\readAddr2[2]~input_o 
//  & (\readAddr2[1]~input_o  & ((!\readAddr2[0]~input_o ) # (\regFile~124_q )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~92_q  & ( !\regFile~60_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & \regFile~124_q 
// )) # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\regFile~124_q ),
	.datae(!\regFile~92_q ),
	.dataf(!\regFile~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2828 .extended_lut = "off";
defparam \regFile~2828 .lut_mask = 64'h050725270D0F2D2F;
defparam \regFile~2828 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N48
cyclonev_lcell_comb \regFile~1984 (
// Equation(s):
// \regFile~1984_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2828_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2828_combout  & (\regFile~156_q )) # (\regFile~2828_combout  & ((\regFile~188_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2828_combout ))))) # (\readAddr2[2]~input_o  & (((!\regFile~2828_combout  & ((\regFile~220_q ))) # (\regFile~2828_combout  & (\regFile~252_q ))))) ) )

	.dataa(!\regFile~252_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~220_q ),
	.datad(!\regFile~188_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2828_combout ),
	.datag(!\regFile~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~1984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~1984 .extended_lut = "on";
defparam \regFile~1984 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regFile~1984 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N54
cyclonev_lcell_comb \readData2~12 (
// Equation(s):
// \readData2~12_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~1984_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1988_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~1992_combout )) # (\readAddr2[3]~input_o  & (((\regFile~1996_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\readAddr2[3]~input_o ),
	.datac(!\regFile~1992_combout ),
	.datad(!\regFile~1996_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~1988_combout ),
	.datag(!\regFile~1984_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~12 .extended_lut = "on";
defparam \readData2~12 .lut_mask = 64'h0808082A2A2A082A;
defparam \readData2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N42
cyclonev_lcell_comb \regFile~2846 (
// Equation(s):
// \regFile~2846_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~541_q )) # (\readAddr2[0]~input_o  & (((\regFile~573_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~605_q )) # (\readAddr2[0]~input_o  & (((\regFile~637_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~605_q ),
	.datad(!\regFile~573_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~637_q ),
	.datag(!\regFile~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2846 .extended_lut = "on";
defparam \regFile~2846 .lut_mask = 64'h193B1919193B3B3B;
defparam \regFile~2846 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \regFile~2008 (
// Equation(s):
// \regFile~2008_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2846_combout  & (((\regFile~669_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2846_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~701_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2846_combout  & (((\regFile~733_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2846_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~765_q ))))) ) )

	.dataa(!\regFile~2846_combout ),
	.datab(!\regFile~701_q ),
	.datac(!\regFile~733_q ),
	.datad(!\regFile~765_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2008_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2008 .extended_lut = "on";
defparam \regFile~2008 .lut_mask = 64'h555555551B1B0A5F;
defparam \regFile~2008 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \regFile~2850 (
// Equation(s):
// \regFile~2850_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~797_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~829_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~861_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~893_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~861_q ),
	.datad(!\regFile~893_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~829_q ),
	.datag(!\regFile~797_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2850_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2850 .extended_lut = "on";
defparam \regFile~2850 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2850 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \regFile~2012 (
// Equation(s):
// \regFile~2012_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2850_combout  & (\readAddr2[2]~input_o  & (\regFile~925_q ))) # (\regFile~2850_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~957_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2850_combout  & (\readAddr2[2]~input_o  & (\regFile~989_q ))) # (\regFile~2850_combout  & ((!\readAddr2[2]~input_o ) # (((\regFile~1021_q ))))) ) )

	.dataa(!\regFile~2850_combout ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~989_q ),
	.datad(!\regFile~957_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~1021_q ),
	.datag(!\regFile~925_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2012 .extended_lut = "on";
defparam \regFile~2012 .lut_mask = 64'h4657464646575757;
defparam \regFile~2012 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \regFile~2842 (
// Equation(s):
// \regFile~2842_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[0]~input_o  & (\regFile~285_q  & ((!\readAddr2[2]~input_o )))) # (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\regFile~317_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~349_q  & ((!\readAddr2[2]~input_o )))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~381_q ))) ) )

	.dataa(!\regFile~381_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~349_q ),
	.datad(!\regFile~317_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~285_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2842 .extended_lut = "on";
defparam \regFile~2842 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regFile~2842 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N12
cyclonev_lcell_comb \regFile~2004 (
// Equation(s):
// \regFile~2004_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2842_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2842_combout  & (\regFile~413_q )) # (\regFile~2842_combout  & (((\regFile~445_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2842_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2842_combout  & (\regFile~477_q )) # (\regFile~2842_combout  & (((\regFile~509_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2842_combout ),
	.datac(!\regFile~477_q ),
	.datad(!\regFile~509_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~445_q ),
	.datag(!\regFile~413_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2004_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2004 .extended_lut = "on";
defparam \regFile~2004 .lut_mask = 64'h2626263737372637;
defparam \regFile~2004 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \regFile~2841 (
// Equation(s):
// \regFile~2841_combout  = ( \regFile~93_q  & ( \regFile~61_q  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o ))) # (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~125_q )) # (\readAddr2[2]~input_o ))) ) ) 
// ) # ( !\regFile~93_q  & ( \regFile~61_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o ) # (\regFile~125_q )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~93_q  & ( !\regFile~61_q  & ( (!\readAddr2[2]~input_o  & (\readAddr2[1]~input_o  & 
// ((!\readAddr2[0]~input_o ) # (\regFile~125_q )))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) ) # ( !\regFile~93_q  & ( !\regFile~61_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & \regFile~125_q )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\regFile~125_q ),
	.datae(!\regFile~93_q ),
	.dataf(!\regFile~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2841_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2841 .extended_lut = "off";
defparam \regFile~2841 .lut_mask = 64'h1115191D5155595D;
defparam \regFile~2841 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \regFile~2000 (
// Equation(s):
// \regFile~2000_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2841_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2841_combout  & (\regFile~157_q )) # (\regFile~2841_combout  & (((\regFile~189_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2841_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2841_combout  & (\regFile~221_q )) # (\regFile~2841_combout  & (((\regFile~253_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2841_combout ),
	.datac(!\regFile~221_q ),
	.datad(!\regFile~253_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~189_q ),
	.datag(!\regFile~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2000 .extended_lut = "on";
defparam \regFile~2000 .lut_mask = 64'h2626263737372637;
defparam \regFile~2000 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \readData2~8 (
// Equation(s):
// \readData2~8_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~2000_combout )) # (\readAddr2[3]~input_o  & (((\regFile~2004_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~2008_combout )) # (\readAddr2[3]~input_o  & (((\regFile~2012_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~2008_combout ),
	.datad(!\regFile~2012_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~2004_combout ),
	.datag(!\regFile~2000_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~8 .extended_lut = "on";
defparam \readData2~8 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N48
cyclonev_lcell_comb \regFile~2859 (
// Equation(s):
// \regFile~2859_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~542_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~574_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (((\regFile~606_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\regFile~638_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\regFile~574_q ),
	.datac(!\regFile~606_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~638_q ),
	.datag(!\regFile~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2859_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2859 .extended_lut = "on";
defparam \regFile~2859 .lut_mask = 64'h1B550A551B555F55;
defparam \regFile~2859 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \regFile~2024 (
// Equation(s):
// \regFile~2024_combout  = ( !\readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2859_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2859_combout  & ((\regFile~670_q ))) # (\regFile~2859_combout  & (\regFile~702_q ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2859_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2859_combout  & ((\regFile~734_q ))) # (\regFile~2859_combout  & (\regFile~766_q ))))) ) )

	.dataa(!\regFile~766_q ),
	.datab(!\regFile~702_q ),
	.datac(!\regFile~734_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~2859_combout ),
	.datag(!\regFile~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2024 .extended_lut = "on";
defparam \regFile~2024 .lut_mask = 64'h000F000FFF33FF55;
defparam \regFile~2024 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N9
cyclonev_lcell_comb \regFile~2863 (
// Equation(s):
// \regFile~2863_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~798_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~830_q ))) # (\readAddr2[2]~input_o ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\readAddr2[0]~input_o  & (!\readAddr2[2]~input_o  & (\regFile~862_q ))) # (\readAddr2[0]~input_o  & ((((\regFile~894_q ))) # (\readAddr2[2]~input_o ))) ) )

	.dataa(!\readAddr2[0]~input_o ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~862_q ),
	.datad(!\regFile~894_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~830_q ),
	.datag(!\regFile~798_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2863_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2863 .extended_lut = "on";
defparam \regFile~2863 .lut_mask = 64'h1919195D5D5D195D;
defparam \regFile~2863 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \regFile~2028 (
// Equation(s):
// \regFile~2028_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2863_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2863_combout  & (((\regFile~926_q )))) # (\regFile~2863_combout  & (\regFile~958_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2863_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2863_combout  & (\regFile~990_q )) # (\regFile~2863_combout  & ((\regFile~1022_q )))))) ) )

	.dataa(!\regFile~958_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~990_q ),
	.datad(!\regFile~2863_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~1022_q ),
	.datag(!\regFile~926_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2028 .extended_lut = "on";
defparam \regFile~2028 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~2028 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \regFile~2855 (
// Equation(s):
// \regFile~2855_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~286_q ))) # (\readAddr2[0]~input_o  & (\regFile~318_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~350_q )) # (\readAddr2[0]~input_o  & ((\regFile~382_q ))))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\regFile~318_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~350_q ),
	.datad(!\regFile~382_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~286_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2855_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2855 .extended_lut = "on";
defparam \regFile~2855 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regFile~2855 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N30
cyclonev_lcell_comb \regFile~2020 (
// Equation(s):
// \regFile~2020_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2855_combout  & (((\regFile~414_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2855_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~446_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2855_combout  & (((\regFile~478_q  & (\readAddr2[2]~input_o ))))) # (\regFile~2855_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~510_q ))) ) )

	.dataa(!\regFile~2855_combout ),
	.datab(!\regFile~510_q ),
	.datac(!\regFile~478_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~446_q ),
	.datag(!\regFile~414_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2020 .extended_lut = "on";
defparam \regFile~2020 .lut_mask = 64'h550A551B555F551B;
defparam \regFile~2020 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \regFile~2854 (
// Equation(s):
// \regFile~2854_combout  = ( \regFile~94_q  & ( \regFile~126_q  & ( (!\readAddr2[2]~input_o  & (((\regFile~62_q  & \readAddr2[0]~input_o )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~94_q  & ( 
// \regFile~126_q  & ( (\readAddr2[0]~input_o  & (((\readAddr2[2]~input_o ) # (\readAddr2[1]~input_o )) # (\regFile~62_q ))) ) ) ) # ( \regFile~94_q  & ( !\regFile~126_q  & ( (!\readAddr2[0]~input_o  & (((\readAddr2[1]~input_o  & !\readAddr2[2]~input_o )))) 
// # (\readAddr2[0]~input_o  & (((\regFile~62_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( !\regFile~94_q  & ( !\regFile~126_q  & ( (\readAddr2[0]~input_o  & (((\regFile~62_q  & !\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) 
// ) ) )

	.dataa(!\regFile~62_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\readAddr2[1]~input_o ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\regFile~94_q ),
	.dataf(!\regFile~126_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2854 .extended_lut = "off";
defparam \regFile~2854 .lut_mask = 64'h10331C3313331F33;
defparam \regFile~2854 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \regFile~2016 (
// Equation(s):
// \regFile~2016_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2854_combout  & (\regFile~158_q  & ((\readAddr2[2]~input_o )))) # (\regFile~2854_combout  & (((!\readAddr2[2]~input_o ) # (\regFile~190_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2854_combout  & (((\regFile~222_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2854_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~254_q ))) ) )

	.dataa(!\regFile~254_q ),
	.datab(!\regFile~2854_combout ),
	.datac(!\regFile~222_q ),
	.datad(!\regFile~190_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2016_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2016 .extended_lut = "on";
defparam \regFile~2016 .lut_mask = 64'h333333330C3F1D1D;
defparam \regFile~2016 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N21
cyclonev_lcell_comb \readData2~4 (
// Equation(s):
// \readData2~4_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\readAddr2[3]~input_o  & (\regFile~2016_combout )) # (\readAddr2[3]~input_o  & (((\regFile~2020_combout )))))) ) ) # ( \readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~2024_combout )) # (\readAddr2[3]~input_o  & (((\regFile~2028_combout )))))) ) )

	.dataa(!\readAddr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~2024_combout ),
	.datad(!\regFile~2028_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\regFile~2020_combout ),
	.datag(!\regFile~2016_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~4 .extended_lut = "on";
defparam \readData2~4 .lut_mask = 64'h0808084C4C4C084C;
defparam \readData2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \regFile~2868 (
// Equation(s):
// \regFile~2868_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & ((\regFile~287_q ))) # (\readAddr2[0]~input_o  & (\regFile~319_q ))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (((!\readAddr2[0]~input_o  & (\regFile~351_q )) # (\readAddr2[0]~input_o  & ((\regFile~383_q )))))) # (\readAddr2[2]~input_o  & ((((\readAddr2[0]~input_o ))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~319_q ),
	.datac(!\regFile~351_q ),
	.datad(!\regFile~383_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[0]~input_o ),
	.datag(!\regFile~287_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2868 .extended_lut = "on";
defparam \regFile~2868 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regFile~2868 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \regFile~2036 (
// Equation(s):
// \regFile~2036_combout  = ( !\readAddr2[1]~input_o  & ( (!\regFile~2868_combout  & (((\regFile~415_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2868_combout  & ((((!\readAddr2[2]~input_o ) # (\regFile~447_q ))))) ) ) # ( \readAddr2[1]~input_o  & ( 
// (!\regFile~2868_combout  & (((\regFile~479_q  & ((\readAddr2[2]~input_o )))))) # (\regFile~2868_combout  & ((((!\readAddr2[2]~input_o ))) # (\regFile~511_q ))) ) )

	.dataa(!\regFile~2868_combout ),
	.datab(!\regFile~511_q ),
	.datac(!\regFile~479_q ),
	.datad(!\regFile~447_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~415_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2036 .extended_lut = "on";
defparam \regFile~2036 .lut_mask = 64'h555555550A5F1B1B;
defparam \regFile~2036 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N30
cyclonev_lcell_comb \regFile~2872 (
// Equation(s):
// \regFile~2872_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~543_q )) # (\readAddr2[0]~input_o  & (((\regFile~575_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[0]~input_o  & (\regFile~607_q )) # (\readAddr2[0]~input_o  & (((\regFile~639_q )))))) # (\readAddr2[2]~input_o  & (\readAddr2[0]~input_o )) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~607_q ),
	.datad(!\regFile~639_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~575_q ),
	.datag(!\regFile~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2872 .extended_lut = "on";
defparam \regFile~2872 .lut_mask = 64'h1919193B3B3B193B;
defparam \regFile~2872 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N12
cyclonev_lcell_comb \regFile~2040 (
// Equation(s):
// \regFile~2040_combout  = ( !\readAddr2[1]~input_o  & ( ((!\regFile~2872_combout  & (((\regFile~671_q  & \readAddr2[2]~input_o )))) # (\regFile~2872_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~703_q )))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\regFile~2872_combout  & (((\regFile~735_q  & \readAddr2[2]~input_o )))) # (\regFile~2872_combout  & (((!\readAddr2[2]~input_o )) # (\regFile~767_q )))) ) )

	.dataa(!\regFile~703_q ),
	.datab(!\regFile~767_q ),
	.datac(!\regFile~735_q ),
	.datad(!\regFile~2872_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\readAddr2[2]~input_o ),
	.datag(!\regFile~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2040 .extended_lut = "on";
defparam \regFile~2040 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regFile~2040 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \regFile~2876 (
// Equation(s):
// \regFile~2876_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[0]~input_o  & (((\regFile~799_q  & (!\readAddr2[2]~input_o ))))) # (\readAddr2[0]~input_o  & ((((\readAddr2[2]~input_o ))) # (\regFile~831_q ))) ) ) # ( \readAddr2[1]~input_o  & ( 
// ((!\readAddr2[0]~input_o  & (\regFile~863_q  & (!\readAddr2[2]~input_o ))) # (\readAddr2[0]~input_o  & (((\regFile~895_q ) # (\readAddr2[2]~input_o ))))) ) )

	.dataa(!\regFile~831_q ),
	.datab(!\readAddr2[0]~input_o ),
	.datac(!\regFile~863_q ),
	.datad(!\readAddr2[2]~input_o ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~895_q ),
	.datag(!\regFile~799_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2876 .extended_lut = "on";
defparam \regFile~2876 .lut_mask = 64'h1D330C331D333F33;
defparam \regFile~2876 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \regFile~2044 (
// Equation(s):
// \regFile~2044_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2876_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2876_combout  & (\regFile~927_q )) # (\regFile~2876_combout  & (((\regFile~959_q )))))) ) ) # ( 
// \readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & (\regFile~2876_combout )) # (\readAddr2[2]~input_o  & ((!\regFile~2876_combout  & (\regFile~991_q )) # (\regFile~2876_combout  & (((\regFile~1023_q )))))) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\regFile~2876_combout ),
	.datac(!\regFile~991_q ),
	.datad(!\regFile~1023_q ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~959_q ),
	.datag(!\regFile~927_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2044 .extended_lut = "on";
defparam \regFile~2044 .lut_mask = 64'h2626263737372637;
defparam \regFile~2044 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N24
cyclonev_lcell_comb \regFile~2867 (
// Equation(s):
// \regFile~2867_combout  = ( \regFile~95_q  & ( \regFile~127_q  & ( (!\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o  & \regFile~63_q )) # (\readAddr2[1]~input_o ))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~95_q  & ( 
// \regFile~127_q  & ( (\readAddr2[0]~input_o  & (((\regFile~63_q ) # (\readAddr2[1]~input_o )) # (\readAddr2[2]~input_o ))) ) ) ) # ( \regFile~95_q  & ( !\regFile~127_q  & ( (!\readAddr2[2]~input_o  & ((!\readAddr2[1]~input_o  & (\readAddr2[0]~input_o  & 
// \regFile~63_q )) # (\readAddr2[1]~input_o  & (!\readAddr2[0]~input_o )))) # (\readAddr2[2]~input_o  & (((\readAddr2[0]~input_o )))) ) ) ) # ( !\regFile~95_q  & ( !\regFile~127_q  & ( (\readAddr2[0]~input_o  & (((!\readAddr2[1]~input_o  & \regFile~63_q )) 
// # (\readAddr2[2]~input_o ))) ) ) )

	.dataa(!\readAddr2[2]~input_o ),
	.datab(!\readAddr2[1]~input_o ),
	.datac(!\readAddr2[0]~input_o ),
	.datad(!\regFile~63_q ),
	.datae(!\regFile~95_q ),
	.dataf(!\regFile~127_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2867_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2867 .extended_lut = "off";
defparam \regFile~2867 .lut_mask = 64'h050D252D070F272F;
defparam \regFile~2867 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \regFile~2032 (
// Equation(s):
// \regFile~2032_combout  = ( !\readAddr2[1]~input_o  & ( (!\readAddr2[2]~input_o  & ((((\regFile~2867_combout ))))) # (\readAddr2[2]~input_o  & ((!\regFile~2867_combout  & (((\regFile~159_q )))) # (\regFile~2867_combout  & (\regFile~191_q )))) ) ) # ( 
// \readAddr2[1]~input_o  & ( ((!\readAddr2[2]~input_o  & (((\regFile~2867_combout )))) # (\readAddr2[2]~input_o  & ((!\regFile~2867_combout  & (\regFile~223_q )) # (\regFile~2867_combout  & ((\regFile~255_q )))))) ) )

	.dataa(!\regFile~191_q ),
	.datab(!\readAddr2[2]~input_o ),
	.datac(!\regFile~223_q ),
	.datad(!\regFile~2867_combout ),
	.datae(!\readAddr2[1]~input_o ),
	.dataf(!\regFile~255_q ),
	.datag(!\regFile~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile~2032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile~2032 .extended_lut = "on";
defparam \regFile~2032 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regFile~2032 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \readData2~0 (
// Equation(s):
// \readData2~0_combout  = ( !\readAddr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\readAddr2[3]~input_o  & ((\regFile~2032_combout ))) # (\readAddr2[3]~input_o  & (\regFile~2036_combout ))))) ) ) # ( \readAddr2[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\readAddr2[3]~input_o  & (\regFile~2040_combout )) # (\readAddr2[3]~input_o  & ((\regFile~2044_combout )))))) ) )

	.dataa(!\regFile~2036_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\regFile~2040_combout ),
	.datad(!\regFile~2044_combout ),
	.datae(!\readAddr2[4]~input_o ),
	.dataf(!\readAddr2[3]~input_o ),
	.datag(!\regFile~2032_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readData2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readData2~0 .extended_lut = "on";
defparam \readData2~0 .lut_mask = 64'h0C0C0C0C444400CC;
defparam \readData2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
