Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 29 15:03:24 2022
| Host         : LAPTOP-R2BS8VQP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.070      -47.355                     31                  742        0.152        0.000                      0                  742        3.750        0.000                       0                   156  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.070      -47.355                     31                  742        0.152        0.000                      0                  742        3.750        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           31  Failing Endpoints,  Worst Slack       -2.070ns,  Total Violation      -47.355ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/status_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.461ns (37.373%)  route 4.124ns (62.628%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.835 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.835    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.148 r  mips/dp/pcreg/pReadData_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.571    10.719    mips/dp/pcreg/pReadData_reg[7]_i_3_n_4
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.306    11.025 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_3/O
                         net (fo=75, routed)          0.370    11.396    mips/dp/pcreg/q_reg[4]_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    11.520 r  mips/dp/pcreg/status[0]_i_1/O
                         net (fo=1, routed)           0.387    11.907    dmd/IO/SR[0]
    SLICE_X5Y87          FDRE                                         r  dmd/IO/status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.599    10.022    dmd/IO/clk
    SLICE_X5Y87          FDRE                                         r  dmd/IO/status_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.426     9.836    dmd/IO/status_reg[0]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 -2.070    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.237ns (33.468%)  route 4.447ns (66.532%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.563    12.006    dmd/IO/led1_reg[0]_0[0]
    SLICE_X7Y87          FDRE                                         r  dmd/IO/led1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.599    10.022    dmd/IO/clk
    SLICE_X7Y87          FDRE                                         r  dmd/IO/led1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_CE)      -0.202    10.060    dmd/IO/led1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.237ns (33.468%)  route 4.447ns (66.532%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.563    12.006    dmd/IO/led1_reg[0]_0[0]
    SLICE_X7Y87          FDRE                                         r  dmd/IO/led1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.599    10.022    dmd/IO/clk
    SLICE_X7Y87          FDRE                                         r  dmd/IO/led1_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_CE)      -0.202    10.060    dmd/IO/led1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.237ns (33.468%)  route 4.447ns (66.532%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.563    12.006    dmd/IO/led1_reg[0]_0[0]
    SLICE_X7Y87          FDRE                                         r  dmd/IO/led1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.599    10.022    dmd/IO/clk
    SLICE_X7Y87          FDRE                                         r  dmd/IO/led1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_CE)      -0.202    10.060    dmd/IO/led1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.237ns (33.468%)  route 4.447ns (66.532%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.563    12.006    dmd/IO/led1_reg[0]_0[0]
    SLICE_X7Y87          FDRE                                         r  dmd/IO/led1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.599    10.022    dmd/IO/clk
    SLICE_X7Y87          FDRE                                         r  dmd/IO/led1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_CE)      -0.202    10.060    dmd/IO/led1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.237ns (33.473%)  route 4.446ns (66.527%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.562    12.005    dmd/IO/led1_reg[0]_0[0]
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    10.021    dmd/IO/clk
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.164    10.097    dmd/IO/led1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.237ns (33.473%)  route 4.446ns (66.527%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.562    12.005    dmd/IO/led1_reg[0]_0[0]
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    10.021    dmd/IO/clk
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.164    10.097    dmd/IO/led1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.237ns (33.473%)  route 4.446ns (66.527%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.562    12.005    dmd/IO/led1_reg[0]_0[0]
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    10.021    dmd/IO/clk
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.164    10.097    dmd/IO/led1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.237ns (33.473%)  route 4.446ns (66.527%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.562    12.005    dmd/IO/led1_reg[0]_0[0]
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    10.021    dmd/IO/clk
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.164    10.097    dmd/IO/led1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led1_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 2.237ns (33.744%)  route 4.392ns (66.256%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.719     5.322    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=85, routed)          0.966     6.706    mips/dp/pcreg/Q[4]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299     7.005 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=12, routed)          0.835     7.840    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.622     8.608    mips/dp/pcreg/rd10[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.936 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=4, routed)           0.374     9.309    mips/dp/pcreg/srca[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.924 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_11/O[3]
                         net (fo=1, routed)           0.428    10.352    mips/dp/pcreg/RAM_reg_0_255_0_0_i_11_n_4
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.306    10.658 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=59, routed)          0.660    11.319    mips/dp/pcreg/q_reg[5]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.509    11.951    dmd/IO/led1_reg[0]_0[0]
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    10.021    dmd/IO/clk
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.202    10.059    dmd/IO/led1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -1.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dmd/IO/led1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.242%)  route 0.118ns (44.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.599     6.518    dmd/IO/clk
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.146     6.664 r  dmd/IO/led1_reg[1]/Q
                         net (fo=1, routed)           0.118     6.783    dmd/IO/led1[1]
    SLICE_X3Y85          FDRE                                         r  dmd/IO/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     7.037    dmd/IO/clk
    SLICE_X3Y85          FDRE                                         r  dmd/IO/led_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.557    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.073     6.630    dmd/IO/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.783    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dmd/IO/led1_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.326ns  (logic 0.167ns (51.232%)  route 0.159ns (48.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.599     6.518    dmd/IO/clk
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.167     6.685 r  dmd/IO/led1_reg[0]/Q
                         net (fo=1, routed)           0.159     6.844    dmd/IO/led1[0]
    SLICE_X4Y83          FDRE                                         r  dmd/IO/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     7.032    dmd/IO/clk
    SLICE_X4Y83          FDRE                                         r  dmd/IO/led_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.531    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.077     6.608    dmd/IO/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dmd/IO/led1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.151ns (47.899%)  route 0.164ns (52.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.599     6.518    dmd/IO/clk
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.151     6.669 r  dmd/IO/led1_reg[6]/Q
                         net (fo=1, routed)           0.164     6.834    dmd/IO/led1[6]
    SLICE_X3Y85          FDRE                                         r  dmd/IO/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     7.037    dmd/IO/clk
    SLICE_X3Y85          FDRE                                         r  dmd/IO/led_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.557    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.025     6.582    dmd/IO/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.834    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.598     6.517    dmd/mux7seg/clk
    SLICE_X2Y82          FDCE                                         r  dmd/mux7seg/clkdiv_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.167     6.684 r  dmd/mux7seg/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     6.799    dmd/mux7seg/clkdiv_reg_n_0_[10]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.909 r  dmd/mux7seg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.909    dmd/mux7seg/clkdiv_reg[8]_i_1_n_5
    SLICE_X2Y82          FDCE                                         r  dmd/mux7seg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.869     7.034    dmd/mux7seg/clk
    SLICE_X2Y82          FDCE                                         r  dmd/mux7seg/clkdiv_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.517    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.138     6.655    dmd/mux7seg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.655    
                         arrival time                           6.909    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 7.035 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.599     6.518    dmd/mux7seg/clk
    SLICE_X2Y83          FDCE                                         r  dmd/mux7seg/clkdiv_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.167     6.685 r  dmd/mux7seg/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     6.800    dmd/mux7seg/clkdiv_reg_n_0_[14]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.910 r  dmd/mux7seg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.910    dmd/mux7seg/clkdiv_reg[12]_i_1_n_5
    SLICE_X2Y83          FDCE                                         r  dmd/mux7seg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.870     7.035    dmd/mux7seg/clk
    SLICE_X2Y83          FDCE                                         r  dmd/mux7seg/clkdiv_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.518    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.138     6.656    dmd/mux7seg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.656    
                         arrival time                           6.910    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     6.515    dmd/mux7seg/clk
    SLICE_X2Y80          FDCE                                         r  dmd/mux7seg/clkdiv_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.167     6.682 r  dmd/mux7seg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     6.797    dmd/mux7seg/clkdiv_reg_n_0_[2]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.907 r  dmd/mux7seg/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.907    dmd/mux7seg/clkdiv_reg[0]_i_1_n_5
    SLICE_X2Y80          FDCE                                         r  dmd/mux7seg/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     7.032    dmd/mux7seg/clk
    SLICE_X2Y80          FDCE                                         r  dmd/mux7seg/clkdiv_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.138     6.653    dmd/mux7seg/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.653    
                         arrival time                           6.907    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.597     6.516    dmd/mux7seg/clk
    SLICE_X2Y81          FDCE                                         r  dmd/mux7seg/clkdiv_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.167     6.683 r  dmd/mux7seg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     6.798    dmd/mux7seg/clkdiv_reg_n_0_[6]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.908 r  dmd/mux7seg/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.908    dmd/mux7seg/clkdiv_reg[4]_i_1_n_5
    SLICE_X2Y81          FDCE                                         r  dmd/mux7seg/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.868     7.033    dmd/mux7seg/clk
    SLICE_X2Y81          FDCE                                         r  dmd/mux7seg/clkdiv_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.516    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.138     6.654    dmd/mux7seg/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.654    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dmd/IO/led1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.151ns (47.983%)  route 0.164ns (52.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.599     6.518    dmd/IO/clk
    SLICE_X6Y85          FDRE                                         r  dmd/IO/led1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.151     6.669 r  dmd/IO/led1_reg[5]/Q
                         net (fo=1, routed)           0.164     6.833    dmd/IO/led1[5]
    SLICE_X2Y85          FDRE                                         r  dmd/IO/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     7.037    dmd/IO/clk
    SLICE_X2Y85          FDRE                                         r  dmd/IO/led_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.557    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.003     6.560    dmd/IO/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           6.833    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.426ns  (logic 0.277ns (65.066%)  route 0.149ns (34.934%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 7.036 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.600     6.519    dmd/mux7seg/clk
    SLICE_X2Y84          FDCE                                         r  dmd/mux7seg/clkdiv_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.167     6.686 r  dmd/mux7seg/clkdiv_reg[18]/Q
                         net (fo=17, routed)          0.149     6.835    dmd/mux7seg/clkdiv_reg[18]_0[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.945 r  dmd/mux7seg/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.945    dmd/mux7seg/clkdiv_reg[16]_i_1_n_5
    SLICE_X2Y84          FDCE                                         r  dmd/mux7seg/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.871     7.036    dmd/mux7seg/clk
    SLICE_X2Y84          FDCE                                         r  dmd/mux7seg/clkdiv_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.138     6.657    dmd/mux7seg/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.657    
                         arrival time                           6.945    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.313ns (73.237%)  route 0.114ns (26.763%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.598     6.517    dmd/mux7seg/clk
    SLICE_X2Y82          FDCE                                         r  dmd/mux7seg/clkdiv_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.167     6.684 r  dmd/mux7seg/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     6.799    dmd/mux7seg/clkdiv_reg_n_0_[10]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     6.945 r  dmd/mux7seg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.945    dmd/mux7seg/clkdiv_reg[8]_i_1_n_4
    SLICE_X2Y82          FDCE                                         r  dmd/mux7seg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.869     7.034    dmd/mux7seg/clk
    SLICE_X2Y82          FDCE                                         r  dmd/mux7seg/clkdiv_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.517    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.138     6.655    dmd/mux7seg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.655    
                         arrival time                           6.945    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y88     dmd/IO/pReadData_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y88     dmd/IO/pReadData_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y88     dmd/IO/pReadData_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y88     dmd/IO/pReadData_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y88     dmd/IO/pReadData_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y88     dmd/IO/pReadData_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y88     dmd/IO/pReadData_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y86     dmd/IO/pReadData_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y87     dmd/IO/status_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y87    dmd/dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y89    dmd/dmem/RAM_reg_0_255_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     dmd/dmem/RAM_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     dmd/dmem/RAM_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     dmd/dmem/RAM_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     dmd/dmem/RAM_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y87    dmd/dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y87    dmd/dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y86    dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y86    dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y86    dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y86    dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_B/CLK



