;redcode
;assert 1
	SPL 0, #952
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -127, 100
	ADD #10, <1
	JMP @12, #200
	JMP @12, #200
	ADD #10, <1
	JMP @12, #200
	JMP 0, 9
	JMP @12, #200
	SUB -7, <-20
	SUB @121, 103
	SUB @121, 106
	SLT #112, <-63
	SUB @-127, 100
	DJN 100, 90
	SUB 0, 90
	SUB 0, 9
	JMN @270, @0
	SUB -207, <-120
	SUB 201, 120
	JMN 0, 2
	JMN 0, 2
	ADD #10, <1
	SPL <127, 106
	ADD 270, 60
	SUB @-1, 0
	SPL 80, 5
	ADD #10, <1
	SUB -207, <-120
	ADD -700, -600
	JMP 0, 9
	ADD #-10, 9
	SUB -207, <-120
	ADD @-1, 0
	SUB 80, 5
	SLT 20, @12
	SLT 20, @12
	ADD #270, <0
	JMP 0, 9
	MOV -127, 100
	MOV -1, <-20
	ADD #-10, 9
	ADD #-10, 9
	MOV -127, 100
	ADD #-10, 9
	MOV -1, <-20
