#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 16 08:23:10 2016
# Process ID: 8829
# Current directory: /nfs/home/rcarney/vhdl/lab2/shift_register.srcs/sources_1
# Command line: vivado
# Log file: /nfs/home/rcarney/vhdl/lab2/shift_register.srcs/sources_1/vivado.log
# Journal file: /nfs/home/rcarney/vhdl/lab2/shift_register.srcs/sources_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nfs/home/rcarney/vhdl/lab2/shift_register.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top shift_register [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top shift_register_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source shift_register_tb.tcl
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bit_serial_adder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bit_serial_adder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source bit_serial_adder_tb.tcl
restart
run all
restart
run all
close_sim
launch_simulation
source bit_serial_adder_tb.tcl
restart
run 10 us
save_wave_config {/nfs/home/rcarney/vhdl/lab2/bit_serial_adder_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /nfs/home/rcarney/vhdl/lab2/bit_serial_adder_tb_behav.wcfg
set_property xsim.view /nfs/home/rcarney/vhdl/lab2/bit_serial_adder_tb_behav.wcfg [get_filesets sim_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top shift_register_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
launch_simulation
open_wave_config /nfs/home/rcarney/vhdl/lab2/bit_serial_adder_tb_behav.wcfg
source shift_register_tb.tcl
run 10 us
restart
run 10 us
save_wave_config {/nfs/home/rcarney/vhdl/lab2/bit_serial_adder_tb_behav.wcfg}
close_sim
close_sim
