A **synchronous digital system (SDS)**

The critical path delay is the longest path delay between state elements. 

$$
\text{Path Delay} = \text{clk2q of first element} + \text{combo logic delay} + \text{setup of second element}
$$