module wideexpr_00699(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?(ctrl[2]?s2:4'sb0110):+(+(({3{+((u0)|((5'sb10100)<<<(1'sb0)))}})^~(({s2,$unsigned((ctrl[3]?s6:s5))})<<<(2'b00)))));
  assign y1 = {-(3'sb100),(ctrl[7]?s6:($signed(((ctrl[7]?1'sb1:(5'sb11000)^(-(5'sb10000))))+(s2)))>>>(((ctrl[0]?(ctrl[3]?-((s5)>>(2'b00)):(-(2'sb01))<<<((3'sb111)-(3'sb011))):(-(u0))|(s6)))^~($signed((ctrl[2]?s0:$signed({3{5'sb10111}})))))),6'sb011110};
  assign y2 = $signed({s4,(s3)>>>(~^((6'sb111111)<<<({3{(4'sb0011)^~(1'sb0)}}))),6'sb001110});
  assign y3 = ~^(((&((3'sb101)<<(&(s0))))<<<($signed({+($signed((4'sb0011)<<(1'sb0)))})))<({4{{2{-(-($unsigned((3'b010)<<(5'sb01100))))}}}}));
  assign y4 = ($signed(4'sb0111))|(($signed((ctrl[6]?$signed({3{!(2'sb10)}}):(((((1'sb1)>>(1'b1))|((s0)<<<(1'b1)))&(-(3'sb011)))^(2'sb11))>>($unsigned(u5)))))>>>($signed(5'b10101)));
  assign y5 = -({$signed(!(~(1'sb0))),~^($signed((2'sb10)^~(3'sb001))),3'sb111});
  assign y6 = $signed((ctrl[1]?s5:(ctrl[1]?$signed((s0)>=((($signed(s2))|(((ctrl[6]?s4:5'sb00101))>>>((1'sb1)+(3'sb000))))<<(6'sb000110))):$signed($unsigned($signed((((s6)|(s4))<<<(5'sb11100))<<<((-(4'b0110))|($signed(5'sb00000)))))))));
  assign y7 = (ctrl[3]?4'b1110:(~((s3)&((s6)<<<(2'sb11))))|(~(({3{s3}})-(3'b111))));
endmodule
