

================================================================
== Vivado HLS Report for 'dut_calc_svd'
================================================================
* Date:           Sun Dec  4 18:05:37 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7975|  7975|  7975|  7975|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |                                        |                              |  Latency  |  Interval | Pipeline |
        |                Instance                |            Module            | min | max | min | max |   Type   |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |grp_dut_calc_angle_float_float_s_fu_81  |dut_calc_angle_float_float_s  |   84|   84|    1|    1| function |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- svd_calc_diag  |  7973|  7973|       154|         20|          1|   392|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    523|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     49|    4492|   7577|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    875|
|Register         |        -|      -|    2129|    385|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     49|    6621|   9360|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     22|       6|     17|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |grp_dut_calc_angle_float_float_s_fu_81    |dut_calc_angle_float_float_s          |        0|     39|  3796|  6155|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U24  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U25  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U26       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U27       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                     |                                      |        0|     49|  4492|  7577|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |proc_1_fu_205_p2       |     +    |      0|  0|   9|           9|           1|
    |ap_sig_1100            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_318             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_326             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_329             |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_199_p2     |   icmp   |      0|  0|   3|           9|           8|
    |vw_int_3_fu_311_p3     |  select  |      0|  0|  32|           1|          32|
    |vx_int_fu_319_p3       |  select  |      0|  0|  32|           1|          32|
    |vy_int_2_fu_356_p3     |  select  |      0|  0|  32|           1|          32|
    |vz_int_fu_362_p3       |  select  |      0|  0|  32|           1|          32|
    |w_out_3_fu_302_p3      |  select  |      0|  0|  32|           1|          32|
    |z_out_3_fu_348_p3      |  select  |      0|  0|  32|           1|          32|
    |tmp_4_neg_fu_214_p2    |    xor   |      0|  0|  45|          32|          33|
    |tmp_neg_fu_228_p2      |    xor   |      0|  0|  45|          32|          33|
    |uy_int_neg_fu_256_p2   |    xor   |      0|  0|  45|          32|          33|
    |vw_int_neg_fu_292_p2   |    xor   |      0|  0|  45|          32|          33|
    |vy_int_neg_fu_242_p2   |    xor   |      0|  0|  45|          32|          33|
    |w_out_1_neg_fu_279_p2  |    xor   |      0|  0|  45|          32|          33|
    |z_out_1_neg_fu_338_p2  |    xor   |      0|  0|  45|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 523|         252|         436|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                        |   18|         23|    1|         23|
    |ap_reg_ppiten_pp0_it7                            |    1|          2|    1|          2|
    |grp_dut_calc_angle_float_float_s_fu_81_A_M_imag  |   32|          3|   32|         96|
    |grp_dut_calc_angle_float_float_s_fu_81_A_M_real  |   32|          3|   32|         96|
    |grp_fu_87_opcode                                 |    2|          3|    2|          6|
    |grp_fu_87_p0                                     |   64|         11|   32|        352|
    |grp_fu_87_p1                                     |   96|         13|   32|        416|
    |grp_fu_91_opcode                                 |    2|          3|    2|          6|
    |grp_fu_91_p0                                     |   32|          6|   32|        192|
    |grp_fu_91_p1                                     |   32|          7|   32|        224|
    |grp_fu_95_p0                                     |   96|         12|   32|        384|
    |grp_fu_95_p1                                     |   96|         13|   32|        416|
    |grp_fu_99_p0                                     |   96|         13|   32|        416|
    |grp_fu_99_p1                                     |   96|         14|   32|        448|
    |proc_phi_fu_74_p4                                |    9|          2|    9|         18|
    |proc_reg_70                                      |    9|          2|    9|         18|
    |strm_in_V_blk_n                                  |    1|          2|    1|          2|
    |strm_out_V_blk_n                                 |    1|          2|    1|          2|
    |strm_out_V_din                                   |  160|         19|   32|        608|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            |  875|        153|  378|       3725|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  22|   0|   22|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                    |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_39_reg_505_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_40_reg_513_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_54_reg_540_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_55_reg_545_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_56_reg_550_pp0_iter7    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_57_reg_555_pp0_iter7    |  32|   0|   32|          0|
    |ap_reg_ppstg_uy_int_reg_528_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_vy_int_1_reg_497_pp0_iter6  |  32|   0|   32|          0|
    |ap_reg_ppstg_vy_int_reg_521_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_vz_int_1_reg_488_pp0_iter6  |  32|   0|   32|          0|
    |cosA_half_reg_452                        |  32|   0|   32|          0|
    |cosB_half_reg_466                        |  32|   0|   32|          0|
    |exitcond_reg_369                         |   1|   0|    1|          0|
    |proc_1_reg_373                           |   9|   0|    9|          0|
    |proc_reg_70                              |   9|   0|    9|          0|
    |reg_111                                  |  32|   0|   32|          0|
    |reg_117                                  |  32|   0|   32|          0|
    |reg_123                                  |  32|   0|   32|          0|
    |reg_130                                  |  32|   0|   32|          0|
    |reg_135                                  |  32|   0|   32|          0|
    |reg_141                                  |  32|   0|   32|          0|
    |reg_147                                  |  32|   0|   32|          0|
    |reg_153                                  |  32|   0|   32|          0|
    |reg_159                                  |  32|   0|   32|          0|
    |reg_165                                  |  32|   0|   32|          0|
    |reg_170                                  |  32|   0|   32|          0|
    |reg_176                                  |  32|   0|   32|          0|
    |reg_182                                  |  32|   0|   32|          0|
    |reg_188                                  |  32|   0|   32|          0|
    |reg_193                                  |  32|   0|   32|          0|
    |sinA_half_reg_459                        |  32|   0|   32|          0|
    |sinB_half_reg_472                        |  32|   0|   32|          0|
    |tmp_39_reg_505                           |  32|   0|   32|          0|
    |tmp_3_i2_i1_reg_595                      |  32|   0|   32|          0|
    |tmp_3_i5_i1_reg_605                      |  32|   0|   32|          0|
    |tmp_3_i8_i1_reg_615                      |  32|   0|   32|          0|
    |tmp_40_reg_513                           |  32|   0|   32|          0|
    |tmp_54_reg_540                           |  32|   0|   32|          0|
    |tmp_55_reg_545                           |  32|   0|   32|          0|
    |tmp_56_reg_550                           |  32|   0|   32|          0|
    |tmp_57_reg_555                           |  32|   0|   32|          0|
    |tmp_58_reg_590                           |  32|   0|   32|          0|
    |tmp_59_reg_620                           |  32|   0|   32|          0|
    |tmp_62_reg_378                           |  32|   0|   32|          0|
    |tmp_63_reg_385                           |  32|   0|   32|          0|
    |tmp_64_reg_392                           |  32|   0|   32|          0|
    |tmp_65_reg_399                           |  32|   0|   32|          0|
    |tmp_66_reg_416                           |  32|   0|   32|          0|
    |tmp_67_reg_421                           |  32|   0|   32|          0|
    |tmp_68_reg_426                           |  32|   0|   32|          0|
    |tmp_69_reg_431                           |  32|   0|   32|          0|
    |tmp_70_reg_437                           |  32|   0|   32|          0|
    |tmp_71_reg_442                           |  32|   0|   32|          0|
    |tmp_72_reg_447                           |  32|   0|   32|          0|
    |tmp_i4_i1_reg_600                        |  32|   0|   32|          0|
    |tmp_i7_i1_reg_610                        |  32|   0|   32|          0|
    |tmp_reg_411                              |  32|   0|   32|          0|
    |u1_1_reg_406                             |  32|   0|   32|          0|
    |uy_int_reg_528                           |  32|   0|   32|          0|
    |vw_int_3_reg_560                         |  32|   0|   32|          0|
    |vx_int_reg_566                           |  32|   0|   32|          0|
    |vy_int_1_reg_497                         |  32|   0|   32|          0|
    |vy_int_2_reg_577                         |  32|   0|   32|          0|
    |vy_int_reg_521                           |  32|   0|   32|          0|
    |vz_int_1_reg_488                         |  32|   0|   32|          0|
    |vz_int_reg_584                           |  32|   0|   32|          0|
    |z_out2_reg_535                           |  32|   0|   32|          0|
    |z_out_3_reg_572                          |  32|   0|   32|          0|
    |exitcond_reg_369                         |   0|   1|    1|          0|
    |tmp_62_reg_378                           |   0|  32|   32|          0|
    |tmp_63_reg_385                           |   0|  32|   32|          0|
    |tmp_64_reg_392                           |   0|  32|   32|          0|
    |tmp_65_reg_399                           |   0|  32|   32|          0|
    |tmp_66_reg_416                           |   0|  32|   32|          0|
    |tmp_67_reg_421                           |   0|  32|   32|          0|
    |tmp_68_reg_426                           |   0|  32|   32|          0|
    |tmp_69_reg_431                           |   0|  32|   32|          0|
    |tmp_70_reg_437                           |   0|  32|   32|          0|
    |tmp_71_reg_442                           |   0|  32|   32|          0|
    |tmp_72_reg_447                           |   0|  32|   32|          0|
    |tmp_reg_411                              |   0|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2129| 385| 2514|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 154


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 156
* Pipeline: 1
  Pipeline-0: II = 20, D = 154, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	156  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	2  / true
156 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_23 [1/1] 0.00ns
:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_159 [1/1] 1.57ns
:2  br label %1


 <State 2>: 2.03ns
ST_2: proc [1/1] 0.00ns
:0  %proc = phi i9 [ 0, %0 ], [ %proc_1, %_ifconv ]

ST_2: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %proc, -120

ST_2: proc_1 [1/1] 1.84ns
:2  %proc_1 = add i9 %proc, 1

ST_2: stg_163 [1/1] 0.00ns
:3  br i1 %exitcond, label %2, label %_ifconv


 <State 3>: 4.38ns
ST_3: tmp_62 [1/1] 4.38ns
_ifconv:4  %tmp_62 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 4>: 4.38ns
ST_4: tmp_63 [1/1] 4.38ns
_ifconv:5  %tmp_63 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 5>: 4.38ns
ST_5: tmp_64 [1/1] 4.38ns
_ifconv:6  %tmp_64 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 6>: 8.42ns
ST_6: tmp_65 [1/1] 4.38ns
_ifconv:7  %tmp_65 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_6: u2 [5/5] 8.20ns
_ifconv:9  %u2 = fadd float %tmp_64, %tmp_63

ST_6: u2_1 [5/5] 8.42ns
_ifconv:14  %u2_1 = fsub float %tmp_64, %tmp_63


 <State 7>: 8.42ns
ST_7: u1 [5/5] 8.20ns
_ifconv:8  %u1 = fsub float %tmp_65, %tmp_62

ST_7: u2 [4/5] 7.26ns
_ifconv:9  %u2 = fadd float %tmp_64, %tmp_63

ST_7: u1_1 [5/5] 8.42ns
_ifconv:13  %u1_1 = fadd float %tmp_65, %tmp_62

ST_7: u2_1 [4/5] 7.26ns
_ifconv:14  %u2_1 = fsub float %tmp_64, %tmp_63


 <State 8>: 7.26ns
ST_8: u1 [4/5] 7.26ns
_ifconv:8  %u1 = fsub float %tmp_65, %tmp_62

ST_8: u2 [3/5] 7.26ns
_ifconv:9  %u2 = fadd float %tmp_64, %tmp_63

ST_8: u1_1 [4/5] 7.26ns
_ifconv:13  %u1_1 = fadd float %tmp_65, %tmp_62

ST_8: u2_1 [3/5] 7.26ns
_ifconv:14  %u2_1 = fsub float %tmp_64, %tmp_63


 <State 9>: 7.26ns
ST_9: u1 [3/5] 7.26ns
_ifconv:8  %u1 = fsub float %tmp_65, %tmp_62

ST_9: u2 [2/5] 7.26ns
_ifconv:9  %u2 = fadd float %tmp_64, %tmp_63

ST_9: u1_1 [3/5] 7.26ns
_ifconv:13  %u1_1 = fadd float %tmp_65, %tmp_62

ST_9: u2_1 [2/5] 7.26ns
_ifconv:14  %u2_1 = fsub float %tmp_64, %tmp_63


 <State 10>: 7.26ns
ST_10: u1 [2/5] 7.26ns
_ifconv:8  %u1 = fsub float %tmp_65, %tmp_62

ST_10: u2 [1/5] 7.26ns
_ifconv:9  %u2 = fadd float %tmp_64, %tmp_63

ST_10: u1_1 [2/5] 7.26ns
_ifconv:13  %u1_1 = fadd float %tmp_65, %tmp_62

ST_10: u2_1 [1/5] 7.26ns
_ifconv:14  %u2_1 = fsub float %tmp_64, %tmp_63


 <State 11>: 7.26ns
ST_11: u1 [1/5] 7.26ns
_ifconv:8  %u1 = fsub float %tmp_65, %tmp_62

ST_11: u1_1 [1/5] 7.26ns
_ifconv:13  %u1_1 = fadd float %tmp_65, %tmp_62


 <State 12>: 6.16ns
ST_12: call_ret [85/85] 6.16ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)


 <State 13>: 7.65ns
ST_13: call_ret [84/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_13: call_ret1 [85/85] 6.16ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 14>: 7.65ns
ST_14: call_ret [83/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_14: call_ret1 [84/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 15>: 7.65ns
ST_15: call_ret [82/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_15: call_ret1 [83/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_15: tmp [1/1] 4.38ns
_ifconv:87  %tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 16>: 7.65ns
ST_16: call_ret [81/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_16: call_ret1 [82/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_16: tmp_66 [1/1] 4.38ns
_ifconv:88  %tmp_66 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 17>: 7.65ns
ST_17: call_ret [80/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_17: call_ret1 [81/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_17: tmp_67 [1/1] 4.38ns
_ifconv:89  %tmp_67 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 18>: 7.65ns
ST_18: call_ret [79/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_18: call_ret1 [80/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_18: tmp_68 [1/1] 4.38ns
_ifconv:90  %tmp_68 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 19>: 7.65ns
ST_19: call_ret [78/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_19: call_ret1 [79/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_19: tmp_69 [1/1] 4.38ns
_ifconv:91  %tmp_69 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 20>: 7.65ns
ST_20: call_ret [77/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_20: call_ret1 [78/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_20: tmp_70 [1/1] 4.38ns
_ifconv:92  %tmp_70 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 21>: 7.65ns
ST_21: call_ret [76/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_21: call_ret1 [77/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_21: tmp_71 [1/1] 4.38ns
_ifconv:93  %tmp_71 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 22>: 7.65ns
ST_22: call_ret [75/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_22: call_ret1 [76/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_22: tmp_72 [1/1] 4.38ns
_ifconv:94  %tmp_72 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 23>: 7.65ns
ST_23: call_ret [74/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_23: call_ret1 [75/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 24>: 7.65ns
ST_24: call_ret [73/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_24: call_ret1 [74/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 25>: 7.65ns
ST_25: call_ret [72/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_25: call_ret1 [73/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 26>: 7.65ns
ST_26: call_ret [71/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_26: call_ret1 [72/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 27>: 7.65ns
ST_27: call_ret [70/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_27: call_ret1 [71/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 28>: 7.65ns
ST_28: call_ret [69/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_28: call_ret1 [70/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 29>: 7.65ns
ST_29: call_ret [68/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_29: call_ret1 [69/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 30>: 7.65ns
ST_30: call_ret [67/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_30: call_ret1 [68/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 31>: 7.65ns
ST_31: call_ret [66/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_31: call_ret1 [67/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 32>: 7.65ns
ST_32: call_ret [65/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_32: call_ret1 [66/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 33>: 7.65ns
ST_33: call_ret [64/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_33: call_ret1 [65/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 34>: 7.65ns
ST_34: call_ret [63/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_34: call_ret1 [64/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 35>: 7.65ns
ST_35: call_ret [62/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_35: call_ret1 [63/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 36>: 7.65ns
ST_36: call_ret [61/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_36: call_ret1 [62/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 37>: 7.65ns
ST_37: call_ret [60/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_37: call_ret1 [61/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 38>: 7.65ns
ST_38: call_ret [59/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_38: call_ret1 [60/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 39>: 7.65ns
ST_39: call_ret [58/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_39: call_ret1 [59/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 40>: 7.65ns
ST_40: call_ret [57/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_40: call_ret1 [58/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 41>: 7.65ns
ST_41: call_ret [56/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_41: call_ret1 [57/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 42>: 7.65ns
ST_42: call_ret [55/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_42: call_ret1 [56/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 43>: 7.65ns
ST_43: call_ret [54/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_43: call_ret1 [55/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 44>: 7.65ns
ST_44: call_ret [53/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_44: call_ret1 [54/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 45>: 7.65ns
ST_45: call_ret [52/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_45: call_ret1 [53/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 46>: 7.65ns
ST_46: call_ret [51/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_46: call_ret1 [52/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 47>: 7.65ns
ST_47: call_ret [50/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_47: call_ret1 [51/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 48>: 7.65ns
ST_48: call_ret [49/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_48: call_ret1 [50/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 49>: 7.65ns
ST_49: call_ret [48/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_49: call_ret1 [49/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 50>: 7.65ns
ST_50: call_ret [47/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_50: call_ret1 [48/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 51>: 7.65ns
ST_51: call_ret [46/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_51: call_ret1 [47/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 52>: 7.65ns
ST_52: call_ret [45/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_52: call_ret1 [46/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 53>: 7.65ns
ST_53: call_ret [44/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_53: call_ret1 [45/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 54>: 7.65ns
ST_54: call_ret [43/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_54: call_ret1 [44/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 55>: 7.65ns
ST_55: call_ret [42/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_55: call_ret1 [43/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 56>: 7.65ns
ST_56: call_ret [41/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_56: call_ret1 [42/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 57>: 7.65ns
ST_57: call_ret [40/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_57: call_ret1 [41/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 58>: 7.65ns
ST_58: call_ret [39/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_58: call_ret1 [40/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 59>: 7.65ns
ST_59: call_ret [38/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_59: call_ret1 [39/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 60>: 7.65ns
ST_60: call_ret [37/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_60: call_ret1 [38/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 61>: 7.65ns
ST_61: call_ret [36/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_61: call_ret1 [37/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 62>: 7.65ns
ST_62: call_ret [35/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_62: call_ret1 [36/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 63>: 7.65ns
ST_63: call_ret [34/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_63: call_ret1 [35/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 64>: 7.65ns
ST_64: call_ret [33/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_64: call_ret1 [34/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 65>: 7.65ns
ST_65: call_ret [32/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_65: call_ret1 [33/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 66>: 7.65ns
ST_66: call_ret [31/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_66: call_ret1 [32/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 67>: 7.65ns
ST_67: call_ret [30/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_67: call_ret1 [31/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 68>: 7.65ns
ST_68: call_ret [29/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_68: call_ret1 [30/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 69>: 7.65ns
ST_69: call_ret [28/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_69: call_ret1 [29/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 70>: 7.65ns
ST_70: call_ret [27/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_70: call_ret1 [28/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 71>: 7.65ns
ST_71: call_ret [26/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_71: call_ret1 [27/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 72>: 7.65ns
ST_72: call_ret [25/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_72: call_ret1 [26/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 73>: 7.65ns
ST_73: call_ret [24/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_73: call_ret1 [25/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 74>: 7.65ns
ST_74: call_ret [23/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_74: call_ret1 [24/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 75>: 7.65ns
ST_75: call_ret [22/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_75: call_ret1 [23/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 76>: 7.65ns
ST_76: call_ret [21/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_76: call_ret1 [22/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 77>: 7.65ns
ST_77: call_ret [20/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_77: call_ret1 [21/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 78>: 7.65ns
ST_78: call_ret [19/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_78: call_ret1 [20/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 79>: 7.65ns
ST_79: call_ret [18/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_79: call_ret1 [19/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 80>: 7.65ns
ST_80: call_ret [17/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_80: call_ret1 [18/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 81>: 7.65ns
ST_81: call_ret [16/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_81: call_ret1 [17/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 82>: 7.65ns
ST_82: call_ret [15/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_82: call_ret1 [16/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 83>: 7.65ns
ST_83: call_ret [14/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_83: call_ret1 [15/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 84>: 7.65ns
ST_84: call_ret [13/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_84: call_ret1 [14/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 85>: 7.65ns
ST_85: call_ret [12/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_85: call_ret1 [13/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 86>: 7.65ns
ST_86: call_ret [11/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_86: call_ret1 [12/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 87>: 7.65ns
ST_87: call_ret [10/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_87: call_ret1 [11/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 88>: 7.65ns
ST_88: call_ret [9/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_88: call_ret1 [10/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 89>: 7.65ns
ST_89: call_ret [8/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_89: call_ret1 [9/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 90>: 7.65ns
ST_90: call_ret [7/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_90: call_ret1 [8/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 91>: 7.65ns
ST_91: call_ret [6/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_91: call_ret1 [7/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 92>: 7.65ns
ST_92: call_ret [5/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_92: call_ret1 [6/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 93>: 7.65ns
ST_93: call_ret [4/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_93: call_ret1 [5/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 94>: 7.65ns
ST_94: call_ret [3/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_94: call_ret1 [4/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 95>: 7.65ns
ST_95: call_ret [2/85] 7.65ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_95: call_ret1 [3/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 96>: 7.65ns
ST_96: call_ret [1/85] 7.27ns
_ifconv:10  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

ST_96: cosA_half [1/1] 0.00ns
_ifconv:11  %cosA_half = extractvalue { float, float } %call_ret, 0

ST_96: sinA_half [1/1] 0.00ns
_ifconv:12  %sinA_half = extractvalue { float, float } %call_ret, 1

ST_96: call_ret1 [2/85] 7.65ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)


 <State 97>: 7.27ns
ST_97: call_ret1 [1/85] 7.27ns
_ifconv:15  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

ST_97: cosB_half [1/1] 0.00ns
_ifconv:16  %cosB_half = extractvalue { float, float } %call_ret1, 0

ST_97: sinB_half [1/1] 0.00ns
_ifconv:17  %sinB_half = extractvalue { float, float } %call_ret1, 1


 <State 98>: 6.64ns
ST_98: tmp_i [4/4] 6.64ns
_ifconv:18  %tmp_i = fmul float %cosA_half, %cosB_half

ST_98: tmp_i6 [4/4] 6.64ns
_ifconv:24  %tmp_i6 = fmul float %sinA_half, %cosB_half


 <State 99>: 8.01ns
ST_99: tmp_i [3/4] 5.70ns
_ifconv:18  %tmp_i = fmul float %cosA_half, %cosB_half

ST_99: tmp_i6 [3/4] 5.70ns
_ifconv:24  %tmp_i6 = fmul float %sinA_half, %cosB_half

ST_99: tmp_4_to_int [1/1] 0.00ns
_ifconv:27  %tmp_4_to_int = bitcast float %sinA_half to i32

ST_99: tmp_4_neg [1/1] 1.37ns
_ifconv:28  %tmp_4_neg = xor i32 %tmp_4_to_int, -2147483648

ST_99: a2_assign_3 [1/1] 0.00ns
_ifconv:29  %a2_assign_3 = bitcast i32 %tmp_4_neg to float

ST_99: tmp_3_i7 [4/4] 6.64ns
_ifconv:30  %tmp_3_i7 = fmul float %a2_assign_3, %sinB_half

ST_99: tmp_3_i8 [4/4] 6.64ns
_ifconv:32  %tmp_3_i8 = fmul float %cosA_half, %sinB_half


 <State 100>: 8.01ns
ST_100: tmp_i [2/4] 5.70ns
_ifconv:18  %tmp_i = fmul float %cosA_half, %cosB_half

ST_100: tmp_3_i [4/4] 6.64ns
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

ST_100: tmp_to_int [1/1] 0.00ns
_ifconv:21  %tmp_to_int = bitcast float %cosA_half to i32

ST_100: tmp_neg [1/1] 1.37ns
_ifconv:22  %tmp_neg = xor i32 %tmp_to_int, -2147483648

ST_100: a2_assign [1/1] 0.00ns
_ifconv:23  %a2_assign = bitcast i32 %tmp_neg to float

ST_100: tmp_i6 [2/4] 5.70ns
_ifconv:24  %tmp_i6 = fmul float %sinA_half, %cosB_half

ST_100: tmp_3_i6 [4/4] 6.64ns
_ifconv:25  %tmp_3_i6 = fmul float %a2_assign, %sinB_half

ST_100: tmp_3_i7 [3/4] 5.70ns
_ifconv:30  %tmp_3_i7 = fmul float %a2_assign_3, %sinB_half

ST_100: tmp_3_i8 [3/4] 5.70ns
_ifconv:32  %tmp_3_i8 = fmul float %cosA_half, %sinB_half


 <State 101>: 5.70ns
ST_101: tmp_i [1/4] 5.70ns
_ifconv:18  %tmp_i = fmul float %cosA_half, %cosB_half

ST_101: tmp_3_i [3/4] 5.70ns
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

ST_101: tmp_i6 [1/4] 5.70ns
_ifconv:24  %tmp_i6 = fmul float %sinA_half, %cosB_half

ST_101: tmp_3_i6 [3/4] 5.70ns
_ifconv:25  %tmp_3_i6 = fmul float %a2_assign, %sinB_half

ST_101: tmp_3_i7 [2/4] 5.70ns
_ifconv:30  %tmp_3_i7 = fmul float %a2_assign_3, %sinB_half

ST_101: tmp_3_i8 [2/4] 5.70ns
_ifconv:32  %tmp_3_i8 = fmul float %cosA_half, %sinB_half


 <State 102>: 5.70ns
ST_102: tmp_3_i [2/4] 5.70ns
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

ST_102: tmp_3_i6 [2/4] 5.70ns
_ifconv:25  %tmp_3_i6 = fmul float %a2_assign, %sinB_half

ST_102: tmp_3_i7 [1/4] 5.70ns
_ifconv:30  %tmp_3_i7 = fmul float %a2_assign_3, %sinB_half

ST_102: tmp_3_i8 [1/4] 5.70ns
_ifconv:32  %tmp_3_i8 = fmul float %cosA_half, %sinB_half


 <State 103>: 8.42ns
ST_103: tmp_3_i [1/4] 5.70ns
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

ST_103: tmp_3_i6 [1/4] 5.70ns
_ifconv:25  %tmp_3_i6 = fmul float %a2_assign, %sinB_half

ST_103: vz_int_1 [5/5] 8.20ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_103: vy_int_1 [5/5] 8.42ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 104>: 8.42ns
ST_104: tmp_39 [5/5] 8.20ns
_ifconv:20  %tmp_39 = fadd float %tmp_i, %tmp_3_i

ST_104: tmp_40 [5/5] 8.42ns
_ifconv:26  %tmp_40 = fadd float %tmp_i6, %tmp_3_i6

ST_104: vz_int_1 [4/5] 7.26ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_104: vy_int_1 [4/5] 7.26ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 105>: 7.26ns
ST_105: tmp_39 [4/5] 7.26ns
_ifconv:20  %tmp_39 = fadd float %tmp_i, %tmp_3_i

ST_105: tmp_40 [4/5] 7.26ns
_ifconv:26  %tmp_40 = fadd float %tmp_i6, %tmp_3_i6

ST_105: vz_int_1 [3/5] 7.26ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_105: vy_int_1 [3/5] 7.26ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 106>: 7.26ns
ST_106: tmp_39 [3/5] 7.26ns
_ifconv:20  %tmp_39 = fadd float %tmp_i, %tmp_3_i

ST_106: tmp_40 [3/5] 7.26ns
_ifconv:26  %tmp_40 = fadd float %tmp_i6, %tmp_3_i6

ST_106: vz_int_1 [2/5] 7.26ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_106: vy_int_1 [2/5] 7.26ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 107>: 7.26ns
ST_107: tmp_39 [2/5] 7.26ns
_ifconv:20  %tmp_39 = fadd float %tmp_i, %tmp_3_i

ST_107: tmp_40 [2/5] 7.26ns
_ifconv:26  %tmp_40 = fadd float %tmp_i6, %tmp_3_i6

ST_107: vz_int_1 [1/5] 7.26ns
_ifconv:31  %vz_int_1 = fadd float %tmp_i, %tmp_3_i7

ST_107: vy_int_1 [1/5] 7.26ns
_ifconv:33  %vy_int_1 = fadd float %tmp_i6, %tmp_3_i8


 <State 108>: 8.01ns
ST_108: tmp_39 [1/5] 7.26ns
_ifconv:20  %tmp_39 = fadd float %tmp_i, %tmp_3_i

ST_108: tmp_40 [1/5] 7.26ns
_ifconv:26  %tmp_40 = fadd float %tmp_i6, %tmp_3_i6

ST_108: vy_int_to_int [1/1] 0.00ns
_ifconv:37  %vy_int_to_int = bitcast float %vy_int_1 to i32

ST_108: vy_int_neg [1/1] 1.37ns
_ifconv:38  %vy_int_neg = xor i32 %vy_int_to_int, -2147483648

ST_108: vy_int [1/1] 0.00ns
_ifconv:39  %vy_int = bitcast i32 %vy_int_neg to float

ST_108: tmp_i7 [4/4] 6.64ns
_ifconv:40  %tmp_i7 = fmul float %tmp_62, %vz_int_1

ST_108: tmp_3_i9 [4/4] 6.64ns
_ifconv:41  %tmp_3_i9 = fmul float %tmp_63, %vy_int


 <State 109>: 6.64ns
ST_109: tmp_i7 [3/4] 5.70ns
_ifconv:40  %tmp_i7 = fmul float %tmp_62, %vz_int_1

ST_109: tmp_3_i9 [3/4] 5.70ns
_ifconv:41  %tmp_3_i9 = fmul float %tmp_63, %vy_int

ST_109: tmp_i8 [4/4] 6.64ns
_ifconv:43  %tmp_i8 = fmul float %tmp_64, %vz_int_1

ST_109: tmp_3_i1 [4/4] 6.64ns
_ifconv:44  %tmp_3_i1 = fmul float %tmp_65, %vy_int


 <State 110>: 6.64ns
ST_110: tmp_i7 [2/4] 5.70ns
_ifconv:40  %tmp_i7 = fmul float %tmp_62, %vz_int_1

ST_110: tmp_3_i9 [2/4] 5.70ns
_ifconv:41  %tmp_3_i9 = fmul float %tmp_63, %vy_int

ST_110: tmp_i8 [3/4] 5.70ns
_ifconv:43  %tmp_i8 = fmul float %tmp_64, %vz_int_1

ST_110: tmp_3_i1 [3/4] 5.70ns
_ifconv:44  %tmp_3_i1 = fmul float %tmp_65, %vy_int

ST_110: tmp_i1 [4/4] 6.64ns
_ifconv:49  %tmp_i1 = fmul float %tmp_62, %vy_int_1

ST_110: tmp_3_i3 [4/4] 6.64ns
_ifconv:50  %tmp_3_i3 = fmul float %tmp_63, %vz_int_1


 <State 111>: 6.64ns
ST_111: tmp_i7 [1/4] 5.70ns
_ifconv:40  %tmp_i7 = fmul float %tmp_62, %vz_int_1

ST_111: tmp_3_i9 [1/4] 5.70ns
_ifconv:41  %tmp_3_i9 = fmul float %tmp_63, %vy_int

ST_111: tmp_i8 [2/4] 5.70ns
_ifconv:43  %tmp_i8 = fmul float %tmp_64, %vz_int_1

ST_111: tmp_3_i1 [2/4] 5.70ns
_ifconv:44  %tmp_3_i1 = fmul float %tmp_65, %vy_int

ST_111: tmp_i1 [3/4] 5.70ns
_ifconv:49  %tmp_i1 = fmul float %tmp_62, %vy_int_1

ST_111: tmp_3_i3 [3/4] 5.70ns
_ifconv:50  %tmp_3_i3 = fmul float %tmp_63, %vz_int_1

ST_111: tmp_i2 [4/4] 6.64ns
_ifconv:52  %tmp_i2 = fmul float %tmp_64, %vy_int_1

ST_111: tmp_3_i4 [4/4] 6.64ns
_ifconv:53  %tmp_3_i4 = fmul float %tmp_65, %vz_int_1


 <State 112>: 8.20ns
ST_112: uy_int_to_int [1/1] 0.00ns
_ifconv:34  %uy_int_to_int = bitcast float %tmp_40 to i32

ST_112: uy_int_neg [1/1] 1.37ns
_ifconv:35  %uy_int_neg = xor i32 %uy_int_to_int, -2147483648

ST_112: uy_int [1/1] 0.00ns
_ifconv:36  %uy_int = bitcast i32 %uy_int_neg to float

ST_112: w_out1 [5/5] 8.20ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_112: tmp_i8 [1/4] 5.70ns
_ifconv:43  %tmp_i8 = fmul float %tmp_64, %vz_int_1

ST_112: tmp_3_i1 [1/4] 5.70ns
_ifconv:44  %tmp_3_i1 = fmul float %tmp_65, %vy_int

ST_112: tmp_i1 [2/4] 5.70ns
_ifconv:49  %tmp_i1 = fmul float %tmp_62, %vy_int_1

ST_112: tmp_3_i3 [2/4] 5.70ns
_ifconv:50  %tmp_3_i3 = fmul float %tmp_63, %vz_int_1

ST_112: tmp_i2 [3/4] 5.70ns
_ifconv:52  %tmp_i2 = fmul float %tmp_64, %vy_int_1

ST_112: tmp_3_i4 [3/4] 5.70ns
_ifconv:53  %tmp_3_i4 = fmul float %tmp_65, %vz_int_1

ST_112: tmp_i_i [4/4] 6.64ns
_ifconv:95  %tmp_i_i = fmul float %tmp, %tmp_39

ST_112: tmp_3_i_i [4/4] 6.64ns
_ifconv:96  %tmp_3_i_i = fmul float %tmp_66, %uy_int


 <State 113>: 8.20ns
ST_113: w_out1 [4/5] 7.26ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_113: w_out2 [5/5] 8.20ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_113: tmp_i1 [1/4] 5.70ns
_ifconv:49  %tmp_i1 = fmul float %tmp_62, %vy_int_1

ST_113: tmp_3_i3 [1/4] 5.70ns
_ifconv:50  %tmp_3_i3 = fmul float %tmp_63, %vz_int_1

ST_113: tmp_i2 [2/4] 5.70ns
_ifconv:52  %tmp_i2 = fmul float %tmp_64, %vy_int_1

ST_113: tmp_3_i4 [2/4] 5.70ns
_ifconv:53  %tmp_3_i4 = fmul float %tmp_65, %vz_int_1

ST_113: tmp_i_i [3/4] 5.70ns
_ifconv:95  %tmp_i_i = fmul float %tmp, %tmp_39

ST_113: tmp_3_i_i [3/4] 5.70ns
_ifconv:96  %tmp_3_i_i = fmul float %tmp_66, %uy_int

ST_113: tmp_i1_i [4/4] 6.64ns
_ifconv:98  %tmp_i1_i = fmul float %tmp, %tmp_40

ST_113: tmp_3_i2_i [4/4] 6.64ns
_ifconv:99  %tmp_3_i2_i = fmul float %tmp_66, %tmp_39


 <State 114>: 8.20ns
ST_114: w_out1 [3/5] 7.26ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_114: w_out2 [4/5] 7.26ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_114: z_out1 [5/5] 8.20ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_114: tmp_i2 [1/4] 5.70ns
_ifconv:52  %tmp_i2 = fmul float %tmp_64, %vy_int_1

ST_114: tmp_3_i4 [1/4] 5.70ns
_ifconv:53  %tmp_3_i4 = fmul float %tmp_65, %vz_int_1

ST_114: tmp_i_i [2/4] 5.70ns
_ifconv:95  %tmp_i_i = fmul float %tmp, %tmp_39

ST_114: tmp_3_i_i [2/4] 5.70ns
_ifconv:96  %tmp_3_i_i = fmul float %tmp_66, %uy_int

ST_114: tmp_i1_i [3/4] 5.70ns
_ifconv:98  %tmp_i1_i = fmul float %tmp, %tmp_40

ST_114: tmp_3_i2_i [3/4] 5.70ns
_ifconv:99  %tmp_3_i2_i = fmul float %tmp_66, %tmp_39

ST_114: tmp_i4_i [4/4] 6.64ns
_ifconv:101  %tmp_i4_i = fmul float %tmp_67, %tmp_39

ST_114: tmp_3_i5_i [4/4] 6.64ns
_ifconv:102  %tmp_3_i5_i = fmul float %tmp_68, %uy_int


 <State 115>: 8.20ns
ST_115: w_out1 [2/5] 7.26ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_115: w_out2 [3/5] 7.26ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_115: z_out1 [4/5] 7.26ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_115: z_out2 [5/5] 8.20ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_115: tmp_i_i [1/4] 5.70ns
_ifconv:95  %tmp_i_i = fmul float %tmp, %tmp_39

ST_115: tmp_3_i_i [1/4] 5.70ns
_ifconv:96  %tmp_3_i_i = fmul float %tmp_66, %uy_int

ST_115: tmp_i1_i [2/4] 5.70ns
_ifconv:98  %tmp_i1_i = fmul float %tmp, %tmp_40

ST_115: tmp_3_i2_i [2/4] 5.70ns
_ifconv:99  %tmp_3_i2_i = fmul float %tmp_66, %tmp_39

ST_115: tmp_i4_i [3/4] 5.70ns
_ifconv:101  %tmp_i4_i = fmul float %tmp_67, %tmp_39

ST_115: tmp_3_i5_i [3/4] 5.70ns
_ifconv:102  %tmp_3_i5_i = fmul float %tmp_68, %uy_int

ST_115: tmp_i7_i [4/4] 6.64ns
_ifconv:104  %tmp_i7_i = fmul float %tmp_67, %tmp_40

ST_115: tmp_3_i8_i [4/4] 6.64ns
_ifconv:105  %tmp_3_i8_i = fmul float %tmp_68, %tmp_39


 <State 116>: 8.20ns
ST_116: w_out1 [1/5] 7.26ns
_ifconv:42  %w_out1 = fadd float %tmp_i7, %tmp_3_i9

ST_116: w_out2 [2/5] 7.26ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_116: z_out1 [3/5] 7.26ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_116: z_out2 [4/5] 7.26ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_116: tmp_54 [5/5] 8.20ns
_ifconv:97  %tmp_54 = fadd float %tmp_i_i, %tmp_3_i_i

ST_116: tmp_i1_i [1/4] 5.70ns
_ifconv:98  %tmp_i1_i = fmul float %tmp, %tmp_40

ST_116: tmp_3_i2_i [1/4] 5.70ns
_ifconv:99  %tmp_3_i2_i = fmul float %tmp_66, %tmp_39

ST_116: tmp_i4_i [2/4] 5.70ns
_ifconv:101  %tmp_i4_i = fmul float %tmp_67, %tmp_39

ST_116: tmp_3_i5_i [2/4] 5.70ns
_ifconv:102  %tmp_3_i5_i = fmul float %tmp_68, %uy_int

ST_116: tmp_i7_i [3/4] 5.70ns
_ifconv:104  %tmp_i7_i = fmul float %tmp_67, %tmp_40

ST_116: tmp_3_i8_i [3/4] 5.70ns
_ifconv:105  %tmp_3_i8_i = fmul float %tmp_68, %tmp_39


 <State 117>: 8.20ns
ST_117: w_out2 [1/5] 7.26ns
_ifconv:45  %w_out2 = fadd float %tmp_i8, %tmp_3_i1

ST_117: tmp_i9 [4/4] 6.64ns
_ifconv:46  %tmp_i9 = fmul float %tmp_39, %w_out1

ST_117: z_out1 [2/5] 7.26ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_117: z_out2 [3/5] 7.26ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_117: tmp_54 [4/5] 7.26ns
_ifconv:97  %tmp_54 = fadd float %tmp_i_i, %tmp_3_i_i

ST_117: tmp_55 [5/5] 8.20ns
_ifconv:100  %tmp_55 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_117: tmp_i4_i [1/4] 5.70ns
_ifconv:101  %tmp_i4_i = fmul float %tmp_67, %tmp_39

ST_117: tmp_3_i5_i [1/4] 5.70ns
_ifconv:102  %tmp_3_i5_i = fmul float %tmp_68, %uy_int

ST_117: tmp_i7_i [2/4] 5.70ns
_ifconv:104  %tmp_i7_i = fmul float %tmp_67, %tmp_40

ST_117: tmp_3_i8_i [2/4] 5.70ns
_ifconv:105  %tmp_3_i8_i = fmul float %tmp_68, %tmp_39


 <State 118>: 8.20ns
ST_118: tmp_i9 [3/4] 5.70ns
_ifconv:46  %tmp_i9 = fmul float %tmp_39, %w_out1

ST_118: z_out1 [1/5] 7.26ns
_ifconv:51  %z_out1 = fadd float %tmp_i1, %tmp_3_i3

ST_118: z_out2 [2/5] 7.26ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_118: tmp_54 [3/5] 7.26ns
_ifconv:97  %tmp_54 = fadd float %tmp_i_i, %tmp_3_i_i

ST_118: tmp_55 [4/5] 7.26ns
_ifconv:100  %tmp_55 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_118: tmp_56 [5/5] 8.20ns
_ifconv:103  %tmp_56 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_118: tmp_i7_i [1/4] 5.70ns
_ifconv:104  %tmp_i7_i = fmul float %tmp_67, %tmp_40

ST_118: tmp_3_i8_i [1/4] 5.70ns
_ifconv:105  %tmp_3_i8_i = fmul float %tmp_68, %tmp_39


 <State 119>: 8.20ns
ST_119: tmp_i9 [2/4] 5.70ns
_ifconv:46  %tmp_i9 = fmul float %tmp_39, %w_out1

ST_119: z_out2 [1/5] 7.26ns
_ifconv:54  %z_out2 = fadd float %tmp_i2, %tmp_3_i4

ST_119: tmp_54 [2/5] 7.26ns
_ifconv:97  %tmp_54 = fadd float %tmp_i_i, %tmp_3_i_i

ST_119: tmp_55 [3/5] 7.26ns
_ifconv:100  %tmp_55 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_119: tmp_56 [4/5] 7.26ns
_ifconv:103  %tmp_56 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_119: tmp_57 [5/5] 8.20ns
_ifconv:106  %tmp_57 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 120>: 7.26ns
ST_120: tmp_i9 [1/4] 5.70ns
_ifconv:46  %tmp_i9 = fmul float %tmp_39, %w_out1

ST_120: tmp_54 [1/5] 7.26ns
_ifconv:97  %tmp_54 = fadd float %tmp_i_i, %tmp_3_i_i

ST_120: tmp_55 [2/5] 7.26ns
_ifconv:100  %tmp_55 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_120: tmp_56 [3/5] 7.26ns
_ifconv:103  %tmp_56 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_120: tmp_57 [4/5] 7.26ns
_ifconv:106  %tmp_57 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 121>: 7.26ns
ST_121: tmp_3_i2 [4/4] 6.64ns
_ifconv:47  %tmp_3_i2 = fmul float %uy_int, %w_out2

ST_121: tmp_i3 [4/4] 6.64ns
_ifconv:55  %tmp_i3 = fmul float %tmp_40, %z_out1

ST_121: tmp_55 [1/5] 7.26ns
_ifconv:100  %tmp_55 = fadd float %tmp_i1_i, %tmp_3_i2_i

ST_121: tmp_56 [2/5] 7.26ns
_ifconv:103  %tmp_56 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_121: tmp_57 [3/5] 7.26ns
_ifconv:106  %tmp_57 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 122>: 7.26ns
ST_122: tmp_3_i2 [3/4] 5.70ns
_ifconv:47  %tmp_3_i2 = fmul float %uy_int, %w_out2

ST_122: tmp_i3 [3/4] 5.70ns
_ifconv:55  %tmp_i3 = fmul float %tmp_40, %z_out1

ST_122: tmp_3_i5 [4/4] 6.64ns
_ifconv:56  %tmp_3_i5 = fmul float %tmp_39, %z_out2

ST_122: tmp_56 [1/5] 7.26ns
_ifconv:103  %tmp_56 = fadd float %tmp_i4_i, %tmp_3_i5_i

ST_122: tmp_57 [2/5] 7.26ns
_ifconv:106  %tmp_57 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 123>: 7.26ns
ST_123: tmp_3_i2 [2/4] 5.70ns
_ifconv:47  %tmp_3_i2 = fmul float %uy_int, %w_out2

ST_123: tmp_i3 [2/4] 5.70ns
_ifconv:55  %tmp_i3 = fmul float %tmp_40, %z_out1

ST_123: tmp_3_i5 [3/4] 5.70ns
_ifconv:56  %tmp_3_i5 = fmul float %tmp_39, %z_out2

ST_123: tmp_57 [1/5] 7.26ns
_ifconv:106  %tmp_57 = fadd float %tmp_i7_i, %tmp_3_i8_i


 <State 124>: 5.70ns
ST_124: tmp_3_i2 [1/4] 5.70ns
_ifconv:47  %tmp_3_i2 = fmul float %uy_int, %w_out2

ST_124: tmp_i3 [1/4] 5.70ns
_ifconv:55  %tmp_i3 = fmul float %tmp_40, %z_out1

ST_124: tmp_3_i5 [2/4] 5.70ns
_ifconv:56  %tmp_3_i5 = fmul float %tmp_39, %z_out2


 <State 125>: 8.20ns
ST_125: w_out_int [5/5] 8.20ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2

ST_125: tmp_3_i5 [1/4] 5.70ns
_ifconv:56  %tmp_3_i5 = fmul float %tmp_39, %z_out2


 <State 126>: 7.26ns
ST_126: w_out_int [4/5] 7.26ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2


 <State 127>: 7.26ns
ST_127: w_out_int [3/5] 7.26ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2


 <State 128>: 8.20ns
ST_128: w_out_int [2/5] 7.26ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2

ST_128: z_out_int [5/5] 8.20ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 129>: 7.26ns
ST_129: w_out_int [1/5] 7.26ns
_ifconv:48  %w_out_int = fadd float %tmp_i9, %tmp_3_i2

ST_129: z_out_int [4/5] 7.26ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 130>: 7.26ns
ST_130: z_out_int [3/5] 7.26ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 131>: 7.26ns
ST_131: z_out_int [2/5] 7.26ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 132>: 7.26ns
ST_132: z_out_int [1/5] 7.26ns
_ifconv:57  %z_out_int = fadd float %tmp_i3, %tmp_3_i5


 <State 133>: 0.00ns

 <State 134>: 0.00ns

 <State 135>: 0.00ns

 <State 136>: 9.38ns
ST_136: p_Val2_s [1/1] 0.00ns
_ifconv:58  %p_Val2_s = bitcast float %w_out_int to i32

ST_136: p_Result_s [1/1] 0.00ns
_ifconv:59  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_136: w_out_1_neg [1/1] 0.00ns (grouped into LUT with out node w_out_3)
_ifconv:60  %w_out_1_neg = xor i32 %p_Val2_s, -2147483648

ST_136: w_out [1/1] 0.00ns (grouped into LUT with out node w_out_3)
_ifconv:61  %w_out = bitcast i32 %w_out_1_neg to float

ST_136: vw_int_to_int [1/1] 0.00ns
_ifconv:62  %vw_int_to_int = bitcast float %vz_int_1 to i32

ST_136: vw_int_neg [1/1] 1.37ns
_ifconv:63  %vw_int_neg = xor i32 %vw_int_to_int, -2147483648

ST_136: vw_int [1/1] 0.00ns
_ifconv:64  %vw_int = bitcast i32 %vw_int_neg to float

ST_136: w_out_3 [1/1] 1.37ns (out node of the LUT)
_ifconv:65  %w_out_3 = select i1 %p_Result_s, float %w_out, float %w_out_int

ST_136: vw_int_3 [1/1] 1.37ns
_ifconv:66  %vw_int_3 = select i1 %p_Result_s, float %vw_int, float %vz_int_1

ST_136: vx_int [1/1] 1.37ns
_ifconv:67  %vx_int = select i1 %p_Result_s, float %vy_int_1, float %vy_int

ST_136: p_Val2_6 [1/1] 0.00ns
_ifconv:68  %p_Val2_6 = bitcast float %z_out_int to i32

ST_136: p_Result_2 [1/1] 0.00ns
_ifconv:69  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

ST_136: z_out_1_neg [1/1] 0.00ns (grouped into LUT with out node z_out_3)
_ifconv:70  %z_out_1_neg = xor i32 %p_Val2_6, -2147483648

ST_136: z_out [1/1] 0.00ns (grouped into LUT with out node z_out_3)
_ifconv:71  %z_out = bitcast i32 %z_out_1_neg to float

ST_136: z_out_3 [1/1] 1.37ns (out node of the LUT)
_ifconv:72  %z_out_3 = select i1 %p_Result_2, float %z_out, float %z_out_int

ST_136: vy_int_2 [1/1] 1.37ns
_ifconv:73  %vy_int_2 = select i1 %p_Result_2, float %vy_int, float %vy_int_1

ST_136: vz_int [1/1] 1.37ns
_ifconv:74  %vz_int = select i1 %p_Result_2, float %vw_int, float %vz_int_1

ST_136: stg_573 [1/1] 4.38ns
_ifconv:75  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %w_out_3)

ST_136: tmp_i_i1 [4/4] 6.64ns
_ifconv:107  %tmp_i_i1 = fmul float %tmp_69, %vw_int_3

ST_136: tmp_3_i_i1 [4/4] 6.64ns
_ifconv:108  %tmp_3_i_i1 = fmul float %tmp_70, %vx_int


 <State 137>: 6.64ns
ST_137: stg_576 [1/1] 4.38ns
_ifconv:76  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float 0.000000e+00)

ST_137: tmp_i_i1 [3/4] 5.70ns
_ifconv:107  %tmp_i_i1 = fmul float %tmp_69, %vw_int_3

ST_137: tmp_3_i_i1 [3/4] 5.70ns
_ifconv:108  %tmp_3_i_i1 = fmul float %tmp_70, %vx_int

ST_137: tmp_i1_i1 [4/4] 6.64ns
_ifconv:110  %tmp_i1_i1 = fmul float %tmp_69, %vy_int_2


 <State 138>: 5.70ns
ST_138: stg_580 [1/1] 4.38ns
_ifconv:77  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float 0.000000e+00)

ST_138: tmp_i_i1 [2/4] 5.70ns
_ifconv:107  %tmp_i_i1 = fmul float %tmp_69, %vw_int_3

ST_138: tmp_3_i_i1 [2/4] 5.70ns
_ifconv:108  %tmp_3_i_i1 = fmul float %tmp_70, %vx_int

ST_138: tmp_i1_i1 [3/4] 5.70ns
_ifconv:110  %tmp_i1_i1 = fmul float %tmp_69, %vy_int_2


 <State 139>: 5.70ns
ST_139: stg_584 [1/1] 4.38ns
_ifconv:78  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %z_out_3)

ST_139: tmp_i_i1 [1/4] 5.70ns
_ifconv:107  %tmp_i_i1 = fmul float %tmp_69, %vw_int_3

ST_139: tmp_3_i_i1 [1/4] 5.70ns
_ifconv:108  %tmp_3_i_i1 = fmul float %tmp_70, %vx_int

ST_139: tmp_i1_i1 [2/4] 5.70ns
_ifconv:110  %tmp_i1_i1 = fmul float %tmp_69, %vy_int_2


 <State 140>: 8.20ns
ST_140: stg_588 [1/1] 4.38ns
_ifconv:79  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_39)

ST_140: tmp_58 [5/5] 8.20ns
_ifconv:109  %tmp_58 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_140: tmp_i1_i1 [1/4] 5.70ns
_ifconv:110  %tmp_i1_i1 = fmul float %tmp_69, %vy_int_2


 <State 141>: 7.26ns
ST_141: stg_591 [1/1] 4.38ns
_ifconv:80  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_40)

ST_141: tmp_58 [4/5] 7.26ns
_ifconv:109  %tmp_58 = fadd float %tmp_i_i1, %tmp_3_i_i1


 <State 142>: 7.26ns
ST_142: stg_593 [1/1] 4.38ns
_ifconv:81  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %uy_int)

ST_142: tmp_58 [3/5] 7.26ns
_ifconv:109  %tmp_58 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_142: tmp_3_i2_i1 [4/4] 6.64ns
_ifconv:111  %tmp_3_i2_i1 = fmul float %tmp_70, %vz_int


 <State 143>: 7.26ns
ST_143: stg_596 [1/1] 4.38ns
_ifconv:82  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_39)

ST_143: tmp_58 [2/5] 7.26ns
_ifconv:109  %tmp_58 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_143: tmp_3_i2_i1 [3/4] 5.70ns
_ifconv:111  %tmp_3_i2_i1 = fmul float %tmp_70, %vz_int

ST_143: tmp_i4_i1 [4/4] 6.64ns
_ifconv:113  %tmp_i4_i1 = fmul float %tmp_71, %vw_int_3

ST_143: tmp_3_i5_i1 [4/4] 6.64ns
_ifconv:114  %tmp_3_i5_i1 = fmul float %tmp_72, %vx_int


 <State 144>: 7.26ns
ST_144: stg_601 [1/1] 4.38ns
_ifconv:83  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %vw_int_3)

ST_144: tmp_58 [1/5] 7.26ns
_ifconv:109  %tmp_58 = fadd float %tmp_i_i1, %tmp_3_i_i1

ST_144: tmp_3_i2_i1 [2/4] 5.70ns
_ifconv:111  %tmp_3_i2_i1 = fmul float %tmp_70, %vz_int

ST_144: tmp_i4_i1 [3/4] 5.70ns
_ifconv:113  %tmp_i4_i1 = fmul float %tmp_71, %vw_int_3

ST_144: tmp_3_i5_i1 [3/4] 5.70ns
_ifconv:114  %tmp_3_i5_i1 = fmul float %tmp_72, %vx_int

ST_144: tmp_i7_i1 [4/4] 6.64ns
_ifconv:116  %tmp_i7_i1 = fmul float %tmp_71, %vy_int_2

ST_144: tmp_3_i8_i1 [4/4] 6.64ns
_ifconv:117  %tmp_3_i8_i1 = fmul float %tmp_72, %vz_int


 <State 145>: 5.70ns
ST_145: stg_608 [1/1] 4.38ns
_ifconv:84  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %vy_int_2)

ST_145: tmp_3_i2_i1 [1/4] 5.70ns
_ifconv:111  %tmp_3_i2_i1 = fmul float %tmp_70, %vz_int

ST_145: tmp_i4_i1 [2/4] 5.70ns
_ifconv:113  %tmp_i4_i1 = fmul float %tmp_71, %vw_int_3

ST_145: tmp_3_i5_i1 [2/4] 5.70ns
_ifconv:114  %tmp_3_i5_i1 = fmul float %tmp_72, %vx_int

ST_145: tmp_i7_i1 [3/4] 5.70ns
_ifconv:116  %tmp_i7_i1 = fmul float %tmp_71, %vy_int_2

ST_145: tmp_3_i8_i1 [3/4] 5.70ns
_ifconv:117  %tmp_3_i8_i1 = fmul float %tmp_72, %vz_int


 <State 146>: 5.70ns
ST_146: stg_614 [1/1] 4.38ns
_ifconv:85  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %vx_int)

ST_146: tmp_i4_i1 [1/4] 5.70ns
_ifconv:113  %tmp_i4_i1 = fmul float %tmp_71, %vw_int_3

ST_146: tmp_3_i5_i1 [1/4] 5.70ns
_ifconv:114  %tmp_3_i5_i1 = fmul float %tmp_72, %vx_int

ST_146: tmp_i7_i1 [2/4] 5.70ns
_ifconv:116  %tmp_i7_i1 = fmul float %tmp_71, %vy_int_2

ST_146: tmp_3_i8_i1 [2/4] 5.70ns
_ifconv:117  %tmp_3_i8_i1 = fmul float %tmp_72, %vz_int


 <State 147>: 5.70ns
ST_147: stg_619 [1/1] 4.38ns
_ifconv:86  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %vz_int)

ST_147: tmp_i7_i1 [1/4] 5.70ns
_ifconv:116  %tmp_i7_i1 = fmul float %tmp_71, %vy_int_2

ST_147: tmp_3_i8_i1 [1/4] 5.70ns
_ifconv:117  %tmp_3_i8_i1 = fmul float %tmp_72, %vz_int


 <State 148>: 8.42ns
ST_148: tmp_59 [5/5] 8.42ns
_ifconv:112  %tmp_59 = fadd float %tmp_i1_i1, %tmp_3_i2_i1

ST_148: stg_623 [1/1] 4.38ns
_ifconv:119  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_54)


 <State 149>: 8.42ns
ST_149: tmp_59 [4/5] 7.26ns
_ifconv:112  %tmp_59 = fadd float %tmp_i1_i1, %tmp_3_i2_i1

ST_149: tmp_60 [5/5] 8.20ns
_ifconv:115  %tmp_60 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_149: tmp_61 [5/5] 8.42ns
_ifconv:118  %tmp_61 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_149: stg_627 [1/1] 4.38ns
_ifconv:120  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_55)


 <State 150>: 7.26ns
ST_150: tmp_59 [3/5] 7.26ns
_ifconv:112  %tmp_59 = fadd float %tmp_i1_i1, %tmp_3_i2_i1

ST_150: tmp_60 [4/5] 7.26ns
_ifconv:115  %tmp_60 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_150: tmp_61 [4/5] 7.26ns
_ifconv:118  %tmp_61 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_150: stg_631 [1/1] 4.38ns
_ifconv:121  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_56)


 <State 151>: 7.26ns
ST_151: tmp_59 [2/5] 7.26ns
_ifconv:112  %tmp_59 = fadd float %tmp_i1_i1, %tmp_3_i2_i1

ST_151: tmp_60 [3/5] 7.26ns
_ifconv:115  %tmp_60 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_151: tmp_61 [3/5] 7.26ns
_ifconv:118  %tmp_61 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_151: stg_635 [1/1] 4.38ns
_ifconv:122  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_57)


 <State 152>: 7.26ns
ST_152: tmp_59 [1/5] 7.26ns
_ifconv:112  %tmp_59 = fadd float %tmp_i1_i1, %tmp_3_i2_i1

ST_152: tmp_60 [2/5] 7.26ns
_ifconv:115  %tmp_60 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_152: tmp_61 [2/5] 7.26ns
_ifconv:118  %tmp_61 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_152: stg_639 [1/1] 4.38ns
_ifconv:123  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_58)


 <State 153>: 7.26ns
ST_153: tmp_60 [1/5] 7.26ns
_ifconv:115  %tmp_60 = fadd float %tmp_i4_i1, %tmp_3_i5_i1

ST_153: tmp_61 [1/5] 7.26ns
_ifconv:118  %tmp_61 = fadd float %tmp_i7_i1, %tmp_3_i8_i1

ST_153: stg_642 [1/1] 4.38ns
_ifconv:124  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_59)


 <State 154>: 4.38ns
ST_154: stg_643 [1/1] 4.38ns
_ifconv:125  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_60)


 <State 155>: 4.38ns
ST_155: empty_24 [1/1] 0.00ns
_ifconv:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)

ST_155: stg_645 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1813) nounwind

ST_155: tmp_2 [1/1] 0.00ns
_ifconv:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str1813)

ST_155: stg_647 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1811) nounwind

ST_155: stg_648 [1/1] 4.38ns
_ifconv:126  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_61)

ST_155: empty_25 [1/1] 0.00ns
_ifconv:127  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str1813, i32 %tmp_2)

ST_155: stg_650 [1/1] 0.00ns
_ifconv:128  br label %1


 <State 156>: 0.00ns
ST_156: stg_651 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_23      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_159       (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
proc          (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond      (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
proc_1        (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_163       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000]
tmp_63        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000]
tmp_64        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
tmp_65        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
u2            (fadd             ) [ 0000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
u2_1          (fsub             ) [ 0000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
u1            (fsub             ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
u1_1          (fadd             ) [ 0000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp           (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000]
tmp_66        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000]
tmp_67        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
tmp_68        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
tmp_69        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000]
tmp_70        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
tmp_71        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000]
tmp_72        (read             ) [ 0011111111111111111111011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000]
call_ret      (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cosA_half     (extractvalue     ) [ 0010000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000]
sinA_half     (extractvalue     ) [ 0011000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000]
call_ret1     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cosB_half     (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000]
sinB_half     (extractvalue     ) [ 0011000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000]
tmp_4_to_int  (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_neg     (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a2_assign_3   (bitcast          ) [ 0010000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000]
tmp_to_int    (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_neg       (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a2_assign     (bitcast          ) [ 0011000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
tmp_i         (fmul             ) [ 0011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000]
tmp_i6        (fmul             ) [ 0011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000]
tmp_3_i7      (fmul             ) [ 0001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000]
tmp_3_i8      (fmul             ) [ 0001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000]
tmp_3_i       (fmul             ) [ 0000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
tmp_3_i6      (fmul             ) [ 0000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
vz_int_1      (fadd             ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111100000000000000000000]
vy_int_1      (fadd             ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111100000000000000000000]
tmp_39        (fadd             ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000]
tmp_40        (fadd             ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111000000000000000]
vy_int_to_int (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vy_int_neg    (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vy_int        (bitcast          ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000000000000000000]
tmp_i7        (fmul             ) [ 0000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
tmp_3_i9      (fmul             ) [ 0000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
uy_int_to_int (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
uy_int_neg    (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
uy_int        (bitcast          ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111100000000000000]
tmp_i8        (fmul             ) [ 0000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
tmp_3_i1      (fmul             ) [ 0000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
tmp_i1        (fmul             ) [ 0000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
tmp_3_i3      (fmul             ) [ 0000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
tmp_i2        (fmul             ) [ 0000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
tmp_3_i4      (fmul             ) [ 0000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
tmp_i_i       (fmul             ) [ 0000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
tmp_3_i_i     (fmul             ) [ 0000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
w_out1        (fadd             ) [ 0000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000]
tmp_i1_i      (fmul             ) [ 0000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
tmp_3_i2_i    (fmul             ) [ 0000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
w_out2        (fadd             ) [ 0011100000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000]
tmp_i4_i      (fmul             ) [ 0010000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
tmp_3_i5_i    (fmul             ) [ 0010000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
z_out1        (fadd             ) [ 0011100000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000]
tmp_i7_i      (fmul             ) [ 0011000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000]
tmp_3_i8_i    (fmul             ) [ 0011000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000]
z_out2        (fadd             ) [ 0011110000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000]
tmp_i9        (fmul             ) [ 0011111111000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000]
tmp_54        (fadd             ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000000]
tmp_55        (fadd             ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111110000000]
tmp_56        (fadd             ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111000000]
tmp_57        (fadd             ) [ 0011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000]
tmp_3_i2      (fmul             ) [ 0000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
tmp_i3        (fmul             ) [ 0000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000]
tmp_3_i5      (fmul             ) [ 0000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000]
w_out_int     (fadd             ) [ 0000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000]
z_out_int     (fadd             ) [ 0000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000]
p_Val2_s      (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s    (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_out_1_neg   (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_out         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vw_int_to_int (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vw_int_neg    (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vw_int        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_out_3       (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vw_int_3      (select           ) [ 0011111000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000]
vx_int        (select           ) [ 0011111000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000]
p_Val2_6      (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2    (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z_out_1_neg   (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z_out         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z_out_3       (select           ) [ 0000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000]
vy_int_2      (select           ) [ 0011111100000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000]
vz_int        (select           ) [ 0011111100000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000]
stg_573       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_576       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_580       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_584       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1      (fmul             ) [ 0011100000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000]
tmp_3_i_i1    (fmul             ) [ 0011100000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000]
stg_588       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1_i1     (fmul             ) [ 0011111111111000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000]
stg_591       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_593       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_596       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_601       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58        (fadd             ) [ 0000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000]
stg_608       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i2_i1   (fmul             ) [ 0000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000]
stg_614       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i4_i1     (fmul             ) [ 0000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000]
tmp_3_i5_i1   (fmul             ) [ 0000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000]
stg_619       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i7_i1     (fmul             ) [ 0000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000]
tmp_3_i8_i1   (fmul             ) [ 0000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000]
stg_623       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_627       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_631       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_635       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59        (fadd             ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
stg_639       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60        (fadd             ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_61        (fadd             ) [ 0000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
stg_642       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_643       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_24      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_645       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2         (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_647       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_648       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_25      (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_650       (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_651       (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_calc_angle<float, float>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_62/3 tmp_63/4 tmp_64/5 tmp_65/6 tmp/15 tmp_66/16 tmp_67/17 tmp_68/18 tmp_69/19 tmp_70/20 tmp_71/21 tmp_72/22 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_573/136 stg_576/137 stg_580/138 stg_584/139 stg_588/140 stg_591/141 stg_593/142 stg_596/143 stg_601/144 stg_608/145 stg_614/146 stg_619/147 stg_623/148 stg_627/149 stg_631/150 stg_635/151 stg_639/152 stg_642/153 stg_643/154 stg_648/155 "/>
</bind>
</comp>

<comp id="70" class="1005" name="proc_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="1"/>
<pin id="72" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="proc (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="proc_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="9" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="proc/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_dut_calc_angle_float_float_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="0" index="2" bw="32" slack="2"/>
<pin id="85" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/12 call_ret1/13 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="u2/6 u1/7 vz_int_1/103 tmp_39/104 w_out1/112 w_out2/113 z_out1/114 z_out2/115 tmp_54/116 tmp_55/117 tmp_56/118 tmp_57/119 w_out_int/125 z_out_int/128 tmp_58/140 tmp_60/149 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="u2_1/6 u1_1/7 vy_int_1/103 tmp_40/104 tmp_59/148 tmp_61/149 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/98 tmp_3_i7/99 tmp_3_i/100 tmp_i7/108 tmp_i8/109 tmp_i1/110 tmp_i2/111 tmp_i_i/112 tmp_i1_i/113 tmp_i4_i/114 tmp_i7_i/115 tmp_i9/117 tmp_3_i2/121 tmp_3_i5/122 tmp_i_i1/136 tmp_i4_i1/143 tmp_i7_i1/144 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i6/98 tmp_3_i8/99 tmp_3_i6/100 tmp_3_i9/108 tmp_3_i1/109 tmp_3_i3/110 tmp_3_i4/111 tmp_3_i_i/112 tmp_3_i2_i/113 tmp_3_i5_i/114 tmp_3_i8_i/115 tmp_i3/121 tmp_3_i_i1/136 tmp_i1_i1/137 tmp_3_i2_i1/142 tmp_3_i5_i1/143 tmp_3_i8_i1/144 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cosA_half/96 cosB_half/97 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sinA_half/96 sinB_half/97 "/>
</bind>
</comp>

<comp id="111" class="1005" name="reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u2 w_out1 z_out_int "/>
</bind>
</comp>

<comp id="117" class="1005" name="reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2"/>
<pin id="119" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="u2_1 tmp_61 "/>
</bind>
</comp>

<comp id="123" class="1005" name="reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1 w_out2 tmp_60 "/>
</bind>
</comp>

<comp id="130" class="1005" name="reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i7 tmp_i1_i "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i6 tmp_3_i9 tmp_3_i2_i "/>
</bind>
</comp>

<comp id="141" class="1005" name="reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i7 tmp_i8 tmp_i4_i "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i8 tmp_3_i1 tmp_3_i5_i "/>
</bind>
</comp>

<comp id="153" class="1005" name="reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i tmp_i1 tmp_i7_i "/>
</bind>
</comp>

<comp id="159" class="1005" name="reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i6 tmp_3_i3 tmp_3_i8_i "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 tmp_i9 "/>
</bind>
</comp>

<comp id="170" class="1005" name="reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i4 tmp_i3 tmp_3_i_i1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i tmp_3_i2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i tmp_i1_i1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="3"/>
<pin id="190" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_out1 w_out_int "/>
</bind>
</comp>

<comp id="193" class="1005" name="reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i5 tmp_i_i1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="exitcond_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="proc_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="proc_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_to_int_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="3"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_4_to_int/99 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_4_neg_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4_neg/99 "/>
</bind>
</comp>

<comp id="220" class="1004" name="a2_assign_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a2_assign_3/99 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_to_int_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="4"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_to_int/100 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_neg_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_neg/100 "/>
</bind>
</comp>

<comp id="234" class="1004" name="a2_assign_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a2_assign/100 "/>
</bind>
</comp>

<comp id="239" class="1004" name="vy_int_to_int_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vy_int_to_int/108 "/>
</bind>
</comp>

<comp id="242" class="1004" name="vy_int_neg_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="vy_int_neg/108 "/>
</bind>
</comp>

<comp id="248" class="1004" name="vy_int_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vy_int/108 "/>
</bind>
</comp>

<comp id="253" class="1004" name="uy_int_to_int_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="4"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="uy_int_to_int/112 "/>
</bind>
</comp>

<comp id="256" class="1004" name="uy_int_neg_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="uy_int_neg/112 "/>
</bind>
</comp>

<comp id="262" class="1004" name="uy_int_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="uy_int/112 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Val2_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="7"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/136 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Result_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/136 "/>
</bind>
</comp>

<comp id="279" class="1004" name="w_out_1_neg_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="w_out_1_neg/136 "/>
</bind>
</comp>

<comp id="285" class="1004" name="w_out_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="w_out/136 "/>
</bind>
</comp>

<comp id="289" class="1004" name="vw_int_to_int_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="29"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vw_int_to_int/136 "/>
</bind>
</comp>

<comp id="292" class="1004" name="vw_int_neg_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="vw_int_neg/136 "/>
</bind>
</comp>

<comp id="298" class="1004" name="vw_int_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vw_int/136 "/>
</bind>
</comp>

<comp id="302" class="1004" name="w_out_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="7"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_out_3/136 "/>
</bind>
</comp>

<comp id="311" class="1004" name="vw_int_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="29"/>
<pin id="315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vw_int_3/136 "/>
</bind>
</comp>

<comp id="319" class="1004" name="vx_int_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="29"/>
<pin id="322" dir="0" index="2" bw="32" slack="28"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vx_int/136 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Val2_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="4"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_6/136 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/136 "/>
</bind>
</comp>

<comp id="338" class="1004" name="z_out_1_neg_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="z_out_1_neg/136 "/>
</bind>
</comp>

<comp id="344" class="1004" name="z_out_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="z_out/136 "/>
</bind>
</comp>

<comp id="348" class="1004" name="z_out_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="4"/>
<pin id="352" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_out_3/136 "/>
</bind>
</comp>

<comp id="356" class="1004" name="vy_int_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="28"/>
<pin id="359" dir="0" index="2" bw="32" slack="29"/>
<pin id="360" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vy_int_2/136 "/>
</bind>
</comp>

<comp id="362" class="1004" name="vz_int_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="29"/>
<pin id="366" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vz_int/136 "/>
</bind>
</comp>

<comp id="369" class="1005" name="exitcond_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="373" class="1005" name="proc_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="proc_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_62_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="4"/>
<pin id="380" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_63_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2"/>
<pin id="387" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_64_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_65_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="406" class="1005" name="u1_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="u1_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="97"/>
<pin id="413" dir="1" index="1" bw="32" slack="97"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_66_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="96"/>
<pin id="418" dir="1" index="1" bw="32" slack="96"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_67_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="97"/>
<pin id="423" dir="1" index="1" bw="32" slack="97"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_68_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="96"/>
<pin id="428" dir="1" index="1" bw="32" slack="96"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_69_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="117"/>
<pin id="433" dir="1" index="1" bw="32" slack="117"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_70_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="116"/>
<pin id="439" dir="1" index="1" bw="32" slack="116"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_71_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="122"/>
<pin id="444" dir="1" index="1" bw="32" slack="122"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_72_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="121"/>
<pin id="449" dir="1" index="1" bw="32" slack="121"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="452" class="1005" name="cosA_half_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2"/>
<pin id="454" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cosA_half "/>
</bind>
</comp>

<comp id="459" class="1005" name="sinA_half_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sinA_half "/>
</bind>
</comp>

<comp id="466" class="1005" name="cosB_half_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cosB_half "/>
</bind>
</comp>

<comp id="472" class="1005" name="sinB_half_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2"/>
<pin id="474" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sinB_half "/>
</bind>
</comp>

<comp id="478" class="1005" name="a2_assign_3_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_assign_3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="a2_assign_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_assign "/>
</bind>
</comp>

<comp id="488" class="1005" name="vz_int_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vz_int_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="vy_int_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vy_int_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_39_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="4"/>
<pin id="507" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_40_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="4"/>
<pin id="515" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="521" class="1005" name="vy_int_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vy_int "/>
</bind>
</comp>

<comp id="528" class="1005" name="uy_int_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="uy_int "/>
</bind>
</comp>

<comp id="535" class="1005" name="z_out2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="3"/>
<pin id="537" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_out2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_54_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="28"/>
<pin id="542" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_55_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="28"/>
<pin id="547" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_56_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="28"/>
<pin id="552" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_57_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="28"/>
<pin id="557" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="560" class="1005" name="vw_int_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vw_int_3 "/>
</bind>
</comp>

<comp id="566" class="1005" name="vx_int_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vx_int "/>
</bind>
</comp>

<comp id="572" class="1005" name="z_out_3_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="3"/>
<pin id="574" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_out_3 "/>
</bind>
</comp>

<comp id="577" class="1005" name="vy_int_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vy_int_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="vz_int_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="6"/>
<pin id="586" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="vz_int "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_58_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="8"/>
<pin id="592" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp_3_i2_i1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="3"/>
<pin id="597" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3_i2_i1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_i4_i1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="3"/>
<pin id="602" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i4_i1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_3_i5_i1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="3"/>
<pin id="607" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3_i5_i1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_i7_i1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="2"/>
<pin id="612" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i7_i1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_3_i8_i1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="2"/>
<pin id="617" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_i8_i1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_59_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="34" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="106"><net_src comp="81" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="81" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="87" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="120"><net_src comp="91" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="126"><net_src comp="87" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="133"><net_src comp="95" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="138"><net_src comp="99" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="144"><net_src comp="95" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="150"><net_src comp="99" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="156"><net_src comp="95" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="162"><net_src comp="99" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="168"><net_src comp="95" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="173"><net_src comp="99" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="179"><net_src comp="95" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="185"><net_src comp="99" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="191"><net_src comp="87" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="196"><net_src comp="95" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="203"><net_src comp="74" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="74" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="270"><net_src comp="188" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="267" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="271" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="285" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="188" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="316"><net_src comp="271" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="298" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="324"><net_src comp="271" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="319" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="329"><net_src comp="111" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="326" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="330" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="111" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="330" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="330" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="298" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="199" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="205" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="381"><net_src comp="56" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="388"><net_src comp="56" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="395"><net_src comp="56" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="402"><net_src comp="56" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="409"><net_src comp="91" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="414"><net_src comp="56" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="419"><net_src comp="56" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="424"><net_src comp="56" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="429"><net_src comp="56" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="434"><net_src comp="56" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="440"><net_src comp="56" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="445"><net_src comp="56" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="450"><net_src comp="56" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="455"><net_src comp="103" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="462"><net_src comp="107" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="469"><net_src comp="103" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="475"><net_src comp="107" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="481"><net_src comp="220" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="486"><net_src comp="234" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="491"><net_src comp="87" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="495"><net_src comp="488" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="500"><net_src comp="91" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="508"><net_src comp="87" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="516"><net_src comp="91" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="524"><net_src comp="248" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="531"><net_src comp="262" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="538"><net_src comp="87" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="543"><net_src comp="87" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="548"><net_src comp="87" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="553"><net_src comp="87" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="558"><net_src comp="87" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="563"><net_src comp="311" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="569"><net_src comp="319" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="575"><net_src comp="348" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="580"><net_src comp="356" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="587"><net_src comp="362" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="593"><net_src comp="87" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="598"><net_src comp="99" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="603"><net_src comp="95" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="608"><net_src comp="99" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="613"><net_src comp="95" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="618"><net_src comp="99" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="623"><net_src comp="91" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_in_V | {}
	Port: strm_out_V | {136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 }
 - Input state : 
	Port: dut_calc_svd : strm_in_V | {3 4 5 6 15 16 17 18 19 20 21 22 }
	Port: dut_calc_svd : strm_out_V | {}
  - Chain level:
	State 1
	State 2
		exitcond : 1
		proc_1 : 1
		stg_163 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
		cosA_half : 1
		sinA_half : 1
	State 97
		cosB_half : 1
		sinB_half : 1
	State 98
	State 99
		tmp_4_neg : 1
		a2_assign_3 : 1
		tmp_3_i7 : 2
	State 100
		tmp_neg : 1
		a2_assign : 1
		tmp_3_i6 : 2
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
		vy_int_neg : 1
		vy_int : 1
		tmp_3_i9 : 2
	State 109
	State 110
	State 111
	State 112
		uy_int_neg : 1
		uy_int : 1
		tmp_3_i_i : 2
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
		p_Result_s : 1
		w_out_1_neg : 1
		w_out : 1
		vw_int_neg : 1
		vw_int : 1
		w_out_3 : 2
		vw_int_3 : 2
		vx_int : 2
		p_Result_2 : 1
		z_out_1_neg : 1
		z_out : 1
		z_out_3 : 2
		vy_int_2 : 2
		vz_int : 2
		stg_573 : 3
		tmp_i_i1 : 3
		tmp_3_i_i1 : 3
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
		empty_25 : 1
	State 156


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_dut_calc_angle_float_float_s_fu_81 |    39   |  10.997 |   3988  |   5945  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fadd   |                grp_fu_87               |    2    |    0    |   205   |   390   |
|          |                grp_fu_91               |    2    |    0    |   205   |   390   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fmul   |                grp_fu_95               |    3    |    0    |   143   |   321   |
|          |                grp_fu_99               |    3    |    0    |   143   |   321   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            tmp_4_neg_fu_214            |    0    |    0    |    0    |    44   |
|          |             tmp_neg_fu_228             |    0    |    0    |    0    |    44   |
|          |            vy_int_neg_fu_242           |    0    |    0    |    0    |    44   |
|    xor   |            uy_int_neg_fu_256           |    0    |    0    |    0    |    44   |
|          |           w_out_1_neg_fu_279           |    0    |    0    |    0    |    44   |
|          |            vw_int_neg_fu_292           |    0    |    0    |    0    |    44   |
|          |           z_out_1_neg_fu_338           |    0    |    0    |    0    |    44   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             w_out_3_fu_302             |    0    |    0    |    0    |    32   |
|          |             vw_int_3_fu_311            |    0    |    0    |    0    |    32   |
|  select  |              vx_int_fu_319             |    0    |    0    |    0    |    32   |
|          |             z_out_3_fu_348             |    0    |    0    |    0    |    32   |
|          |             vy_int_2_fu_356            |    0    |    0    |    0    |    32   |
|          |              vz_int_fu_362             |    0    |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    add   |              proc_1_fu_205             |    0    |    0    |    0    |    9    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   icmp   |             exitcond_fu_199            |    0    |    0    |    0    |    3    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |             grp_read_fu_56             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   write  |             grp_write_fu_62            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|extractvalue|               grp_fu_103               |    0    |    0    |    0    |    0    |
|          |               grp_fu_107               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
| bitselect|            p_Result_s_fu_271           |    0    |    0    |    0    |    0    |
|          |            p_Result_2_fu_330           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    49   |  10.997 |   4684  |   7879  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|a2_assign_3_reg_478|   32   |
| a2_assign_reg_483 |   32   |
| cosA_half_reg_452 |   32   |
| cosB_half_reg_466 |   32   |
|  exitcond_reg_369 |    1   |
|   proc_1_reg_373  |    9   |
|    proc_reg_70    |    9   |
|      reg_111      |   32   |
|      reg_117      |   32   |
|      reg_123      |   32   |
|      reg_130      |   32   |
|      reg_135      |   32   |
|      reg_141      |   32   |
|      reg_147      |   32   |
|      reg_153      |   32   |
|      reg_159      |   32   |
|      reg_165      |   32   |
|      reg_170      |   32   |
|      reg_176      |   32   |
|      reg_182      |   32   |
|      reg_188      |   32   |
|      reg_193      |   32   |
| sinA_half_reg_459 |   32   |
| sinB_half_reg_472 |   32   |
|   tmp_39_reg_505  |   32   |
|tmp_3_i2_i1_reg_595|   32   |
|tmp_3_i5_i1_reg_605|   32   |
|tmp_3_i8_i1_reg_615|   32   |
|   tmp_40_reg_513  |   32   |
|   tmp_54_reg_540  |   32   |
|   tmp_55_reg_545  |   32   |
|   tmp_56_reg_550  |   32   |
|   tmp_57_reg_555  |   32   |
|   tmp_58_reg_590  |   32   |
|   tmp_59_reg_620  |   32   |
|   tmp_62_reg_378  |   32   |
|   tmp_63_reg_385  |   32   |
|   tmp_64_reg_392  |   32   |
|   tmp_65_reg_399  |   32   |
|   tmp_66_reg_416  |   32   |
|   tmp_67_reg_421  |   32   |
|   tmp_68_reg_426  |   32   |
|   tmp_69_reg_431  |   32   |
|   tmp_70_reg_437  |   32   |
|   tmp_71_reg_442  |   32   |
|   tmp_72_reg_447  |   32   |
| tmp_i4_i1_reg_600 |   32   |
| tmp_i7_i1_reg_610 |   32   |
|    tmp_reg_411    |   32   |
|    u1_1_reg_406   |   32   |
|   uy_int_reg_528  |   32   |
|  vw_int_3_reg_560 |   32   |
|   vx_int_reg_566  |   32   |
|  vy_int_1_reg_497 |   32   |
|  vy_int_2_reg_577 |   32   |
|   vy_int_reg_521  |   32   |
|  vz_int_1_reg_488 |   32   |
|   vz_int_reg_584  |   32   |
|   z_out2_reg_535  |   32   |
|  z_out_3_reg_572  |   32   |
+-------------------+--------+
|       Total       |  1843  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|             grp_write_fu_62            |  p2  |  18  |  32  |   576  ||   160   |
| grp_dut_calc_angle_float_float_s_fu_81 |  p1  |   2  |  32  |   64   ||    32   |
| grp_dut_calc_angle_float_float_s_fu_81 |  p2  |   2  |  32  |   64   ||    32   |
|                grp_fu_87               |  p0  |  10  |  32  |   320  ||    64   |
|                grp_fu_87               |  p1  |  12  |  32  |   384  ||    96   |
|                grp_fu_91               |  p0  |   5  |  32  |   160  ||    32   |
|                grp_fu_91               |  p1  |   6  |  32  |   192  ||    32   |
|                grp_fu_95               |  p0  |  12  |  32  |   384  ||    96   |
|                grp_fu_95               |  p1  |  12  |  32  |   384  ||    96   |
|                grp_fu_99               |  p0  |  12  |  32  |   384  ||    96   |
|                grp_fu_99               |  p1  |  13  |  32  |   416  ||    96   |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |  3328  ||  23.269 ||   832   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   49   |   10   |  4684  |  7879  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   832  |
|  Register |    -   |    -   |  1843  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   49   |   34   |  6527  |  8711  |
+-----------+--------+--------+--------+--------+
