{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517847546544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517847546545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 17:19:06 2018 " "Processing started: Mon Feb  5 17:19:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517847546545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847546545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847546545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517847547045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517847547045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554541 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc3Bit-Behavioral " "Found design unit 1: Inc3Bit-Behavioral" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554547 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc3Bit " "Found entity 1: Inc3Bit" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RISCV-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV-1 " "Found entity 1: RISCV-1" {  } { { "RISCV-1.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554557 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/constants.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554562 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1517847554567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554568 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodeStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodeStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStage-Behavioral " "Found design unit 1: DecodeStage-Behavioral" {  } { { "DecodeStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554573 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "DecodeStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExecuteStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ExecuteStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecuteStage-Behavioral " "Found design unit 1: ExecuteStage-Behavioral" {  } { { "ExecuteStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554578 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecuteStage " "Found entity 1: ExecuteStage" {  } { { "ExecuteStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemStage-Behavioral " "Found design unit 1: MemStage-Behavioral" {  } { { "MemStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554583 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemStage " "Found entity 1: MemStage" {  } { { "MemStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward-Behavioral " "Found design unit 1: Forward-Behavioral" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FetchStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FetchStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchStage-Behavioral " "Found design unit 1: FetchStage-Behavioral" {  } { { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554593 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-Behavioral " "Found design unit 1: Fetch-Behavioral" {  } { { "Fetch.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "Memory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Memory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemMux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemMux-Behavioral " "Found design unit 1: MemMux-Behavioral" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554609 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemMux " "Found entity 1: MemMux" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-Behavioral " "Found design unit 1: SRAMController-Behavioral" {  } { { "SRAMController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554615 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554620 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSeg-Behavioral " "Found design unit 1: SevenSeg-Behavioral" {  } { { "SevenSeg.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554626 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.bdf 1 1 " "Found 1 design units, including 1 entities, in source file core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusController-Behavioral " "Found design unit 1: BusController-Behavioral" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554638 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusController " "Found entity 1: BusController" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "node.bdf " "Can't analyze file -- file node.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517847554639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node-Behavioral " "Found design unit 1: node-Behavioral" {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554644 ""} { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cluster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cluster-Behavioral " "Found design unit 1: cluster-Behavioral" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554649 ""} { "Info" "ISGN_ENTITY_NAME" "1 cluster " "Found entity 1: cluster" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusReader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusReader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusReader-Behavioral " "Found design unit 1: BusReader-Behavioral" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554654 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusReader " "Found entity 1: BusReader" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusSync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusSync-Behavioral " "Found design unit 1: BusSync-Behavioral" {  } { { "BusSync.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusSync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554659 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusSync " "Found entity 1: BusSync" {  } { { "BusSync.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusSync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmioController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mmioController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmioController-Behavioral " "Found design unit 1: mmioController-Behavioral" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554664 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmioController " "Found entity 1: mmioController" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memALU-Behavioral " "Found design unit 1: memALU-Behavioral" {  } { { "memALU.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/memALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554669 ""} { "Info" "ISGN_ENTITY_NAME" "1 memALU " "Found entity 1: memALU" {  } { { "memALU.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/memALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_buffer-Behavioral " "Found design unit 1: write_buffer-Behavioral" {  } { { "write_buffer.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/write_buffer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554674 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_buffer " "Found entity 1: write_buffer" {  } { { "write_buffer.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/write_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_controller-Behavioral " "Found design unit 1: led_controller-Behavioral" {  } { { "led_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/led_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554679 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_controller " "Found entity 1: led_controller" {  } { { "led_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/led_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_controller-Behavioral " "Found design unit 1: switch_controller-Behavioral" {  } { { "switch_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/switch_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554684 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_controller " "Found entity 1: switch_controller" {  } { { "switch_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/switch_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_controller.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554692 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example-behavior " "Found design unit 1: lcd_example-behavior" {  } { { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554697 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example " "Found entity 1: lcd_example" {  } { { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847554697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517847554807 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SRAMControllerOnBus.vhd 2 1 " "Using design file SRAMControllerOnBus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMControllerOnBus-Behavioral " "Found design unit 1: SRAMControllerOnBus-Behavioral" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554828 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMControllerOnBus " "Found entity 1: SRAMControllerOnBus" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847554828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517847554828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMControllerOnBus SRAMControllerOnBus:inst3 " "Elaborating entity \"SRAMControllerOnBus\" for hierarchy \"SRAMControllerOnBus:inst3\"" {  } { { "multicore.bdf" "inst3" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 584 656 928 856 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847554829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster cluster:clusterInstance " "Elaborating entity \"cluster\" for hierarchy \"cluster:clusterInstance\"" {  } { { "multicore.bdf" "clusterInstance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 440 656 840 552 "clusterInstance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847554881 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRst cluster.vhd(109) " "VHDL Process Statement warning at cluster.vhd(109): signal \"nRst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847554884 "|multicore|cluster:clusterInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\"" {  } { { "cluster.vhd" "\\nodeCluster:0:firstNode:n0" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847554898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance " "Elaborating entity \"InstructionMemory\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\"" {  } { { "node.vhd" "memInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847554919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "altsyncram_component" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847554960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847554970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./app/main.hex " "Parameter \"init_file\" = \"./app/main.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847554971 ""}  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517847554971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12s3 " "Found entity 1: altsyncram_12s3" {  } { { "db/altsyncram_12s3.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_12s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847555010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847555010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_12s3 cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_12s3:auto_generated " "Elaborating entity \"altsyncram_12s3\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_12s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance " "Elaborating entity \"core\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\"" {  } { { "node.vhd" "coreInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555063 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MemStage inst4 " "Block or symbol \"MemStage\" of instance \"inst4\" overlaps another block or symbol" {  } { { "core.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 4512 4760 840 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1517847555069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ExecuteStage:inst3 " "Elaborating entity \"ExecuteStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ExecuteStage:inst3\"" {  } { { "core.bdf" "inst3" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 3208 3464 1032 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|decode:dec\"" {  } { { "core.bdf" "dec" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 2208 2440 968 "dec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|DecodeStage:inst2 " "Elaborating entity \"DecodeStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|DecodeStage:inst2\"" {  } { { "core.bdf" "inst2" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 1968 2192 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALUTest.vhd 2 1 " "Using design file ALUTest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUTest-Behavioral " "Found design unit 1: ALUTest-Behavioral" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847555142 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Found entity 1: ALUTest" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847555142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517847555142 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "SHIFT_LEFT 1 UNSIGNED SIGNED UNSIGNED ALUTest.vhd(71) " "VHDL type inferencing warning at ALUTest.vhd(71): two visible identifiers match \"SHIFT_LEFT\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 71 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555143 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "SHIFT_LEFT 1 UNSIGNED SIGNED UNSIGNED ALUTest.vhd(74) " "VHDL type inferencing warning at ALUTest.vhd(74): two visible identifiers match \"SHIFT_LEFT\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 74 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUTest cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ALUTest:alu " "Elaborating entity \"ALUTest\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ALUTest:alu\"" {  } { { "core.bdf" "alu" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 3832 4088 936 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555143 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(53) " "VHDL Process Statement warning at ALUTest.vhd(53): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555144 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemAccessI ALUTest.vhd(67) " "VHDL Process Statement warning at ALUTest.vhd(67): signal \"MemAccessI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555145 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(87) " "VHDL Process Statement warning at ALUTest.vhd(87): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555145 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(107) " "VHDL Process Statement warning at ALUTest.vhd(107): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555145 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(124) " "VHDL Process Statement warning at ALUTest.vhd(124): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555146 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(126) " "VHDL Process Statement warning at ALUTest.vhd(126): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555146 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(134) " "VHDL Process Statement warning at ALUTest.vhd(134): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555146 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(138) " "VHDL Process Statement warning at ALUTest.vhd(138): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555147 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNext ALUTest.vhd(139) " "VHDL Process Statement warning at ALUTest.vhd(139): signal \"PCNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555147 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNext ALUTest.vhd(143) " "VHDL Process Statement warning at ALUTest.vhd(143): signal \"PCNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555147 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(144) " "VHDL Process Statement warning at ALUTest.vhd(144): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555147 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|mux:inst " "Elaborating entity \"mux\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|mux:inst\"" {  } { { "core.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 592 3592 3784 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Fetch:inst7 " "Elaborating entity \"Fetch\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Fetch:inst7\"" {  } { { "core.bdf" "inst7" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 680 1296 1536 824 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|FetchStage:inst6 " "Elaborating entity \"FetchStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|FetchStage:inst6\"" {  } { { "core.bdf" "inst6" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 696 1048 1232 808 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Forward:inst5 " "Elaborating entity \"Forward\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Forward:inst5\"" {  } { { "core.bdf" "inst5" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 448 2896 3160 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555185 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestWrEn_MEM Forward.vhd(38) " "VHDL Process Statement warning at Forward.vhd(38): signal \"DestWrEn_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555186 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestData_MEM Forward.vhd(39) " "VHDL Process Statement warning at Forward.vhd(39): signal \"DestData_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555186 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestWrEn_MEM Forward.vhd(46) " "VHDL Process Statement warning at Forward.vhd(46): signal \"DestWrEn_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555186 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestData_MEM Forward.vhd(47) " "VHDL Process Statement warning at Forward.vhd(47): signal \"DestData_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555186 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemStage:inst4 " "Elaborating entity \"MemStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemStage:inst4\"" {  } { { "core.bdf" "inst4" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 4512 4760 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemMux cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemMux:inst9 " "Elaborating entity \"MemMux\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemMux:inst9\"" {  } { { "core.bdf" "inst9" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 680 4824 5064 824 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555203 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FunctI MemMux.vhd(23) " "VHDL Process Statement warning at MemMux.vhd(23): signal \"FunctI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555204 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(25) " "VHDL Process Statement warning at MemMux.vhd(25): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555204 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(26) " "VHDL Process Statement warning at MemMux.vhd(26): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555204 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(28) " "VHDL Process Statement warning at MemMux.vhd(28): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555204 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(31) " "VHDL Process Statement warning at MemMux.vhd(31): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555205 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(32) " "VHDL Process Statement warning at MemMux.vhd(32): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555205 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(34) " "VHDL Process Statement warning at MemMux.vhd(34): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555205 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(36) " "VHDL Process Statement warning at MemMux.vhd(36): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555205 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(37) " "VHDL Process Statement warning at MemMux.vhd(37): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555205 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(38) " "VHDL Process Statement warning at MemMux.vhd(38): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555205 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(39) " "VHDL Process Statement warning at MemMux.vhd(39): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555205 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FunctI MemMux.vhd(42) " "VHDL Process Statement warning at MemMux.vhd(42): signal \"FunctI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555205 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "RegSet.vhd 2 1 " "Using design file RegSet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSet-Behavioral " "Found design unit 1: RegSet-Behavioral" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847555231 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSet " "Found entity 1: RegSet" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847555231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517847555231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSet cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|RegSet:registers " "Elaborating entity \"RegSet\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|RegSet:registers\"" {  } { { "core.bdf" "registers" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 448 2520 2752 624 "registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mhartid RegSet.vhd(49) " "VHDL Process Statement warning at RegSet.vhd(49): signal \"mhartid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555233 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|RegSet:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers RegSet.vhd(61) " "VHDL Process Statement warning at RegSet.vhd(61): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555248 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|RegSet:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers RegSet.vhd(62) " "VHDL Process Statement warning at RegSet.vhd(62): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555249 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|RegSet:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_buffer cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|write_buffer:writeBufferInstance " "Elaborating entity \"write_buffer\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|write_buffer:writeBufferInstance\"" {  } { { "node.vhd" "writeBufferInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555548 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(170) " "VHDL Process Statement warning at BusController.vhd(170): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555553 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:1:normalNode:n1 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:1:normalNode:n1\"" {  } { { "cluster.vhd" "\\nodeCluster:1:normalNode:n1" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:1:normalNode:n1\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:1:normalNode:n1\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555634 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(170) " "VHDL Process Statement warning at BusController.vhd(170): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555638 "|multicore|cluster:clusterInstance|node:\nodeCluster:1:normalNode:n1|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:2:normalNode:n1 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:2:normalNode:n1\"" {  } { { "cluster.vhd" "\\nodeCluster:2:normalNode:n1" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:2:normalNode:n1\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:2:normalNode:n1\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555716 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(170) " "VHDL Process Statement warning at BusController.vhd(170): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555720 "|multicore|cluster:clusterInstance|node:\nodeCluster:2:normalNode:n1|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:3:lastNode:n2 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:3:lastNode:n2\"" {  } { { "cluster.vhd" "\\nodeCluster:3:lastNode:n2" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:3:lastNode:n2\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:3:lastNode:n2\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(170) " "VHDL Process Statement warning at BusController.vhd(170): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555803 "|multicore|cluster:clusterInstance|node:\nodeCluster:3:lastNode:n2|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmioController mmioController:inst4 " "Elaborating entity \"mmioController\" for hierarchy \"mmioController:inst4\"" {  } { { "multicore.bdf" "inst4" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 288 656 888 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_controller switch_controller:switch_controller_instance " "Elaborating entity \"switch_controller\" for hierarchy \"switch_controller:switch_controller_instance\"" {  } { { "multicore.bdf" "switch_controller_instance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 888 1552 1720 1000 "switch_controller_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memALU memALU:inst5 " "Elaborating entity \"memALU\" for hierarchy \"memALU:inst5\"" {  } { { "multicore.bdf" "inst5" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 784 992 1176 896 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example lcd_example:inst " "Elaborating entity \"lcd_example\" for hierarchy \"lcd_example:inst\"" {  } { { "multicore.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 744 1552 1744 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555909 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lcd_in lcd_example.vhd(40) " "VHDL Signal Declaration warning at lcd_example.vhd(40): used explicit default value for signal \"lcd_in\" because signal was never assigned a value" {  } { { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1517847555910 "|multicore|lcd_example:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRst lcd_example.vhd(73) " "VHDL Process Statement warning at lcd_example.vhd(73): signal \"nRst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517847555910 "|multicore|lcd_example:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_example:inst\|lcd_controller:dut " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_example:inst\|lcd_controller:dut\"" {  } { { "lcd_example.vhd" "dut" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555940 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lcd_in lcd_controller.vhd(61) " "VHDL Signal Declaration warning at lcd_controller.vhd(61): used explicit default value for signal \"lcd_in\" because signal was never assigned a value" {  } { { "lcd_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_controller.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1517847555941 "|multicore|lcd_example:inst|lcd_controller:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:SevenSegInstance0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:SevenSegInstance0\"" {  } { { "multicore.bdf" "SevenSegInstance0" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 288 1552 1728 400 "SevenSegInstance0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:led_controllerInstance1 " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:led_controllerInstance1\"" {  } { { "multicore.bdf" "led_controllerInstance1" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 624 1552 1728 736 "led_controllerInstance1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:led_controllerInstance0 " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:led_controllerInstance0\"" {  } { { "multicore.bdf" "led_controllerInstance0" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 512 1552 1728 624 "led_controllerInstance0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug debug:debugInstance " "Elaborating entity \"debug\" for hierarchy \"debug:debugInstance\"" {  } { { "multicore.bdf" "debugInstance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { -32 1544 1880 96 "debugInstance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusReader debug:debugInstance\|BusReader:inst " "Elaborating entity \"BusReader\" for hierarchy \"debug:debugInstance\|BusReader:inst\"" {  } { { "debug.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/debug.bdf" { { 400 1720 1896 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_busData BusReader.vhd(17) " "Verilog HDL or VHDL warning at BusReader.vhd(17): object \"signal_busData\" assigned a value but never read" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517847555987 "|multicore|debug:debugInstance|BusReader:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_busAddress BusReader.vhd(18) " "Verilog HDL or VHDL warning at BusReader.vhd(18): object \"signal_busAddress\" assigned a value but never read" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517847555987 "|multicore|debug:debugInstance|BusReader:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_busCtrl BusReader.vhd(19) " "Verilog HDL or VHDL warning at BusReader.vhd(19): object \"signal_busCtrl\" assigned a value but never read" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517847555987 "|multicore|debug:debugInstance|BusReader:inst"}
{ "Warning" "WSGN_EMPTY_SHELL" "BusReader " "Entity \"BusReader\" contains only dangling pins" {  } { { "debug.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/debug.bdf" { { 400 1720 1896 544 "inst" "" } } } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1517847555989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusSync debug:debugInstance\|BusSync:inst1 " "Elaborating entity \"BusSync\" for hierarchy \"debug:debugInstance\|BusSync:inst1\"" {  } { { "debug.bdf" "inst1" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/debug.bdf" { { 400 1416 1672 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847555994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e424 " "Found entity 1: altsyncram_e424" {  } { { "db/altsyncram_e424.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_e424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847558291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847558291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847558527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847558527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847558578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847558578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hii " "Found entity 1: cntr_hii" {  } { { "db/cntr_hii.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_hii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847558656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847558656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847558694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847558694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847558745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847558745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847559041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847559041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847559080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847559080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847559130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847559130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847559169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847559169 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847559756 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517847559892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.05.17:19:22 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl " "2018.02.05.17:19:22 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847562898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847564481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847564588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847565135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847565215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847565296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847565391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847565395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847565396 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517847566090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8ecfd4c3/alt_sld_fab.v" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847566276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847566276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847566341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847566341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847566345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847566345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847566399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847566399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847566468 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847566468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847566468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517847566524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847566524 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[0\]~0 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[0\]~0\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[1\]~1 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[1\]~1\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[2\]~2 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[2\]~2\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[3\]~3 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[3\]~3\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[4\]~4 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[4\]~4\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[5\]~5 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[5\]~5\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[6\]~6 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[6\]~6\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[7\]~7 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[7\]~7\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[8\]~8 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[8\]~8\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[9\]~9 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[9\]~9\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[10\]~10 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[10\]~10\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[11\]~11 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[11\]~11\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[12\]~12 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[12\]~12\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[13\]~13 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[13\]~13\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[14\]~14 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[14\]~14\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[15\]~15 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[15\]~15\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517847568663 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1517847568663 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1517847588728 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[0\] debug:debugInstance\|BusSync:inst1\|busAddressO\[0\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[0\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[0\] debug:debugInstance\|BusSync:inst1\|busAddressO\[0\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[0\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[10\] debug:debugInstance\|BusSync:inst1\|busAddressO\[10\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[10\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[10\] debug:debugInstance\|BusSync:inst1\|busAddressO\[10\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[10\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[11\] debug:debugInstance\|BusSync:inst1\|busAddressO\[11\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[11\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[11\] debug:debugInstance\|BusSync:inst1\|busAddressO\[11\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[11\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[12\] debug:debugInstance\|BusSync:inst1\|busAddressO\[12\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[12\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[12\] debug:debugInstance\|BusSync:inst1\|busAddressO\[12\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[12\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[13\] debug:debugInstance\|BusSync:inst1\|busAddressO\[13\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[13\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[13\] debug:debugInstance\|BusSync:inst1\|busAddressO\[13\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[13\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[14\] debug:debugInstance\|BusSync:inst1\|busAddressO\[14\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[14\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[14\] debug:debugInstance\|BusSync:inst1\|busAddressO\[14\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[14\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[15\] debug:debugInstance\|BusSync:inst1\|busAddressO\[15\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[15\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[15\] debug:debugInstance\|BusSync:inst1\|busAddressO\[15\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[15\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[16\] debug:debugInstance\|BusSync:inst1\|busAddressO\[16\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[16\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[16\] debug:debugInstance\|BusSync:inst1\|busAddressO\[16\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[16\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[17\] debug:debugInstance\|BusSync:inst1\|busAddressO\[17\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[17\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[17\] debug:debugInstance\|BusSync:inst1\|busAddressO\[17\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[17\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[18\] debug:debugInstance\|BusSync:inst1\|busAddressO\[18\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[18\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[18\] debug:debugInstance\|BusSync:inst1\|busAddressO\[18\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[18\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[19\] debug:debugInstance\|BusSync:inst1\|busAddressO\[19\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[19\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[19\] debug:debugInstance\|BusSync:inst1\|busAddressO\[19\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[19\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[1\] debug:debugInstance\|BusSync:inst1\|busAddressO\[1\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[1\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[1\] debug:debugInstance\|BusSync:inst1\|busAddressO\[1\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[1\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[20\] debug:debugInstance\|BusSync:inst1\|busAddressO\[20\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[20\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[20\] debug:debugInstance\|BusSync:inst1\|busAddressO\[20\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[20\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[21\] debug:debugInstance\|BusSync:inst1\|busAddressO\[21\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[21\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[21\] debug:debugInstance\|BusSync:inst1\|busAddressO\[21\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[21\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[22\] debug:debugInstance\|BusSync:inst1\|busAddressO\[22\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[22\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[22\] debug:debugInstance\|BusSync:inst1\|busAddressO\[22\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[22\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[23\] debug:debugInstance\|BusSync:inst1\|busAddressO\[23\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[23\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[23\] debug:debugInstance\|BusSync:inst1\|busAddressO\[23\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[23\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[24\] debug:debugInstance\|BusSync:inst1\|busAddressO\[24\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[24\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[24\] debug:debugInstance\|BusSync:inst1\|busAddressO\[24\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[24\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[25\] debug:debugInstance\|BusSync:inst1\|busAddressO\[25\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[25\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[25\] debug:debugInstance\|BusSync:inst1\|busAddressO\[25\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[25\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[26\] debug:debugInstance\|BusSync:inst1\|busAddressO\[26\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[26\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[26\] debug:debugInstance\|BusSync:inst1\|busAddressO\[26\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[26\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[27\] debug:debugInstance\|BusSync:inst1\|busAddressO\[27\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[27\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[27\] debug:debugInstance\|BusSync:inst1\|busAddressO\[27\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[27\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[28\] debug:debugInstance\|BusSync:inst1\|busAddressO\[28\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[28\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[28\] debug:debugInstance\|BusSync:inst1\|busAddressO\[28\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[28\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[29\] debug:debugInstance\|BusSync:inst1\|busAddressO\[29\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[29\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[29\] debug:debugInstance\|BusSync:inst1\|busAddressO\[29\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[29\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[2\] debug:debugInstance\|BusSync:inst1\|busAddressO\[2\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[2\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[2\] debug:debugInstance\|BusSync:inst1\|busAddressO\[2\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[2\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[30\] debug:debugInstance\|BusSync:inst1\|busAddressO\[30\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[30\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[30\] debug:debugInstance\|BusSync:inst1\|busAddressO\[30\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[30\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[31\] debug:debugInstance\|BusSync:inst1\|busAddressO\[31\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[31\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[31\] debug:debugInstance\|BusSync:inst1\|busAddressO\[31\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[31\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[3\] debug:debugInstance\|BusSync:inst1\|busAddressO\[3\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[3\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[3\] debug:debugInstance\|BusSync:inst1\|busAddressO\[3\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[3\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[4\] debug:debugInstance\|BusSync:inst1\|busAddressO\[4\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[4\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[4\] debug:debugInstance\|BusSync:inst1\|busAddressO\[4\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[4\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[5\] debug:debugInstance\|BusSync:inst1\|busAddressO\[5\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[5\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[5\] debug:debugInstance\|BusSync:inst1\|busAddressO\[5\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[5\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[6\] debug:debugInstance\|BusSync:inst1\|busAddressO\[6\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[6\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[6\] debug:debugInstance\|BusSync:inst1\|busAddressO\[6\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[6\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[7\] debug:debugInstance\|BusSync:inst1\|busAddressO\[7\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[7\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[7\] debug:debugInstance\|BusSync:inst1\|busAddressO\[7\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[7\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[8\] debug:debugInstance\|BusSync:inst1\|busAddressO\[8\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[8\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[8\] debug:debugInstance\|BusSync:inst1\|busAddressO\[8\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[8\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[9\] debug:debugInstance\|BusSync:inst1\|busAddressO\[9\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[9\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[9\] debug:debugInstance\|BusSync:inst1\|busAddressO\[9\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[9\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517847589062 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1517847589062 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[0\] debug:debugInstance\|BusSync:inst1\|busAddressO\[0\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[0\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[10\] debug:debugInstance\|BusSync:inst1\|busAddressO\[10\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[10\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[11\] debug:debugInstance\|BusSync:inst1\|busAddressO\[11\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[11\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[12\] debug:debugInstance\|BusSync:inst1\|busAddressO\[12\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[12\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[13\] debug:debugInstance\|BusSync:inst1\|busAddressO\[13\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[13\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[14\] debug:debugInstance\|BusSync:inst1\|busAddressO\[14\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[14\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[15\] debug:debugInstance\|BusSync:inst1\|busAddressO\[15\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[15\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[16\] debug:debugInstance\|BusSync:inst1\|busAddressO\[16\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[16\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[17\] debug:debugInstance\|BusSync:inst1\|busAddressO\[17\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[17\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[18\] debug:debugInstance\|BusSync:inst1\|busAddressO\[18\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[18\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[19\] debug:debugInstance\|BusSync:inst1\|busAddressO\[19\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[19\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[1\] debug:debugInstance\|BusSync:inst1\|busAddressO\[1\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[1\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[20\] debug:debugInstance\|BusSync:inst1\|busAddressO\[20\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[20\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[21\] debug:debugInstance\|BusSync:inst1\|busAddressO\[21\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[21\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[22\] debug:debugInstance\|BusSync:inst1\|busAddressO\[22\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[22\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[23\] debug:debugInstance\|BusSync:inst1\|busAddressO\[23\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[23\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[24\] debug:debugInstance\|BusSync:inst1\|busAddressO\[24\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[24\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[25\] debug:debugInstance\|BusSync:inst1\|busAddressO\[25\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[25\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[26\] debug:debugInstance\|BusSync:inst1\|busAddressO\[26\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[26\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[27\] debug:debugInstance\|BusSync:inst1\|busAddressO\[27\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[27\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[28\] debug:debugInstance\|BusSync:inst1\|busAddressO\[28\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[28\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[29\] debug:debugInstance\|BusSync:inst1\|busAddressO\[29\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[29\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[2\] debug:debugInstance\|BusSync:inst1\|busAddressO\[2\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[2\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[30\] debug:debugInstance\|BusSync:inst1\|busAddressO\[30\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[30\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[31\] debug:debugInstance\|BusSync:inst1\|busAddressO\[31\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[31\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[3\] debug:debugInstance\|BusSync:inst1\|busAddressO\[3\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[3\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[4\] debug:debugInstance\|BusSync:inst1\|busAddressO\[4\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[4\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[5\] debug:debugInstance\|BusSync:inst1\|busAddressO\[5\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[5\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[6\] debug:debugInstance\|BusSync:inst1\|busAddressO\[6\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[6\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[7\] debug:debugInstance\|BusSync:inst1\|busAddressO\[7\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[7\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[8\] debug:debugInstance\|BusSync:inst1\|busAddressO\[8\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[8\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[9\] debug:debugInstance\|BusSync:inst1\|busAddressO\[9\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[9\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[0\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[0\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[0\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[10\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[10\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[10\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[11\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[11\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[11\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[12\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[12\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[12\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[13\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[13\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[13\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[14\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[14\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[14\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[15\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[15\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[15\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[16\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[16\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[16\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[17\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[17\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[17\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[18\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[18\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[18\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[19\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[19\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[19\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[1\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[1\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[1\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[20\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[20\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[20\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[21\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[21\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[21\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[22\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[22\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[22\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[23\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[23\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[23\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[24\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[24\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[24\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[25\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[25\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[25\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[26\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[26\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[26\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[27\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[27\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[27\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[28\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[28\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[28\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[29\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[29\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[29\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[2\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[2\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[2\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[30\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[30\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[30\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[31\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[31\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[31\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[3\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[3\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[3\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[4\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[4\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[4\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[5\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[5\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[5\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[6\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[6\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[6\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[7\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[7\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[7\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[8\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[8\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[8\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[9\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[9\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[9\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[0\] debug:debugInstance\|BusSync:inst1\|busDataO\[0\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[0\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[10\] debug:debugInstance\|BusSync:inst1\|busDataO\[10\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[10\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[11\] debug:debugInstance\|BusSync:inst1\|busDataO\[11\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[11\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[12\] debug:debugInstance\|BusSync:inst1\|busDataO\[12\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[12\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[13\] debug:debugInstance\|BusSync:inst1\|busDataO\[13\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[13\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[14\] debug:debugInstance\|BusSync:inst1\|busDataO\[14\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[14\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[15\] debug:debugInstance\|BusSync:inst1\|busDataO\[15\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[15\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[16\] debug:debugInstance\|BusSync:inst1\|busDataO\[16\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[16\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[17\] debug:debugInstance\|BusSync:inst1\|busDataO\[17\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[17\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[18\] debug:debugInstance\|BusSync:inst1\|busDataO\[18\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[18\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[19\] debug:debugInstance\|BusSync:inst1\|busDataO\[19\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[19\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[1\] debug:debugInstance\|BusSync:inst1\|busDataO\[1\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[1\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[20\] debug:debugInstance\|BusSync:inst1\|busDataO\[20\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[20\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[21\] debug:debugInstance\|BusSync:inst1\|busDataO\[21\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[21\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[22\] debug:debugInstance\|BusSync:inst1\|busDataO\[22\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[22\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[23\] debug:debugInstance\|BusSync:inst1\|busDataO\[23\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[23\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[24\] debug:debugInstance\|BusSync:inst1\|busDataO\[24\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[24\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[25\] debug:debugInstance\|BusSync:inst1\|busDataO\[25\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[25\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[26\] debug:debugInstance\|BusSync:inst1\|busDataO\[26\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[26\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[27\] debug:debugInstance\|BusSync:inst1\|busDataO\[27\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[27\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[28\] debug:debugInstance\|BusSync:inst1\|busDataO\[28\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[28\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[29\] debug:debugInstance\|BusSync:inst1\|busDataO\[29\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[29\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[2\] debug:debugInstance\|BusSync:inst1\|busDataO\[2\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[2\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[30\] debug:debugInstance\|BusSync:inst1\|busDataO\[30\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[30\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[31\] debug:debugInstance\|BusSync:inst1\|busDataO\[31\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[31\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[3\] debug:debugInstance\|BusSync:inst1\|busDataO\[3\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[3\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[4\] debug:debugInstance\|BusSync:inst1\|busDataO\[4\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[4\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[5\] debug:debugInstance\|BusSync:inst1\|busDataO\[5\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[5\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[6\] debug:debugInstance\|BusSync:inst1\|busDataO\[6\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[6\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[7\] debug:debugInstance\|BusSync:inst1\|busDataO\[7\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[7\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[8\] debug:debugInstance\|BusSync:inst1\|busDataO\[8\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[8\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[9\] debug:debugInstance\|BusSync:inst1\|busDataO\[9\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[9\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517847589110 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1517847589110 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 19 -1 0 } } { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 20 -1 0 } } { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 109 -1 0 } } { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 40 -1 0 } } { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 23 -1 0 } } { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 73 -1 0 } } { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1517847589322 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1517847589323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 720 1000 1176 736 "SRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517847600609 "|multicore|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 768 1784 1960 784 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517847600609 "|multicore|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 832 1784 1960 848 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517847600609 "|multicore|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1517847600609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847601441 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517847617750 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 667 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 667 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1517847620347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517847620884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517847620884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30162 " "Implemented 30162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517847623005 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517847623005 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1517847623005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29556 " "Implemented 29556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517847623005 ""} { "Info" "ICUT_CUT_TM_RAMS" "445 " "Implemented 445 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1517847623005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517847623005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 235 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 235 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1601 " "Peak virtual memory: 1601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517847623116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 17:20:23 2018 " "Processing ended: Mon Feb  5 17:20:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517847623116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517847623116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517847623116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517847623116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1517847624043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517847624045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 17:20:23 2018 " "Processing started: Mon Feb  5 17:20:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517847624045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1517847624045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCV-1 -c RISCV-1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1517847624045 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1517847624077 ""}
{ "Info" "0" "" "Project  = RISCV-1" {  } {  } 0 0 "Project  = RISCV-1" 0 0 "Fitter" 0 0 1517847624078 ""}
{ "Info" "0" "" "Revision = RISCV-1" {  } {  } 0 0 "Revision = RISCV-1" 0 0 "Fitter" 0 0 1517847624078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1517847624400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1517847624401 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV-1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RISCV-1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1517847624585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517847624613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517847624613 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_12s3:auto_generated\|ram_block1a24 " "Atom \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_12s3:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1517847624665 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|InstructionMemory:memInstance|altsyncram:altsyncram_component|altsyncram_12s3:auto_generated|ram_block1a24"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1517847624665 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1517847625205 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517847625864 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1517847625864 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 57744 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517847625907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 57746 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517847625907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 57748 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517847625907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 57750 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517847625907 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1517847625907 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1517847625920 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1517847631274 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517847635720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517847635720 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517847635720 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1517847635720 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1517847635865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 4 CLOCK2_50 port " "Ignored filter at DE2_115.sdc(4): CLOCK2_50 could not be matched with a port" {  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1517847635866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1517847635867 ""}  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1517847635867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 5 CLOCK3_50 port " "Ignored filter at DE2_115.sdc(5): CLOCK3_50 could not be matched with a port" {  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1517847635867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1517847635867 ""}  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1517847635867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1517847635867 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1517847636136 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1517847636143 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517847636143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517847636143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517847636143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517847636143 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1517847636143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517847640113 ""}  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 480 288 456 496 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 57716 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517847640113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517847640113 ""}  } { { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 39888 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517847640113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517847640113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 47602 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517847640113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 47627 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517847640113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 40776 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517847640113 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517847640113 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 870 -1 0 } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 43958 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517847640113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1517847642942 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517847643004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517847643007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517847643074 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 43995 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1517847643257 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1517847643300 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1517847643300 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1517847643300 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517847643300 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1517847643414 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1517847643414 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1517847643469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1517847647071 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Block RAM " "Packed 128 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1517847647132 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "35 I/O Input Buffer " "Packed 35 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1517847647132 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "133 I/O Output Buffer " "Packed 133 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1517847647132 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1517847647132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1517847647132 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1517847653299 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1517847653299 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517847653307 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1517847653351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1517847657250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517847664413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1517847664687 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1517847725287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:01 " "Fitter placement operations ending: elapsed time is 00:01:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517847725287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1517847729448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X23_Y37 X33_Y48 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48" {  } { { "loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48"} { { 12 { 0 ""} 23 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1517847747069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1517847747069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1517847765510 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1517847765510 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1517847765510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517847765514 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 22.49 " "Total time spent on timing analysis during the Fitter is 22.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1517847766465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517847766755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517847768955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517847768970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517847771169 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517847776974 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1517847783881 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 329 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 330 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 331 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 332 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 333 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 334 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 335 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 336 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 337 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 338 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 339 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 340 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 341 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 342 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 343 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 672 1000 1211 688 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 344 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 480 288 456 496 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "/student/home/walterdo/hardware_entwurf/riskv/" { { 0 { 0 ""} 0 457 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517847784237 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1517847784237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/student/home/walterdo/hardware_entwurf/riskv/output_files/RISCV-1.fit.smsg " "Generated suppressed messages file /student/home/walterdo/hardware_entwurf/riskv/output_files/RISCV-1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1517847786212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 381 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 381 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2130 " "Peak virtual memory: 2130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517847791498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 17:23:11 2018 " "Processing ended: Mon Feb  5 17:23:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517847791498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:48 " "Elapsed time: 00:02:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517847791498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:24 " "Total CPU time (on all processors): 00:05:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517847791498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1517847791498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1517847792367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517847792368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 17:23:12 2018 " "Processing started: Mon Feb  5 17:23:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517847792368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1517847792368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISCV-1 -c RISCV-1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1517847792369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1517847793019 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1517847796358 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1517847796475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1184 " "Peak virtual memory: 1184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517847796922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 17:23:16 2018 " "Processing ended: Mon Feb  5 17:23:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517847796922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517847796922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517847796922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1517847796922 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1517847797157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1517847797733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517847797734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 17:23:17 2018 " "Processing started: Mon Feb  5 17:23:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517847797734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847797734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISCV-1 -c RISCV-1 " "Command: quartus_sta RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847797735 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1517847797787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847798322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847798322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847798349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847798349 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517847800059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517847800059 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517847800059 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800059 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 4 CLOCK2_50 port " "Ignored filter at DE2_115.sdc(4): CLOCK2_50 could not be matched with a port" {  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1517847800219 ""}  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 5 CLOCK3_50 port " "Ignored filter at DE2_115.sdc(5): CLOCK3_50 could not be matched with a port" {  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1517847800219 ""}  } { { "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DE2_115.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800416 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1517847800423 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517847800451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.505 " "Worst-case setup slack is 0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 CLOCK_50  " "    0.505               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.870               0.000 altera_reserved_tck  " "   43.870               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 CLOCK_50  " "    0.321               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.973 " "Worst-case recovery slack is 94.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.973               0.000 altera_reserved_tck  " "   94.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.176 " "Worst-case removal slack is 1.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.176               0.000 altera_reserved_tck  " "    1.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.545 " "Worst-case minimum pulse width slack is 9.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.545               0.000 CLOCK_50  " "    9.545               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.493               0.000 altera_reserved_tck  " "   49.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847800977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847800977 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 130 synchronizer chains. " "Report Metastability: Found 130 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847801375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 130 " "Number of Synchronizer Chains Found: 130" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847801375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847801375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847801375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.898 ns " "Worst Case Available Settling Time: 28.898 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847801375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847801375 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847801375 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517847801381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847801439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847803667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847804640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.243 " "Worst-case setup slack is 2.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.243               0.000 CLOCK_50  " "    2.243               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.533               0.000 altera_reserved_tck  " "   44.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847804867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLOCK_50  " "    0.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847804950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.479 " "Worst-case recovery slack is 95.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.479               0.000 altera_reserved_tck  " "   95.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847804956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.073 " "Worst-case removal slack is 1.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.073               0.000 altera_reserved_tck  " "    1.073               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847804962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.554 " "Worst-case minimum pulse width slack is 9.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.554               0.000 CLOCK_50  " "    9.554               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.409               0.000 altera_reserved_tck  " "   49.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847804977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847804977 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 130 synchronizer chains. " "Report Metastability: Found 130 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847805365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 130 " "Number of Synchronizer Chains Found: 130" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847805365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847805365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847805365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.700 ns " "Worst Case Available Settling Time: 29.700 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847805365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847805365 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847805365 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517847805373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847806026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.363 " "Worst-case setup slack is 10.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.363               0.000 CLOCK_50  " "   10.363               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.216               0.000 altera_reserved_tck  " "   47.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847806132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 CLOCK_50  " "    0.125               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847806238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.270 " "Worst-case recovery slack is 97.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.270               0.000 altera_reserved_tck  " "   97.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847806246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 altera_reserved_tck  " "    0.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847806254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 CLOCK_50  " "    9.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282               0.000 altera_reserved_tck  " "   49.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517847806270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847806270 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 130 synchronizer chains. " "Report Metastability: Found 130 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847806626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 130 " "Number of Synchronizer Chains Found: 130" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847806626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847806626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847806626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.127 ns " "Worst Case Available Settling Time: 34.127 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847806626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517847806626 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847806626 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847807114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847807137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1527 " "Peak virtual memory: 1527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517847807377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 17:23:27 2018 " "Processing ended: Mon Feb  5 17:23:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517847807377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517847807377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517847807377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847807377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517847808307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517847808308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 17:23:28 2018 " "Processing started: Mon Feb  5 17:23:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517847808308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1517847808308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISCV-1 -c RISCV-1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1517847808309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1517847808974 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV-1_7_1200mv_85c_slow.vho /student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/ simulation " "Generated file RISCV-1_7_1200mv_85c_slow.vho in folder \"/student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517847813394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV-1_7_1200mv_0c_slow.vho /student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/ simulation " "Generated file RISCV-1_7_1200mv_0c_slow.vho in folder \"/student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517847816188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV-1_min_1200mv_0c_fast.vho /student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/ simulation " "Generated file RISCV-1_min_1200mv_0c_fast.vho in folder \"/student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517847818920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV-1.vho /student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/ simulation " "Generated file RISCV-1.vho in folder \"/student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517847821650 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV-1_7_1200mv_85c_vhd_slow.sdo /student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/ simulation " "Generated file RISCV-1_7_1200mv_85c_vhd_slow.sdo in folder \"/student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517847823615 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV-1_7_1200mv_0c_vhd_slow.sdo /student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/ simulation " "Generated file RISCV-1_7_1200mv_0c_vhd_slow.sdo in folder \"/student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517847825566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV-1_min_1200mv_0c_vhd_fast.sdo /student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/ simulation " "Generated file RISCV-1_min_1200mv_0c_vhd_fast.sdo in folder \"/student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517847827568 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV-1_vhd.sdo /student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/ simulation " "Generated file RISCV-1_vhd.sdo in folder \"/student/home/walterdo/hardware_entwurf/riskv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517847829591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1570 " "Peak virtual memory: 1570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517847830698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 17:23:50 2018 " "Processing ended: Mon Feb  5 17:23:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517847830698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517847830698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517847830698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1517847830698 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 623 s " "Quartus Prime Full Compilation was successful. 0 errors, 623 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1517847830952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517848001115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517848001116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 17:26:40 2018 " "Processing started: Mon Feb  5 17:26:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517848001116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1517848001116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISCV-1 -c RISCV-1 --netlist_type=sgate " "Command: quartus_npp RISCV-1 -c RISCV-1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1517848001117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1517848001241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1139 " "Peak virtual memory: 1139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517848003940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 17:26:43 2018 " "Processing ended: Mon Feb  5 17:26:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517848003940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517848003940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517848003940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1517848003940 ""}
