/**
 * INTEL CONFIDENTIAL
 * Copyright 2014 Intel Corporation. All Rights Reserved.
 *
 * THIS FILE IS AUTOMATICALLY GENERATED - DO NOT MODIFY.
 * Last Updated $IA:Timestamp: July 21, 2014 20:57:34 UTC $
 */

#ifndef __FM_FM10000_API_REGS_INT_H
#define __FM_FM10000_API_REGS_INT_H

typedef enum
{
    FM10000_RESET_DOMAIN_CHIP = 0,

    FM10000_RESET_DOMAIN_DEVICE = 1,

    FM10000_RESET_DOMAIN_MASTER = 2,

    FM10000_RESET_DOMAIN_COLD = 3,

    FM10000_RESET_DOMAIN_PCIE_WARM = 4,

    FM10000_RESET_DOMAIN_PCIE_HOT = 5,

    FM10000_RESET_DOMAIN_PCIE_DATAPATH = 7,

    FM10000_RESET_DOMAIN_EPL = 8,

    FM10000_RESET_DOMAIN_SWITCH = 9,

    FM10000_RESET_DOMAIN_COLD_MEM = 12,

    FM10000_RESET_DOMAIN_PCIE_HOT_MEM = 14,

    FM10000_RESET_DOMAIN_PCIE_DATAPATH_MEM = 15,

    FM10000_RESET_DOMAIN_SWITCH_MEM = 17,

    FM10000_RESET_DOMAIN_MAX

} fm10000_resetDomain;


/*      Register Base                            incremental   absolute base */
#define FM10000_MGMT_BASE                        (0x000000)
                                                            /* 0x000000 top level */
#define FM10000_MGMT_SIZE                        0x008000

#define FM10000_FIBM_BASE                        (0x008000)
                                                            /* 0x008000 top level */
#define FM10000_FIBM_SIZE                        0x008000

#define FM10000_EPL_BASE                         (0x0E0000)
                                                            /* 0x0E0000 top level */
#define FM10000_EPL_SIZE                         0x008000

#define FM10000_PORTS_MGMT_BASE                  (0x0E8000)
                                                            /* 0x0E8000 top level */
#define FM10000_PORTS_MGMT_SIZE                  0x008000

#define FM10000_PCIE_PF_BASE                     (0x100000)
                                                            /* 0x100000 top level */
#define FM10000_PCIE_PF_SIZE                     0x100000

#define FM10000_PCIE_CFG_BASE                    (0x120000)
                                                            /* 0x120000 top level */
#define FM10000_PCIE_CFG_SIZE                    0x020000

#define FM10000_PCIE_CFG_VF_BASE                 (0x130000)
                                                            /* 0x130000 top level */
#define FM10000_PCIE_CFG_VF_SIZE                 0x010000

#define FM10000_PCIE_VF_BASE                     (0x200000)
                                                            /* 0x200000 top level */
#define FM10000_PCIE_VF_SIZE                     0x100000

#define FM10000_TE_BASE                          (0xA00000)
                                                            /* 0xA00000 top level */
#define FM10000_TE_SIZE                          0x200000

#define FM10000_FFU_BASE                         (0xC00000)
                                                            /* 0xC00000 top level */
#define FM10000_FFU_SIZE                         0x080000

#define FM10000_L2LOOKUP_BASE                    (0xC80000)
                                                            /* 0xC80000 top level */
#define FM10000_L2LOOKUP_SIZE                    0x040000

#define FM10000_ARP_BASE                         (0xCC0000)
                                                            /* 0xCC0000 top level */
#define FM10000_ARP_SIZE                         0x020000

#define FM10000_GLORT_BASE                       (0xCE0000)
                                                            /* 0xCE0000 top level */
#define FM10000_GLORT_SIZE                       0x010000

#define FM10000_PARSER_BASE                      (0xCF0000)
                                                            /* 0xCF0000 top level */
#define FM10000_PARSER_SIZE                      0x010000

#define FM10000_CM_APPLY_BASE                    (0xD40000)
                                                            /* 0xD40000 top level */
#define FM10000_CM_APPLY_SIZE                    0x010000

#define FM10000_HANDLER_BASE                     (0xD50000)
                                                            /* 0xD50000 top level */
#define FM10000_HANDLER_SIZE                     0x010000

#define FM10000_POLICER_APPLY_BASE               (0xD60000)
                                                            /* 0xD60000 top level */
#define FM10000_POLICER_APPLY_SIZE               0x010000

#define FM10000_TRIG_APPLY_BASE                  (0xD70000)
                                                            /* 0xD70000 top level */
#define FM10000_TRIG_APPLY_SIZE                  0x010000

#define FM10000_LAG_BASE                         (0xD90000)
                                                            /* 0xD90000 top level */
#define FM10000_LAG_SIZE                         0x010000

#define FM10000_FFU_MAP_BASE                     (0xDA0000)
                                                            /* 0xDA0000 top level */
#define FM10000_FFU_MAP_SIZE                     0x010000

#define FM10000_EACL_BASE                        (0xDB0000)
                                                            /* 0xDB0000 top level */
#define FM10000_EACL_SIZE                        0x010000

#define FM10000_RX_STATS_BASE                    (0xE00000)
                                                            /* 0xE00000 top level */
#define FM10000_RX_STATS_SIZE                    0x020000

#define FM10000_HANDLER_TAIL_BASE                (0xE30000)
                                                            /* 0xE30000 top level */
#define FM10000_HANDLER_TAIL_SIZE                0x010000

#define FM10000_POLICER_USAGE_BASE               (0xE40000)
                                                            /* 0xE40000 top level */
#define FM10000_POLICER_USAGE_SIZE               0x020000

#define FM10000_CM_USAGE_BASE                    (0xE60000)
                                                            /* 0xE60000 top level */
#define FM10000_CM_USAGE_SIZE                    0x010000

#define FM10000_L2LOOKUP_TCN_BASE                (0xE70000)
                                                            /* 0xE70000 top level */
#define FM10000_L2LOOKUP_TCN_SIZE                0x008000

#define FM10000_TRIG_USAGE_BASE                  (0xE78000)
                                                            /* 0xE78000 top level */
#define FM10000_TRIG_USAGE_SIZE                  0x008000

#define FM10000_MOD_BASE                         (0xE80000)
                                                            /* 0xE80000 top level */
#define FM10000_MOD_SIZE                         0x080000

#define FM10000_SCHED_BASE                       (0xF00000)
                                                            /* 0xF00000 top level */
#define FM10000_SCHED_SIZE                       0x100000


/*      Register Name                            incremental   absolute base */
#define FM10000_AN_73_BASE_PAGE_TX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_AN_73_BASE_PAGE_TX_WIDTH         2
#define FM10000_AN_73_BASE_PAGE_TX_ENTRIES_0     4
#define FM10000_AN_73_BASE_PAGE_TX_ENTRIES_1     9

#define FM10000_SGMII_AN_TX_CONFIG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_SGMII_AN_TX_CONFIG_WIDTH         2
#define FM10000_SGMII_AN_TX_CONFIG_ENTRIES_0     4
#define FM10000_SGMII_AN_TX_CONFIG_ENTRIES_1     9

#define FM10000_PCS_40GBASER_RX_BIP_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000044) + (FM10000_EPL_BASE))
                                                            /* 0x0E0044 FM10000_EPL_BASE */
#define FM10000_PCS_40GBASER_RX_BIP_STATUS_WIDTH 1
#define FM10000_PCS_40GBASER_RX_BIP_STATUS_ENTRIES_0 4
#define FM10000_PCS_40GBASER_RX_BIP_STATUS_ENTRIES_1 9

#define FM10000_PCS_10GBASER_RX_BER_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000044) + (FM10000_EPL_BASE))
                                                            /* 0x0E0044 FM10000_EPL_BASE */
#define FM10000_PCS_10GBASER_RX_BER_STATUS_WIDTH 1
#define FM10000_PCS_10GBASER_RX_BER_STATUS_ENTRIES_0 4
#define FM10000_PCS_10GBASER_RX_BER_STATUS_ENTRIES_1 9

#define FM10000_AN_37_TIMER_CFG(index1, index0)  ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000034) + (FM10000_EPL_BASE))
                                                            /* 0x0E0034 FM10000_EPL_BASE */
#define FM10000_AN_37_TIMER_CFG_WIDTH            1
#define FM10000_AN_37_TIMER_CFG_ENTRIES_0        4
#define FM10000_AN_37_TIMER_CFG_ENTRIES_1        9

#define FM10000_AN_37_NEXT_PAGE_TX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_AN_37_NEXT_PAGE_TX_WIDTH         2
#define FM10000_AN_37_NEXT_PAGE_TX_ENTRIES_0     4
#define FM10000_AN_37_NEXT_PAGE_TX_ENTRIES_1     9

#define FM10000_MP_EEE_CFG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000040) + (FM10000_EPL_BASE))
                                                            /* 0x0E0040 FM10000_EPL_BASE */
#define FM10000_MP_EEE_CFG_WIDTH                 4
#define FM10000_MP_EEE_CFG_ENTRIES_0             4
#define FM10000_MP_EEE_CFG_ENTRIES_1             9

#define FM10000_DISPARITY_ERROR_8B10B(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000044) + (FM10000_EPL_BASE))
                                                            /* 0x0E0044 FM10000_EPL_BASE */
#define FM10000_DISPARITY_ERROR_8B10B_WIDTH      1
#define FM10000_DISPARITY_ERROR_8B10B_ENTRIES_0  4
#define FM10000_DISPARITY_ERROR_8B10B_ENTRIES_1  9

#define FM10000_MP_CFG(index1, index0, word)     ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_MP_CFG_WIDTH                     2
#define FM10000_MP_CFG_ENTRIES_0                 4
#define FM10000_MP_CFG_ENTRIES_1                 9

#define FM10000_AN_37_NEXT_PAGE_RX(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000008) + (FM10000_EPL_BASE))
                                                            /* 0x0E0008 FM10000_EPL_BASE */
#define FM10000_AN_37_NEXT_PAGE_RX_WIDTH         1
#define FM10000_AN_37_NEXT_PAGE_RX_ENTRIES_0     4
#define FM10000_AN_37_NEXT_PAGE_RX_ENTRIES_1     9

#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_WIDTH 2
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_ENTRIES_0 4
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_ENTRIES_1 9

#define FM10000_AN_73_TIMER_CFG(index1, index0)  ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000034) + (FM10000_EPL_BASE))
                                                            /* 0x0E0034 FM10000_EPL_BASE */
#define FM10000_AN_73_TIMER_CFG_WIDTH            1
#define FM10000_AN_73_TIMER_CFG_ENTRIES_0        4
#define FM10000_AN_73_TIMER_CFG_ENTRIES_1        9

#define FM10000_AN_37_PAGE_RX(index1, index0)    ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000008) + (FM10000_EPL_BASE))
                                                            /* 0x0E0008 FM10000_EPL_BASE */
#define FM10000_AN_37_PAGE_RX_WIDTH              1
#define FM10000_AN_37_PAGE_RX_ENTRIES_0          4
#define FM10000_AN_37_PAGE_RX_ENTRIES_1          9

#define FM10000_AN_73_BASE_PAGE_RX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00000A) + (FM10000_EPL_BASE))
                                                            /* 0x0E000A FM10000_EPL_BASE */
#define FM10000_AN_73_BASE_PAGE_RX_WIDTH         2
#define FM10000_AN_73_BASE_PAGE_RX_ENTRIES_0     4
#define FM10000_AN_73_BASE_PAGE_RX_ENTRIES_1     9

#define FM10000_AN_37_BASE_PAGE_RX(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000008) + (FM10000_EPL_BASE))
                                                            /* 0x0E0008 FM10000_EPL_BASE */
#define FM10000_AN_37_BASE_PAGE_RX_WIDTH         1
#define FM10000_AN_37_BASE_PAGE_RX_ENTRIES_0     4
#define FM10000_AN_37_BASE_PAGE_RX_ENTRIES_1     9

#define FM10000_AN_73_PAGE_RX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00000A) + (FM10000_EPL_BASE))
                                                            /* 0x0E000A FM10000_EPL_BASE */
#define FM10000_AN_73_PAGE_RX_WIDTH              2
#define FM10000_AN_73_PAGE_RX_ENTRIES_0          4
#define FM10000_AN_73_PAGE_RX_ENTRIES_1          9

#define FM10000_AN_37_BASE_PAGE_TX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_AN_37_BASE_PAGE_TX_WIDTH         2
#define FM10000_AN_37_BASE_PAGE_TX_ENTRIES_0     4
#define FM10000_AN_37_BASE_PAGE_TX_ENTRIES_1     9

#define FM10000_PCS_10GBASER_EEE_CFG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000040) + (FM10000_EPL_BASE))
                                                            /* 0x0E0040 FM10000_EPL_BASE */
#define FM10000_PCS_10GBASER_EEE_CFG_WIDTH       4
#define FM10000_PCS_10GBASER_EEE_CFG_ENTRIES_0   4
#define FM10000_PCS_10GBASER_EEE_CFG_ENTRIES_1   9

#define FM10000_FATAL_CODE()                     ((0x000000) + (FM10000_MGMT_BASE))
                                                            /* 0x000000 FM10000_MGMT_BASE */
#define FM10000_FATAL_CODE_WIDTH                 1

#define FM10000_LAST_FATAL_CODE()                ((0x000001) + (FM10000_MGMT_BASE))
                                                            /* 0x000001 FM10000_MGMT_BASE */
#define FM10000_LAST_FATAL_CODE_WIDTH            1

#define FM10000_FATAL_COUNT()                    ((0x000002) + (FM10000_MGMT_BASE))
                                                            /* 0x000002 FM10000_MGMT_BASE */
#define FM10000_FATAL_COUNT_WIDTH                1

#define FM10000_SOFT_RESET()                     ((0x000003) + (FM10000_MGMT_BASE))
                                                            /* 0x000003 FM10000_MGMT_BASE */
#define FM10000_SOFT_RESET_WIDTH                 1

#define FM10000_DEVICE_CFG()                     ((0x000004) + (FM10000_MGMT_BASE))
                                                            /* 0x000004 FM10000_MGMT_BASE */
#define FM10000_DEVICE_CFG_WIDTH                 1

#define FM10000_RESET_CFG()                      ((0x000005) + (FM10000_MGMT_BASE))
                                                            /* 0x000005 FM10000_MGMT_BASE */
#define FM10000_RESET_CFG_WIDTH                  1

#define FM10000_WATCHDOG_CFG()                   ((0x000006) + (FM10000_MGMT_BASE))
                                                            /* 0x000006 FM10000_MGMT_BASE */
#define FM10000_WATCHDOG_CFG_WIDTH               1

#define FM10000_MGMT_SCRATCH(index)              ((0x000001) * ((index) - 0) + (0x000008) + (FM10000_MGMT_BASE))
                                                            /* 0x000008 FM10000_MGMT_BASE */
#define FM10000_MGMT_SCRATCH_WIDTH               1
#define FM10000_MGMT_SCRATCH_ENTRIES             2

#define FM10000_VITAL_PRODUCT_DATA()             ((0x000304) + (FM10000_MGMT_BASE))
                                                            /* 0x000304 FM10000_MGMT_BASE */
#define FM10000_VITAL_PRODUCT_DATA_WIDTH         1

#define FM10000_GLOBAL_INTERRUPT_DETECT(word)    ((word) + (0x000400) + (FM10000_MGMT_BASE))
                                                            /* 0x000400 FM10000_MGMT_BASE */
#define FM10000_GLOBAL_INTERRUPT_DETECT_WIDTH    2

#define FM10000_INTERRUPT_MASK_INT(word)         ((word) + (0x000402) + (FM10000_MGMT_BASE))
                                                            /* 0x000402 FM10000_MGMT_BASE */
#define FM10000_INTERRUPT_MASK_INT_WIDTH         2

#define FM10000_INTERRUPT_MASK_PCIE(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000420) + (FM10000_MGMT_BASE))
                                                            /* 0x000420 FM10000_MGMT_BASE */
#define FM10000_INTERRUPT_MASK_PCIE_WIDTH        2
#define FM10000_INTERRUPT_MASK_PCIE_ENTRIES      9

#define FM10000_INTERRUPT_MASK_FIBM(word)        ((word) + (0x000440) + (FM10000_MGMT_BASE))
                                                            /* 0x000440 FM10000_MGMT_BASE */
#define FM10000_INTERRUPT_MASK_FIBM_WIDTH        2

#define FM10000_INTERRUPT_MASK_BSM(word)         ((word) + (0x000442) + (FM10000_MGMT_BASE))
                                                            /* 0x000442 FM10000_MGMT_BASE */
#define FM10000_INTERRUPT_MASK_BSM_WIDTH         2

#define FM10000_CORE_INTERRUPT_DETECT()          ((0x000444) + (FM10000_MGMT_BASE))
                                                            /* 0x000444 FM10000_MGMT_BASE */
#define FM10000_CORE_INTERRUPT_DETECT_WIDTH      1

#define FM10000_CORE_INTERRUPT_MASK()            ((0x000445) + (FM10000_MGMT_BASE))
                                                            /* 0x000445 FM10000_MGMT_BASE */
#define FM10000_CORE_INTERRUPT_MASK_WIDTH        1

#define FM10000_SRAM_ERR_IP(word)                ((word) + (0x000446) + (FM10000_MGMT_BASE))
                                                            /* 0x000446 FM10000_MGMT_BASE */
#define FM10000_SRAM_ERR_IP_WIDTH                2

#define FM10000_SRAM_ERR_IM(word)                ((word) + (0x000448) + (FM10000_MGMT_BASE))
                                                            /* 0x000448 FM10000_MGMT_BASE */
#define FM10000_SRAM_ERR_IM_WIDTH                2

#define FM10000_PINS_STAT()                      ((0x00044A) + (FM10000_MGMT_BASE))
                                                            /* 0x00044A FM10000_MGMT_BASE */
#define FM10000_PINS_STAT_WIDTH                  1

#define FM10000_PINS_IP()                        ((0x00044B) + (FM10000_MGMT_BASE))
                                                            /* 0x00044B FM10000_MGMT_BASE */
#define FM10000_PINS_IP_WIDTH                    1

#define FM10000_PINS_IM()                        ((0x00044C) + (FM10000_MGMT_BASE))
                                                            /* 0x00044C FM10000_MGMT_BASE */
#define FM10000_PINS_IM_WIDTH                    1

#define FM10000_SW_IP()                          ((0x00044D) + (FM10000_MGMT_BASE))
                                                            /* 0x00044D FM10000_MGMT_BASE */
#define FM10000_SW_IP_WIDTH                      1

#define FM10000_SW_IM()                          ((0x00044E) + (FM10000_MGMT_BASE))
                                                            /* 0x00044E FM10000_MGMT_BASE */
#define FM10000_SW_IM_WIDTH                      1

#define FM10000_SW_TEST_AND_SET()                ((0x00044F) + (FM10000_MGMT_BASE))
                                                            /* 0x00044F FM10000_MGMT_BASE */
#define FM10000_SW_TEST_AND_SET_WIDTH            1

#define FM10000_LSM_CLKOBS_CTRL()                ((0x000450) + (FM10000_MGMT_BASE))
                                                            /* 0x000450 FM10000_MGMT_BASE */
#define FM10000_LSM_CLKOBS_CTRL_WIDTH            1

#define FM10000_VISA_CTRL()                      ((0x000451) + (FM10000_MGMT_BASE))
                                                            /* 0x000451 FM10000_MGMT_BASE */
#define FM10000_VISA_CTRL_WIDTH                  1

#define FM10000_CHIP_VERSION()                   ((0x000452) + (FM10000_MGMT_BASE))
                                                            /* 0x000452 FM10000_MGMT_BASE */
#define FM10000_CHIP_VERSION_WIDTH               1

#define FM10000_DEBUG_CTRL()                     ((0x000453) + (FM10000_MGMT_BASE))
                                                            /* 0x000453 FM10000_MGMT_BASE */
#define FM10000_DEBUG_CTRL_WIDTH                 1

#define FM10000_BSM_SCRATCH(index)               ((0x000001) * ((index) - 0) + (0x000800) + (FM10000_MGMT_BASE))
                                                            /* 0x000800 FM10000_MGMT_BASE */
#define FM10000_BSM_SCRATCH_WIDTH                1
#define FM10000_BSM_SCRATCH_ENTRIES              1024

#define FM10000_BSM_CTRL()                       ((0x000C00) + (FM10000_MGMT_BASE))
                                                            /* 0x000C00 FM10000_MGMT_BASE */
#define FM10000_BSM_CTRL_WIDTH                   1

#define FM10000_BSM_ARGS()                       ((0x000C01) + (FM10000_MGMT_BASE))
                                                            /* 0x000C01 FM10000_MGMT_BASE */
#define FM10000_BSM_ARGS_WIDTH                   1

#define FM10000_BSM_ADDR_OFFSET(index)           ((0x000001) * ((index) - 0) + (0x000C04) + (FM10000_MGMT_BASE))
                                                            /* 0x000C04 FM10000_MGMT_BASE */
#define FM10000_BSM_ADDR_OFFSET_WIDTH            1
#define FM10000_BSM_ADDR_OFFSET_ENTRIES          4

#define FM10000_BSM_COUNTER(index)               ((0x000001) * ((index) - 0) + (0x000C08) + (FM10000_MGMT_BASE))
                                                            /* 0x000C08 FM10000_MGMT_BASE */
#define FM10000_BSM_COUNTER_WIDTH                1
#define FM10000_BSM_COUNTER_ENTRIES              2

#define FM10000_BSM_SRAM_CTRL()                  ((0x000C0A) + (FM10000_MGMT_BASE))
                                                            /* 0x000C0A FM10000_MGMT_BASE */
#define FM10000_BSM_SRAM_CTRL_WIDTH              1

#define FM10000_BSM_IP()                         ((0x000C0B) + (FM10000_MGMT_BASE))
                                                            /* 0x000C0B FM10000_MGMT_BASE */
#define FM10000_BSM_IP_WIDTH                     1

#define FM10000_BSM_IM()                         ((0x000C0C) + (FM10000_MGMT_BASE))
                                                            /* 0x000C0C FM10000_MGMT_BASE */
#define FM10000_BSM_IM_WIDTH                     1

#define FM10000_PIN_STRAP_STAT()                 ((0x000C0D) + (FM10000_MGMT_BASE))
                                                            /* 0x000C0D FM10000_MGMT_BASE */
#define FM10000_PIN_STRAP_STAT_WIDTH             1

#define FM10000_FUSE_DATA_0()                    ((0x000C0E) + (FM10000_MGMT_BASE))
                                                            /* 0x000C0E FM10000_MGMT_BASE */
#define FM10000_FUSE_DATA_0_WIDTH                1

#define FM10000_FUSE_DATA_1()                    ((0x000C0F) + (FM10000_MGMT_BASE))
                                                            /* 0x000C0F FM10000_MGMT_BASE */
#define FM10000_FUSE_DATA_1_WIDTH                1

#define FM10000_BIST_CTRL(word)                  ((word) + (0x000C10) + (FM10000_MGMT_BASE))
                                                            /* 0x000C10 FM10000_MGMT_BASE */
#define FM10000_BIST_CTRL_WIDTH                  2

#define FM10000_REI_CTRL()                       ((0x000C12) + (FM10000_MGMT_BASE))
                                                            /* 0x000C12 FM10000_MGMT_BASE */
#define FM10000_REI_CTRL_WIDTH                   1

#define FM10000_REI_STAT()                       ((0x000C13) + (FM10000_MGMT_BASE))
                                                            /* 0x000C13 FM10000_MGMT_BASE */
#define FM10000_REI_STAT_WIDTH                   1

#define FM10000_BOOT_FSM_DEBUG()                 ((0x000C14) + (FM10000_MGMT_BASE))
                                                            /* 0x000C14 FM10000_MGMT_BASE */
#define FM10000_BOOT_FSM_DEBUG_WIDTH             1

#define FM10000_GPIO_CFG()                       ((0x000C15) + (FM10000_MGMT_BASE))
                                                            /* 0x000C15 FM10000_MGMT_BASE */
#define FM10000_GPIO_CFG_WIDTH                   1

#define FM10000_GPIO_DATA()                      ((0x000C16) + (FM10000_MGMT_BASE))
                                                            /* 0x000C16 FM10000_MGMT_BASE */
#define FM10000_GPIO_DATA_WIDTH                  1

#define FM10000_GPIO_IP()                        ((0x000C17) + (FM10000_MGMT_BASE))
                                                            /* 0x000C17 FM10000_MGMT_BASE */
#define FM10000_GPIO_IP_WIDTH                    1

#define FM10000_GPIO_IM()                        ((0x000C18) + (FM10000_MGMT_BASE))
                                                            /* 0x000C18 FM10000_MGMT_BASE */
#define FM10000_GPIO_IM_WIDTH                    1

#define FM10000_I2C_CFG()                        ((0x000C19) + (FM10000_MGMT_BASE))
                                                            /* 0x000C19 FM10000_MGMT_BASE */
#define FM10000_I2C_CFG_WIDTH                    1

#define FM10000_I2C_DATA(index)                  ((0x000001) * ((index) - 0) + (0x000C1C) + (FM10000_MGMT_BASE))
                                                            /* 0x000C1C FM10000_MGMT_BASE */
#define FM10000_I2C_DATA_WIDTH                   1
#define FM10000_I2C_DATA_ENTRIES                 3

#define FM10000_I2C_CTRL()                       ((0x000C20) + (FM10000_MGMT_BASE))
                                                            /* 0x000C20 FM10000_MGMT_BASE */
#define FM10000_I2C_CTRL_WIDTH                   1

#define FM10000_I2C_FSM_DEBUG()                  ((0x000C21) + (FM10000_MGMT_BASE))
                                                            /* 0x000C21 FM10000_MGMT_BASE */
#define FM10000_I2C_FSM_DEBUG_WIDTH              1

#define FM10000_MDIO_CFG()                       ((0x000C22) + (FM10000_MGMT_BASE))
                                                            /* 0x000C22 FM10000_MGMT_BASE */
#define FM10000_MDIO_CFG_WIDTH                   1

#define FM10000_MDIO_DATA()                      ((0x000C23) + (FM10000_MGMT_BASE))
                                                            /* 0x000C23 FM10000_MGMT_BASE */
#define FM10000_MDIO_DATA_WIDTH                  1

#define FM10000_MDIO_CTRL()                      ((0x000C24) + (FM10000_MGMT_BASE))
                                                            /* 0x000C24 FM10000_MGMT_BASE */
#define FM10000_MDIO_CTRL_WIDTH                  1

#define FM10000_MDIO_FSM_DEBUG()                 ((0x000C25) + (FM10000_MGMT_BASE))
                                                            /* 0x000C25 FM10000_MGMT_BASE */
#define FM10000_MDIO_FSM_DEBUG_WIDTH             1

#define FM10000_SPI_TX_DATA()                    ((0x000C26) + (FM10000_MGMT_BASE))
                                                            /* 0x000C26 FM10000_MGMT_BASE */
#define FM10000_SPI_TX_DATA_WIDTH                1

#define FM10000_SPI_RX_DATA()                    ((0x000C27) + (FM10000_MGMT_BASE))
                                                            /* 0x000C27 FM10000_MGMT_BASE */
#define FM10000_SPI_RX_DATA_WIDTH                1

#define FM10000_SPI_HEADER()                     ((0x000C28) + (FM10000_MGMT_BASE))
                                                            /* 0x000C28 FM10000_MGMT_BASE */
#define FM10000_SPI_HEADER_WIDTH                 1

#define FM10000_SPI_CTRL()                       ((0x000C29) + (FM10000_MGMT_BASE))
                                                            /* 0x000C29 FM10000_MGMT_BASE */
#define FM10000_SPI_CTRL_WIDTH                   1

#define FM10000_SPI_FSM_DEBUG()                  ((0x000C2A) + (FM10000_MGMT_BASE))
                                                            /* 0x000C2A FM10000_MGMT_BASE */
#define FM10000_SPI_FSM_DEBUG_WIDTH              1

#define FM10000_LED_CFG()                        ((0x000C2B) + (FM10000_MGMT_BASE))
                                                            /* 0x000C2B FM10000_MGMT_BASE */
#define FM10000_LED_CFG_WIDTH                    1

#define FM10000_LED_FSM_DEBUG()                  ((0x000C2C) + (FM10000_MGMT_BASE))
                                                            /* 0x000C2C FM10000_MGMT_BASE */
#define FM10000_LED_FSM_DEBUG_WIDTH              1

#define FM10000_SCAN_DATA_IN()                   ((0x000C2D) + (FM10000_MGMT_BASE))
                                                            /* 0x000C2D FM10000_MGMT_BASE */
#define FM10000_SCAN_DATA_IN_WIDTH               1

#define FM10000_SCAN_DATA_OUT()                  ((0x000C2E) + (FM10000_MGMT_BASE))
                                                            /* 0x000C2E FM10000_MGMT_BASE */
#define FM10000_SCAN_DATA_OUT_WIDTH              1

#define FM10000_SCAN_STATUS()                    ((0x000C2F) + (FM10000_MGMT_BASE))
                                                            /* 0x000C2F FM10000_MGMT_BASE */
#define FM10000_SCAN_STATUS_WIDTH                1

#define FM10000_MGMT2JTAG()                      ((0x000C30) + (FM10000_MGMT_BASE))
                                                            /* 0x000C30 FM10000_MGMT_BASE */
#define FM10000_MGMT2JTAG_WIDTH                  1

#define FM10000_CRM_DATA(index1, index0)         ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x001000) + (FM10000_MGMT_BASE))
                                                            /* 0x001000 FM10000_MGMT_BASE */
#define FM10000_CRM_DATA_WIDTH                   1
#define FM10000_CRM_DATA_ENTRIES_0               2
#define FM10000_CRM_DATA_ENTRIES_1               2048

#define FM10000_CRM_CTRL()                       ((0x002000) + (FM10000_MGMT_BASE))
                                                            /* 0x002000 FM10000_MGMT_BASE */
#define FM10000_CRM_CTRL_WIDTH                   1

#define FM10000_CRM_STATUS()                     ((0x002001) + (FM10000_MGMT_BASE))
                                                            /* 0x002001 FM10000_MGMT_BASE */
#define FM10000_CRM_STATUS_WIDTH                 1

#define FM10000_CRM_TIME()                       ((0x002002) + (FM10000_MGMT_BASE))
                                                            /* 0x002002 FM10000_MGMT_BASE */
#define FM10000_CRM_TIME_WIDTH                   1

#define FM10000_CRM_SRAM_CTRL(word)              ((word) + (0x002004) + (FM10000_MGMT_BASE))
                                                            /* 0x002004 FM10000_MGMT_BASE */
#define FM10000_CRM_SRAM_CTRL_WIDTH              2

#define FM10000_CRM_IP(word)                     ((word) + (0x002008) + (FM10000_MGMT_BASE))
                                                            /* 0x002008 FM10000_MGMT_BASE */
#define FM10000_CRM_IP_WIDTH                     3

#define FM10000_CRM_IM(word)                     ((word) + (0x00200C) + (FM10000_MGMT_BASE))
                                                            /* 0x00200C FM10000_MGMT_BASE */
#define FM10000_CRM_IM_WIDTH                     3

#define FM10000_CRM_COMMAND(index, word)         ((0x000002) * ((index) - 0) + (word) + (0x002080) + (FM10000_MGMT_BASE))
                                                            /* 0x002080 FM10000_MGMT_BASE */
#define FM10000_CRM_COMMAND_WIDTH                2
#define FM10000_CRM_COMMAND_ENTRIES              64

#define FM10000_CRM_REGISTER(index, word)        ((0x000002) * ((index) - 0) + (word) + (0x002100) + (FM10000_MGMT_BASE))
                                                            /* 0x002100 FM10000_MGMT_BASE */
#define FM10000_CRM_REGISTER_WIDTH               2
#define FM10000_CRM_REGISTER_ENTRIES             64

#define FM10000_CRM_PERIOD(index, word)          ((0x000002) * ((index) - 0) + (word) + (0x002180) + (FM10000_MGMT_BASE))
                                                            /* 0x002180 FM10000_MGMT_BASE */
#define FM10000_CRM_PERIOD_WIDTH                 2
#define FM10000_CRM_PERIOD_ENTRIES               64

#define FM10000_CRM_PARAM(index)                 ((0x000001) * ((index) - 0) + (0x002200) + (FM10000_MGMT_BASE))
                                                            /* 0x002200 FM10000_MGMT_BASE */
#define FM10000_CRM_PARAM_WIDTH                  1
#define FM10000_CRM_PARAM_ENTRIES                64

#define FM10000_CRM_FSM_DEBUG()                  ((0x002240) + (FM10000_MGMT_BASE))
                                                            /* 0x002240 FM10000_MGMT_BASE */
#define FM10000_CRM_FSM_DEBUG_WIDTH              1

#define FM10000_PLL_PCIE_CTRL()                  ((0x002241) + (FM10000_MGMT_BASE))
                                                            /* 0x002241 FM10000_MGMT_BASE */
#define FM10000_PLL_PCIE_CTRL_WIDTH              1

#define FM10000_PLL_PCIE_STAT()                  ((0x002242) + (FM10000_MGMT_BASE))
                                                            /* 0x002242 FM10000_MGMT_BASE */
#define FM10000_PLL_PCIE_STAT_WIDTH              1

#define FM10000_SBUS_PCIE_CFG()                  ((0x002243) + (FM10000_MGMT_BASE))
                                                            /* 0x002243 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_CFG_WIDTH              1

#define FM10000_SBUS_PCIE_COMMAND()              ((0x002244) + (FM10000_MGMT_BASE))
                                                            /* 0x002244 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_COMMAND_WIDTH          1

#define FM10000_SBUS_PCIE_REQUEST()              ((0x002245) + (FM10000_MGMT_BASE))
                                                            /* 0x002245 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_REQUEST_WIDTH          1

#define FM10000_SBUS_PCIE_RESPONSE()             ((0x002246) + (FM10000_MGMT_BASE))
                                                            /* 0x002246 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_RESPONSE_WIDTH         1

#define FM10000_SBUS_PCIE_SPICO_IN()             ((0x002247) + (FM10000_MGMT_BASE))
                                                            /* 0x002247 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_SPICO_IN_WIDTH         1

#define FM10000_SBUS_PCIE_SPICO_OUT()            ((0x002248) + (FM10000_MGMT_BASE))
                                                            /* 0x002248 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_SPICO_OUT_WIDTH        1

#define FM10000_SBUS_PCIE_IP()                   ((0x002249) + (FM10000_MGMT_BASE))
                                                            /* 0x002249 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_IP_WIDTH               1

#define FM10000_SBUS_PCIE_IM()                   ((0x00224A) + (FM10000_MGMT_BASE))
                                                            /* 0x00224A FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_IM_WIDTH               1

#define FM10000_SBUS_PCIE_FSM_DEBUG()            ((0x00224B) + (FM10000_MGMT_BASE))
                                                            /* 0x00224B FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_FSM_DEBUG_WIDTH        1

#define FM10000_SYSTIME_CFG(word)                ((word) + (0x00224C) + (FM10000_MGMT_BASE))
                                                            /* 0x00224C FM10000_MGMT_BASE */
#define FM10000_SYSTIME_CFG_WIDTH                2

#define FM10000_SYSTIME(word)                    ((word) + (0x00224E) + (FM10000_MGMT_BASE))
                                                            /* 0x00224E FM10000_MGMT_BASE */
#define FM10000_SYSTIME_WIDTH                    2

#define FM10000_SYSTIME0(word)                   ((word) + (0x002250) + (FM10000_MGMT_BASE))
                                                            /* 0x002250 FM10000_MGMT_BASE */
#define FM10000_SYSTIME0_WIDTH                   2

#define FM10000_SYSTIME_PULSE(index)             ((0x000001) * ((index) - 0) + (0x002252) + (FM10000_MGMT_BASE))
                                                            /* 0x002252 FM10000_MGMT_BASE */
#define FM10000_SYSTIME_PULSE_WIDTH              1
#define FM10000_SYSTIME_PULSE_ENTRIES            2

#define FM10000_SYSTIME_CAPTURE(index, word)     ((0x000002) * ((index) - 0) + (word) + (0x002258) + (FM10000_MGMT_BASE))
                                                            /* 0x002258 FM10000_MGMT_BASE */
#define FM10000_SYSTIME_CAPTURE_WIDTH            2
#define FM10000_SYSTIME_CAPTURE_ENTRIES          4

#define FM10000_TESTCTRL_TICK_CFG()              ((0x002260) + (FM10000_MGMT_BASE))
                                                            /* 0x002260 FM10000_MGMT_BASE */
#define FM10000_TESTCTRL_TICK_CFG_WIDTH          1

#define FM10000_TESTCTRL_TICK_CNT()              ((0x002261) + (FM10000_MGMT_BASE))
                                                            /* 0x002261 FM10000_MGMT_BASE */
#define FM10000_TESTCTRL_TICK_CNT_WIDTH          1

#define FM10000_TESTCTRL_CLK_CNT()               ((0x002262) + (FM10000_MGMT_BASE))
                                                            /* 0x002262 FM10000_MGMT_BASE */
#define FM10000_TESTCTRL_CLK_CNT_WIDTH           1

#define FM10000_TESTCTRL_START()                 ((0x002263) + (FM10000_MGMT_BASE))
                                                            /* 0x002263 FM10000_MGMT_BASE */
#define FM10000_TESTCTRL_START_WIDTH             1

#define FM10000_FIBM_CFG()                       ((0x000000) + (FM10000_FIBM_BASE))
                                                            /* 0x008000 FM10000_FIBM_BASE */
#define FM10000_FIBM_CFG_WIDTH                   1

#define FM10000_FIBM_SGLORT()                    ((0x000001) + (FM10000_FIBM_BASE))
                                                            /* 0x008001 FM10000_FIBM_BASE */
#define FM10000_FIBM_SGLORT_WIDTH                1

#define FM10000_FIBM_INT()                       ((0x000002) + (FM10000_FIBM_BASE))
                                                            /* 0x008002 FM10000_FIBM_BASE */
#define FM10000_FIBM_INT_WIDTH                   1

#define FM10000_FIBM_INT_FRAME()                 ((0x000003) + (FM10000_FIBM_BASE))
                                                            /* 0x008003 FM10000_FIBM_BASE */
#define FM10000_FIBM_INT_FRAME_WIDTH             1

#define FM10000_FIBM_INT_FRAME_DMAC(word)        ((word) + (0x000004) + (FM10000_FIBM_BASE))
                                                            /* 0x008004 FM10000_FIBM_BASE */
#define FM10000_FIBM_INT_FRAME_DMAC_WIDTH        2

#define FM10000_FIBM_INT_FRAME_SMAC(word)        ((word) + (0x000006) + (FM10000_FIBM_BASE))
                                                            /* 0x008006 FM10000_FIBM_BASE */
#define FM10000_FIBM_INT_FRAME_SMAC_WIDTH        2

#define FM10000_FIBM_REQUEST_CTR()               ((0x000008) + (FM10000_FIBM_BASE))
                                                            /* 0x008008 FM10000_FIBM_BASE */
#define FM10000_FIBM_REQUEST_CTR_WIDTH           1

#define FM10000_FIBM_DROP_CTR()                  ((0x000009) + (FM10000_FIBM_BASE))
                                                            /* 0x008009 FM10000_FIBM_BASE */
#define FM10000_FIBM_DROP_CTR_WIDTH              1

#define FM10000_FIBM_RESPONSE_CTR()              ((0x00000A) + (FM10000_FIBM_BASE))
                                                            /* 0x00800A FM10000_FIBM_BASE */
#define FM10000_FIBM_RESPONSE_CTR_WIDTH          1

#define FM10000_FIBM_INTR_CTR_0()                ((0x00000B) + (FM10000_FIBM_BASE))
                                                            /* 0x00800B FM10000_FIBM_BASE */
#define FM10000_FIBM_INTR_CTR_0_WIDTH            1

#define FM10000_FIBM_INTR_CTR_1()                ((0x00000C) + (FM10000_FIBM_BASE))
                                                            /* 0x00800C FM10000_FIBM_BASE */
#define FM10000_FIBM_INTR_CTR_1_WIDTH            1

#define FM10000_FIBM_SRAM_CTRL()                 ((0x00000D) + (FM10000_FIBM_BASE))
                                                            /* 0x00800D FM10000_FIBM_BASE */
#define FM10000_FIBM_SRAM_CTRL_WIDTH             1

#define FM10000_FIBM_IP()                        ((0x00000E) + (FM10000_FIBM_BASE))
                                                            /* 0x00800E FM10000_FIBM_BASE */
#define FM10000_FIBM_IP_WIDTH                    1

#define FM10000_FIBM_IM()                        ((0x00000F) + (FM10000_FIBM_BASE))
                                                            /* 0x00800F FM10000_FIBM_BASE */
#define FM10000_FIBM_IM_WIDTH                    1

#define FM10000_FIBM_SCRATCH_0()                 ((0x000010) + (FM10000_FIBM_BASE))
                                                            /* 0x008010 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_0_WIDTH             1

#define FM10000_FIBM_SCRATCH_1()                 ((0x000011) + (FM10000_FIBM_BASE))
                                                            /* 0x008011 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_1_WIDTH             1

#define FM10000_FIBM_SCRATCH_2()                 ((0x000012) + (FM10000_FIBM_BASE))
                                                            /* 0x008012 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_2_WIDTH             1

#define FM10000_FIBM_SCRATCH_3()                 ((0x000013) + (FM10000_FIBM_BASE))
                                                            /* 0x008013 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_3_WIDTH             1

#define FM10000_FIBM_SCRATCH_4()                 ((0x000014) + (FM10000_FIBM_BASE))
                                                            /* 0x008014 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_4_WIDTH             1

#define FM10000_FIBM_SCRATCH_5()                 ((0x000015) + (FM10000_FIBM_BASE))
                                                            /* 0x008015 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_5_WIDTH             1

#define FM10000_FIBM_SCRATCH_6()                 ((0x000016) + (FM10000_FIBM_BASE))
                                                            /* 0x008016 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_6_WIDTH             1

#define FM10000_FIBM_SCRATCH_7()                 ((0x000017) + (FM10000_FIBM_BASE))
                                                            /* 0x008017 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_7_WIDTH             1

#define FM10000_FIBM_SCRATCH_8()                 ((0x000018) + (FM10000_FIBM_BASE))
                                                            /* 0x008018 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_8_WIDTH             1

#define FM10000_FIBM_SCRATCH_9()                 ((0x000019) + (FM10000_FIBM_BASE))
                                                            /* 0x008019 FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_9_WIDTH             1

#define FM10000_FIBM_SCRATCH_10()                ((0x00001A) + (FM10000_FIBM_BASE))
                                                            /* 0x00801A FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_10_WIDTH            1

#define FM10000_FIBM_SCRATCH_11()                ((0x00001B) + (FM10000_FIBM_BASE))
                                                            /* 0x00801B FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_11_WIDTH            1

#define FM10000_FIBM_SCRATCH_12()                ((0x00001C) + (FM10000_FIBM_BASE))
                                                            /* 0x00801C FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_12_WIDTH            1

#define FM10000_FIBM_SCRATCH_13()                ((0x00001D) + (FM10000_FIBM_BASE))
                                                            /* 0x00801D FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_13_WIDTH            1

#define FM10000_FIBM_SCRATCH_14()                ((0x00001E) + (FM10000_FIBM_BASE))
                                                            /* 0x00801E FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_14_WIDTH            1

#define FM10000_FIBM_SCRATCH_15()                ((0x00001F) + (FM10000_FIBM_BASE))
                                                            /* 0x00801F FM10000_FIBM_BASE */
#define FM10000_FIBM_SCRATCH_15_WIDTH            1

#define FM10000_PTI_TX_CTRL()                    ((0x000020) + (FM10000_FIBM_BASE))
                                                            /* 0x008020 FM10000_FIBM_BASE */
#define FM10000_PTI_TX_CTRL_WIDTH                1

#define FM10000_PTI_TX_DATA0()                   ((0x000021) + (FM10000_FIBM_BASE))
                                                            /* 0x008021 FM10000_FIBM_BASE */
#define FM10000_PTI_TX_DATA0_WIDTH               1

#define FM10000_PTI_TX_DATA1()                   ((0x000022) + (FM10000_FIBM_BASE))
                                                            /* 0x008022 FM10000_FIBM_BASE */
#define FM10000_PTI_TX_DATA1_WIDTH               1

#define FM10000_PTI_TX_CNT()                     ((0x000023) + (FM10000_FIBM_BASE))
                                                            /* 0x008023 FM10000_FIBM_BASE */
#define FM10000_PTI_TX_CNT_WIDTH                 1

#define FM10000_PTI_RX_CTRL()                    ((0x000024) + (FM10000_FIBM_BASE))
                                                            /* 0x008024 FM10000_FIBM_BASE */
#define FM10000_PTI_RX_CTRL_WIDTH                1

#define FM10000_PTI_RX_DATA0()                   ((0x000025) + (FM10000_FIBM_BASE))
                                                            /* 0x008025 FM10000_FIBM_BASE */
#define FM10000_PTI_RX_DATA0_WIDTH               1

#define FM10000_PTI_RX_DATA1()                   ((0x000026) + (FM10000_FIBM_BASE))
                                                            /* 0x008026 FM10000_FIBM_BASE */
#define FM10000_PTI_RX_DATA1_WIDTH               1

#define FM10000_PTI_RX_CNT()                     ((0x000027) + (FM10000_FIBM_BASE))
                                                            /* 0x008027 FM10000_FIBM_BASE */
#define FM10000_PTI_RX_CNT_WIDTH                 1

#define FM10000_FIBM_PORT_CDC_STATUS()           ((0x000028) + (FM10000_FIBM_BASE))
                                                            /* 0x008028 FM10000_FIBM_BASE */
#define FM10000_FIBM_PORT_CDC_STATUS_WIDTH       1

#define FM10000_FIBM_FSM_DEBUG()                 ((0x000029) + (FM10000_FIBM_BASE))
                                                            /* 0x008029 FM10000_FIBM_BASE */
#define FM10000_FIBM_FSM_DEBUG_WIDTH             1

#define FM10000_PORT_STATUS(index1, index0)      ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000000) + (FM10000_EPL_BASE))
                                                            /* 0x0E0000 FM10000_EPL_BASE */
#define FM10000_PORT_STATUS_WIDTH                1
#define FM10000_PORT_STATUS_ENTRIES_0            4
#define FM10000_PORT_STATUS_ENTRIES_1            9

#define FM10000_AN_IM(index1, index0)            ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000001) + (FM10000_EPL_BASE))
                                                            /* 0x0E0001 FM10000_EPL_BASE */
#define FM10000_AN_IM_WIDTH                      1
#define FM10000_AN_IM_ENTRIES_0                  4
#define FM10000_AN_IM_ENTRIES_1                  9

#define FM10000_LINK_IM(index1, index0)          ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000002) + (FM10000_EPL_BASE))
                                                            /* 0x0E0002 FM10000_EPL_BASE */
#define FM10000_LINK_IM_WIDTH                    1
#define FM10000_LINK_IM_ENTRIES_0                4
#define FM10000_LINK_IM_ENTRIES_1                9

#define FM10000_AN_IP(index1, index0)            ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000003) + (FM10000_EPL_BASE))
                                                            /* 0x0E0003 FM10000_EPL_BASE */
#define FM10000_AN_IP_WIDTH                      1
#define FM10000_AN_IP_ENTRIES_0                  4
#define FM10000_AN_IP_ENTRIES_1                  9

#define FM10000_LINK_IP(index1, index0)          ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000004) + (FM10000_EPL_BASE))
                                                            /* 0x0E0004 FM10000_EPL_BASE */
#define FM10000_LINK_IP_WIDTH                    1
#define FM10000_LINK_IP_ENTRIES_0                4
#define FM10000_LINK_IP_ENTRIES_1                9

#define FM10000_AN_73_NEXT_PAGE_TX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_AN_73_NEXT_PAGE_TX_WIDTH         2
#define FM10000_AN_73_NEXT_PAGE_TX_ENTRIES_0     4
#define FM10000_AN_73_NEXT_PAGE_TX_ENTRIES_1     9

#define FM10000_SGMII_AN_RX_CONFIG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000008) + (FM10000_EPL_BASE))
                                                            /* 0x0E0008 FM10000_EPL_BASE */
#define FM10000_SGMII_AN_RX_CONFIG_WIDTH         1
#define FM10000_SGMII_AN_RX_CONFIG_ENTRIES_0     4
#define FM10000_SGMII_AN_RX_CONFIG_ENTRIES_1     9

#define FM10000_AN_73_NEXT_PAGE_RX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00000A) + (FM10000_EPL_BASE))
                                                            /* 0x0E000A FM10000_EPL_BASE */
#define FM10000_AN_73_NEXT_PAGE_RX_WIDTH         2
#define FM10000_AN_73_NEXT_PAGE_RX_ENTRIES_0     4
#define FM10000_AN_73_NEXT_PAGE_RX_ENTRIES_1     9

#define FM10000_LINK_RULES(index1, index0)       ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00000C) + (FM10000_EPL_BASE))
                                                            /* 0x0E000C FM10000_EPL_BASE */
#define FM10000_LINK_RULES_WIDTH                 1
#define FM10000_LINK_RULES_ENTRIES_0             4
#define FM10000_LINK_RULES_ENTRIES_1             9

#define FM10000_MAC_CFG(index1, index0, word)    ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000010) + (FM10000_EPL_BASE))
                                                            /* 0x0E0010 FM10000_EPL_BASE */
#define FM10000_MAC_CFG_WIDTH                    7
#define FM10000_MAC_CFG_ENTRIES_0                4
#define FM10000_MAC_CFG_ENTRIES_1                9

#define FM10000_RX_MAC_DEBUG_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000018) + (FM10000_EPL_BASE))
                                                            /* 0x0E0018 FM10000_EPL_BASE */
#define FM10000_RX_MAC_DEBUG_STATUS_WIDTH        1
#define FM10000_RX_MAC_DEBUG_STATUS_ENTRIES_0    4
#define FM10000_RX_MAC_DEBUG_STATUS_ENTRIES_1    9

#define FM10000_RX_MAC_DEBUG_ALARM(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000019) + (FM10000_EPL_BASE))
                                                            /* 0x0E0019 FM10000_EPL_BASE */
#define FM10000_RX_MAC_DEBUG_ALARM_WIDTH         1
#define FM10000_RX_MAC_DEBUG_ALARM_ENTRIES_0     4
#define FM10000_RX_MAC_DEBUG_ALARM_ENTRIES_1     9

#define FM10000_TX_SEQUENCE(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00001A) + (FM10000_EPL_BASE))
                                                            /* 0x0E001A FM10000_EPL_BASE */
#define FM10000_TX_SEQUENCE_WIDTH                2
#define FM10000_TX_SEQUENCE_ENTRIES_0            4
#define FM10000_TX_SEQUENCE_ENTRIES_1            9

#define FM10000_RX_SEQUENCE(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00001C) + (FM10000_EPL_BASE))
                                                            /* 0x0E001C FM10000_EPL_BASE */
#define FM10000_RX_SEQUENCE_WIDTH                2
#define FM10000_RX_SEQUENCE_ENTRIES_0            4
#define FM10000_RX_SEQUENCE_ENTRIES_1            9

#define FM10000_MAC_1588_STATUS(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00001E) + (FM10000_EPL_BASE))
                                                            /* 0x0E001E FM10000_EPL_BASE */
#define FM10000_MAC_1588_STATUS_WIDTH            2
#define FM10000_MAC_1588_STATUS_ENTRIES_0        4
#define FM10000_MAC_1588_STATUS_ENTRIES_1        9

#define FM10000_WAKE_ERROR_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000020) + (FM10000_EPL_BASE))
                                                            /* 0x0E0020 FM10000_EPL_BASE */
#define FM10000_WAKE_ERROR_COUNTER_WIDTH         1
#define FM10000_WAKE_ERROR_COUNTER_ENTRIES_0     4
#define FM10000_WAKE_ERROR_COUNTER_ENTRIES_1     9

#define FM10000_MAC_OVERSIZE_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000021) + (FM10000_EPL_BASE))
                                                            /* 0x0E0021 FM10000_EPL_BASE */
#define FM10000_MAC_OVERSIZE_COUNTER_WIDTH       1
#define FM10000_MAC_OVERSIZE_COUNTER_ENTRIES_0   4
#define FM10000_MAC_OVERSIZE_COUNTER_ENTRIES_1   9

#define FM10000_MAC_JABBER_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000022) + (FM10000_EPL_BASE))
                                                            /* 0x0E0022 FM10000_EPL_BASE */
#define FM10000_MAC_JABBER_COUNTER_WIDTH         1
#define FM10000_MAC_JABBER_COUNTER_ENTRIES_0     4
#define FM10000_MAC_JABBER_COUNTER_ENTRIES_1     9

#define FM10000_MAC_UNDERSIZE_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000023) + (FM10000_EPL_BASE))
                                                            /* 0x0E0023 FM10000_EPL_BASE */
#define FM10000_MAC_UNDERSIZE_COUNTER_WIDTH      1
#define FM10000_MAC_UNDERSIZE_COUNTER_ENTRIES_0  4
#define FM10000_MAC_UNDERSIZE_COUNTER_ENTRIES_1  9

#define FM10000_MAC_RUNT_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000024) + (FM10000_EPL_BASE))
                                                            /* 0x0E0024 FM10000_EPL_BASE */
#define FM10000_MAC_RUNT_COUNTER_WIDTH           1
#define FM10000_MAC_RUNT_COUNTER_ENTRIES_0       4
#define FM10000_MAC_RUNT_COUNTER_ENTRIES_1       9

#define FM10000_MAC_OVERRUN_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000025) + (FM10000_EPL_BASE))
                                                            /* 0x0E0025 FM10000_EPL_BASE */
#define FM10000_MAC_OVERRUN_COUNTER_WIDTH        1
#define FM10000_MAC_OVERRUN_COUNTER_ENTRIES_0    4
#define FM10000_MAC_OVERRUN_COUNTER_ENTRIES_1    9

#define FM10000_MAC_UNDERRUN_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000026) + (FM10000_EPL_BASE))
                                                            /* 0x0E0026 FM10000_EPL_BASE */
#define FM10000_MAC_UNDERRUN_COUNTER_WIDTH       1
#define FM10000_MAC_UNDERRUN_COUNTER_ENTRIES_0   4
#define FM10000_MAC_UNDERRUN_COUNTER_ENTRIES_1   9

#define FM10000_MAC_CODE_ERROR_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000027) + (FM10000_EPL_BASE))
                                                            /* 0x0E0027 FM10000_EPL_BASE */
#define FM10000_MAC_CODE_ERROR_COUNTER_WIDTH     1
#define FM10000_MAC_CODE_ERROR_COUNTER_ENTRIES_0 4
#define FM10000_MAC_CODE_ERROR_COUNTER_ENTRIES_1 9

#define FM10000_EPL_TX_FRAME_ERROR_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000028) + (FM10000_EPL_BASE))
                                                            /* 0x0E0028 FM10000_EPL_BASE */
#define FM10000_EPL_TX_FRAME_ERROR_COUNTER_WIDTH 1
#define FM10000_EPL_TX_FRAME_ERROR_COUNTER_ENTRIES_0 4
#define FM10000_EPL_TX_FRAME_ERROR_COUNTER_ENTRIES_1 9

#define FM10000_MAC_LINK_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000029) + (FM10000_EPL_BASE))
                                                            /* 0x0E0029 FM10000_EPL_BASE */
#define FM10000_MAC_LINK_COUNTER_WIDTH           1
#define FM10000_MAC_LINK_COUNTER_ENTRIES_0       4
#define FM10000_MAC_LINK_COUNTER_ENTRIES_1       9

#define FM10000_PCS_1000BASEX_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002A) + (FM10000_EPL_BASE))
                                                            /* 0x0E002A FM10000_EPL_BASE */
#define FM10000_PCS_1000BASEX_CFG_WIDTH          1
#define FM10000_PCS_1000BASEX_CFG_ENTRIES_0      4
#define FM10000_PCS_1000BASEX_CFG_ENTRIES_1      9

#define FM10000_PCS_1000BASEX_RX_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002B) + (FM10000_EPL_BASE))
                                                            /* 0x0E002B FM10000_EPL_BASE */
#define FM10000_PCS_1000BASEX_RX_STATUS_WIDTH    1
#define FM10000_PCS_1000BASEX_RX_STATUS_ENTRIES_0 4
#define FM10000_PCS_1000BASEX_RX_STATUS_ENTRIES_1 9

#define FM10000_PCS_1000BASEX_TX_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002C) + (FM10000_EPL_BASE))
                                                            /* 0x0E002C FM10000_EPL_BASE */
#define FM10000_PCS_1000BASEX_TX_STATUS_WIDTH    1
#define FM10000_PCS_1000BASEX_TX_STATUS_ENTRIES_0 4
#define FM10000_PCS_1000BASEX_TX_STATUS_ENTRIES_1 9

#define FM10000_PCS_10GBASER_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002D) + (FM10000_EPL_BASE))
                                                            /* 0x0E002D FM10000_EPL_BASE */
#define FM10000_PCS_10GBASER_CFG_WIDTH           1
#define FM10000_PCS_10GBASER_CFG_ENTRIES_0       4
#define FM10000_PCS_10GBASER_CFG_ENTRIES_1       9

#define FM10000_PCS_10GBASER_RX_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002E) + (FM10000_EPL_BASE))
                                                            /* 0x0E002E FM10000_EPL_BASE */
#define FM10000_PCS_10GBASER_RX_STATUS_WIDTH     1
#define FM10000_PCS_10GBASER_RX_STATUS_ENTRIES_0 4
#define FM10000_PCS_10GBASER_RX_STATUS_ENTRIES_1 9

#define FM10000_PCS_10GBASER_TX_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002F) + (FM10000_EPL_BASE))
                                                            /* 0x0E002F FM10000_EPL_BASE */
#define FM10000_PCS_10GBASER_TX_STATUS_WIDTH     1
#define FM10000_PCS_10GBASER_TX_STATUS_ENTRIES_0 4
#define FM10000_PCS_10GBASER_TX_STATUS_ENTRIES_1 9

#define FM10000_AN_37_CFG(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000030) + (FM10000_EPL_BASE))
                                                            /* 0x0E0030 FM10000_EPL_BASE */
#define FM10000_AN_37_CFG_WIDTH                  1
#define FM10000_AN_37_CFG_ENTRIES_0              4
#define FM10000_AN_37_CFG_ENTRIES_1              9

#define FM10000_AN_37_STATUS(index1, index0)     ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000032) + (FM10000_EPL_BASE))
                                                            /* 0x0E0032 FM10000_EPL_BASE */
#define FM10000_AN_37_STATUS_WIDTH               1
#define FM10000_AN_37_STATUS_ENTRIES_0           4
#define FM10000_AN_37_STATUS_ENTRIES_1           9

#define FM10000_AN_73_CFG(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000033) + (FM10000_EPL_BASE))
                                                            /* 0x0E0033 FM10000_EPL_BASE */
#define FM10000_AN_73_CFG_WIDTH                  1
#define FM10000_AN_73_CFG_ENTRIES_0              4
#define FM10000_AN_73_CFG_ENTRIES_1              9

#define FM10000_SGMII_AN_TIMER_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000034) + (FM10000_EPL_BASE))
                                                            /* 0x0E0034 FM10000_EPL_BASE */
#define FM10000_SGMII_AN_TIMER_CFG_WIDTH         1
#define FM10000_SGMII_AN_TIMER_CFG_ENTRIES_0     4
#define FM10000_SGMII_AN_TIMER_CFG_ENTRIES_1     9

#define FM10000_AN_73_STATUS(index1, index0)     ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000036) + (FM10000_EPL_BASE))
                                                            /* 0x0E0036 FM10000_EPL_BASE */
#define FM10000_AN_73_STATUS_WIDTH               1
#define FM10000_AN_73_STATUS_ENTRIES_0           4
#define FM10000_AN_73_STATUS_ENTRIES_1           9

#define FM10000_AN_73_TX_LCW(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000038) + (FM10000_EPL_BASE))
                                                            /* 0x0E0038 FM10000_EPL_BASE */
#define FM10000_AN_73_TX_LCW_WIDTH               2
#define FM10000_AN_73_TX_LCW_ENTRIES_0           4
#define FM10000_AN_73_TX_LCW_ENTRIES_1           9

#define FM10000_AN_73_RX_LCW(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00003A) + (FM10000_EPL_BASE))
                                                            /* 0x0E003A FM10000_EPL_BASE */
#define FM10000_AN_73_RX_LCW_WIDTH               2
#define FM10000_AN_73_RX_LCW_ENTRIES_0           4
#define FM10000_AN_73_RX_LCW_ENTRIES_1           9

#define FM10000_PCSL_CFG(index1, index0)         ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00003C) + (FM10000_EPL_BASE))
                                                            /* 0x0E003C FM10000_EPL_BASE */
#define FM10000_PCSL_CFG_WIDTH                   1
#define FM10000_PCSL_CFG_ENTRIES_0               4
#define FM10000_PCSL_CFG_ENTRIES_1               9

#define FM10000_PCSL_DEBUG_ALARM(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00003D) + (FM10000_EPL_BASE))
                                                            /* 0x0E003D FM10000_EPL_BASE */
#define FM10000_PCSL_DEBUG_ALARM_WIDTH           1
#define FM10000_PCSL_DEBUG_ALARM_ENTRIES_0       4
#define FM10000_PCSL_DEBUG_ALARM_ENTRIES_1       9

#define FM10000_PCSL_DEBUG_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00003E) + (FM10000_EPL_BASE))
                                                            /* 0x0E003E FM10000_EPL_BASE */
#define FM10000_PCSL_DEBUG_STATUS_WIDTH          1
#define FM10000_PCSL_DEBUG_STATUS_ENTRIES_0      4
#define FM10000_PCSL_DEBUG_STATUS_ENTRIES_1      9

#define FM10000_PCS_1000BASEX_EEE_CFG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000040) + (FM10000_EPL_BASE))
                                                            /* 0x0E0040 FM10000_EPL_BASE */
#define FM10000_PCS_1000BASEX_EEE_CFG_WIDTH      4
#define FM10000_PCS_1000BASEX_EEE_CFG_ENTRIES_0  4
#define FM10000_PCS_1000BASEX_EEE_CFG_ENTRIES_1  9

#define FM10000_MP_STATUS(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000044) + (FM10000_EPL_BASE))
                                                            /* 0x0E0044 FM10000_EPL_BASE */
#define FM10000_MP_STATUS_WIDTH                  1
#define FM10000_MP_STATUS_ENTRIES_0              4
#define FM10000_MP_STATUS_ENTRIES_1              9

#define FM10000_LANE_CFG(index1, index0)         ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000045) + (FM10000_EPL_BASE))
                                                            /* 0x0E0045 FM10000_EPL_BASE */
#define FM10000_LANE_CFG_WIDTH                   1
#define FM10000_LANE_CFG_ENTRIES_0               4
#define FM10000_LANE_CFG_ENTRIES_1               9

#define FM10000_LANE_SERDES_CFG(index1, index0)  ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000046) + (FM10000_EPL_BASE))
                                                            /* 0x0E0046 FM10000_EPL_BASE */
#define FM10000_LANE_SERDES_CFG_WIDTH            1
#define FM10000_LANE_SERDES_CFG_ENTRIES_0        4
#define FM10000_LANE_SERDES_CFG_ENTRIES_1        9

#define FM10000_LANE_ENERGY_DETECT_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000047) + (FM10000_EPL_BASE))
                                                            /* 0x0E0047 FM10000_EPL_BASE */
#define FM10000_LANE_ENERGY_DETECT_CFG_WIDTH     1
#define FM10000_LANE_ENERGY_DETECT_CFG_ENTRIES_0 4
#define FM10000_LANE_ENERGY_DETECT_CFG_ENTRIES_1 9

#define FM10000_LANE_ACTIVITY_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000048) + (FM10000_EPL_BASE))
                                                            /* 0x0E0048 FM10000_EPL_BASE */
#define FM10000_LANE_ACTIVITY_CFG_WIDTH          1
#define FM10000_LANE_ACTIVITY_CFG_ENTRIES_0      4
#define FM10000_LANE_ACTIVITY_CFG_ENTRIES_1      9

#define FM10000_LANE_SIGNAL_DETECT_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000049) + (FM10000_EPL_BASE))
                                                            /* 0x0E0049 FM10000_EPL_BASE */
#define FM10000_LANE_SIGNAL_DETECT_CFG_WIDTH     1
#define FM10000_LANE_SIGNAL_DETECT_CFG_ENTRIES_0 4
#define FM10000_LANE_SIGNAL_DETECT_CFG_ENTRIES_1 9

#define FM10000_LANE_STATUS(index1, index0)      ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004A) + (FM10000_EPL_BASE))
                                                            /* 0x0E004A FM10000_EPL_BASE */
#define FM10000_LANE_STATUS_WIDTH                1
#define FM10000_LANE_STATUS_ENTRIES_0            4
#define FM10000_LANE_STATUS_ENTRIES_1            9

#define FM10000_LANE_SERDES_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004B) + (FM10000_EPL_BASE))
                                                            /* 0x0E004B FM10000_EPL_BASE */
#define FM10000_LANE_SERDES_STATUS_WIDTH         1
#define FM10000_LANE_SERDES_STATUS_ENTRIES_0     4
#define FM10000_LANE_SERDES_STATUS_ENTRIES_1     9

#define FM10000_SERDES_IM(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004C) + (FM10000_EPL_BASE))
                                                            /* 0x0E004C FM10000_EPL_BASE */
#define FM10000_SERDES_IM_WIDTH                  1
#define FM10000_SERDES_IM_ENTRIES_0              4
#define FM10000_SERDES_IM_ENTRIES_1              9

#define FM10000_SERDES_IP(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004D) + (FM10000_EPL_BASE))
                                                            /* 0x0E004D FM10000_EPL_BASE */
#define FM10000_SERDES_IP_WIDTH                  1
#define FM10000_SERDES_IP_ENTRIES_0              4
#define FM10000_SERDES_IP_ENTRIES_1              9

#define FM10000_LANE_ANALOG_IM(index1, index0)   ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004E) + (FM10000_EPL_BASE))
                                                            /* 0x0E004E FM10000_EPL_BASE */
#define FM10000_LANE_ANALOG_IM_WIDTH             1
#define FM10000_LANE_ANALOG_IM_ENTRIES_0         4
#define FM10000_LANE_ANALOG_IM_ENTRIES_1         9

#define FM10000_LANE_ANALOG_IP(index1, index0)   ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004F) + (FM10000_EPL_BASE))
                                                            /* 0x0E004F FM10000_EPL_BASE */
#define FM10000_LANE_ANALOG_IP_WIDTH             1
#define FM10000_LANE_ANALOG_IP_ENTRIES_0         4
#define FM10000_LANE_ANALOG_IP_ENTRIES_1         9

#define FM10000_LANE_SAI_CFG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000050) + (FM10000_EPL_BASE))
                                                            /* 0x0E0050 FM10000_EPL_BASE */
#define FM10000_LANE_SAI_CFG_WIDTH               2
#define FM10000_LANE_SAI_CFG_ENTRIES_0           4
#define FM10000_LANE_SAI_CFG_ENTRIES_1           9

#define FM10000_LANE_SAI_STATUS(index1, index0)  ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000052) + (FM10000_EPL_BASE))
                                                            /* 0x0E0052 FM10000_EPL_BASE */
#define FM10000_LANE_SAI_STATUS_WIDTH            1
#define FM10000_LANE_SAI_STATUS_ENTRIES_0        4
#define FM10000_LANE_SAI_STATUS_ENTRIES_1        9

#define FM10000_EPL_DEBUG_PC_A2S_0_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000053) + (FM10000_EPL_BASE))
                                                            /* 0x0E0053 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_A2S_0_CFG_WIDTH     1
#define FM10000_EPL_DEBUG_PC_A2S_0_CFG_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_A2S_0_CFG_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_A2S_1_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000054) + (FM10000_EPL_BASE))
                                                            /* 0x0E0054 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_A2S_1_CFG_WIDTH     1
#define FM10000_EPL_DEBUG_PC_A2S_1_CFG_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_A2S_1_CFG_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_A2S_TOKS_0(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000055) + (FM10000_EPL_BASE))
                                                            /* 0x0E0055 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_A2S_TOKS_0_WIDTH    1
#define FM10000_EPL_DEBUG_PC_A2S_TOKS_0_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_A2S_TOKS_0_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_A2S_TOKS_1(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000056) + (FM10000_EPL_BASE))
                                                            /* 0x0E0056 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_A2S_TOKS_1_WIDTH    1
#define FM10000_EPL_DEBUG_PC_A2S_TOKS_1_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_A2S_TOKS_1_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_A2S_CNTR_0(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000057) + (FM10000_EPL_BASE))
                                                            /* 0x0E0057 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_A2S_CNTR_0_WIDTH    1
#define FM10000_EPL_DEBUG_PC_A2S_CNTR_0_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_A2S_CNTR_0_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_A2S_CNTR_1(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000058) + (FM10000_EPL_BASE))
                                                            /* 0x0E0058 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_A2S_CNTR_1_WIDTH    1
#define FM10000_EPL_DEBUG_PC_A2S_CNTR_1_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_A2S_CNTR_1_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_A2S_DATA_0(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000059) + (FM10000_EPL_BASE))
                                                            /* 0x0E0059 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_A2S_DATA_0_WIDTH    1
#define FM10000_EPL_DEBUG_PC_A2S_DATA_0_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_A2S_DATA_0_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_A2S_DATA_1(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00005A) + (FM10000_EPL_BASE))
                                                            /* 0x0E005A FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_A2S_DATA_1_WIDTH    1
#define FM10000_EPL_DEBUG_PC_A2S_DATA_1_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_A2S_DATA_1_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_S2A_0_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00005B) + (FM10000_EPL_BASE))
                                                            /* 0x0E005B FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_S2A_0_CFG_WIDTH     1
#define FM10000_EPL_DEBUG_PC_S2A_0_CFG_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_S2A_0_CFG_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_S2A_1_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00005C) + (FM10000_EPL_BASE))
                                                            /* 0x0E005C FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_S2A_1_CFG_WIDTH     1
#define FM10000_EPL_DEBUG_PC_S2A_1_CFG_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_S2A_1_CFG_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_S2A_TOKS_0(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00005D) + (FM10000_EPL_BASE))
                                                            /* 0x0E005D FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_S2A_TOKS_0_WIDTH    1
#define FM10000_EPL_DEBUG_PC_S2A_TOKS_0_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_S2A_TOKS_0_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_S2A_TOKS_1(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00005E) + (FM10000_EPL_BASE))
                                                            /* 0x0E005E FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_S2A_TOKS_1_WIDTH    1
#define FM10000_EPL_DEBUG_PC_S2A_TOKS_1_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_S2A_TOKS_1_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_S2A_CNTR_0(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00005F) + (FM10000_EPL_BASE))
                                                            /* 0x0E005F FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_S2A_CNTR_0_WIDTH    1
#define FM10000_EPL_DEBUG_PC_S2A_CNTR_0_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_S2A_CNTR_0_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_S2A_CNTR_1(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000060) + (FM10000_EPL_BASE))
                                                            /* 0x0E0060 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_S2A_CNTR_1_WIDTH    1
#define FM10000_EPL_DEBUG_PC_S2A_CNTR_1_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_S2A_CNTR_1_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_S2A_DATA_0(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000061) + (FM10000_EPL_BASE))
                                                            /* 0x0E0061 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_S2A_DATA_0_WIDTH    1
#define FM10000_EPL_DEBUG_PC_S2A_DATA_0_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_S2A_DATA_0_ENTRIES_1 9

#define FM10000_EPL_DEBUG_PC_S2A_DATA_1(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000062) + (FM10000_EPL_BASE))
                                                            /* 0x0E0062 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_PC_S2A_DATA_1_WIDTH    1
#define FM10000_EPL_DEBUG_PC_S2A_DATA_1_ENTRIES_0 4
#define FM10000_EPL_DEBUG_PC_S2A_DATA_1_ENTRIES_1 9

#define FM10000_EPL_IP(index)                    ((0x000400) * ((index) - 0) + (0x000300) + (FM10000_EPL_BASE))
                                                            /* 0x0E0300 FM10000_EPL_BASE */
#define FM10000_EPL_IP_WIDTH                     1
#define FM10000_EPL_IP_ENTRIES                   9

#define FM10000_EPL_ERROR_IP(index)              ((0x000400) * ((index) - 0) + (0x000301) + (FM10000_EPL_BASE))
                                                            /* 0x0E0301 FM10000_EPL_BASE */
#define FM10000_EPL_ERROR_IP_WIDTH               1
#define FM10000_EPL_ERROR_IP_ENTRIES             9

#define FM10000_EPL_ERROR_IM(index)              ((0x000400) * ((index) - 0) + (0x000302) + (FM10000_EPL_BASE))
                                                            /* 0x0E0302 FM10000_EPL_BASE */
#define FM10000_EPL_ERROR_IM_WIDTH               1
#define FM10000_EPL_ERROR_IM_ENTRIES             9

#define FM10000_EPL_BIST_STATUS(index)           ((0x000400) * ((index) - 0) + (0x000303) + (FM10000_EPL_BASE))
                                                            /* 0x0E0303 FM10000_EPL_BASE */
#define FM10000_EPL_BIST_STATUS_WIDTH            1
#define FM10000_EPL_BIST_STATUS_ENTRIES          9

#define FM10000_EPL_CFG_A(index)                 ((0x000400) * ((index) - 0) + (0x000304) + (FM10000_EPL_BASE))
                                                            /* 0x0E0304 FM10000_EPL_BASE */
#define FM10000_EPL_CFG_A_WIDTH                  1
#define FM10000_EPL_CFG_A_ENTRIES                9

#define FM10000_EPL_CFG_B(index)                 ((0x000400) * ((index) - 0) + (0x000305) + (FM10000_EPL_BASE))
                                                            /* 0x0E0305 FM10000_EPL_BASE */
#define FM10000_EPL_CFG_B_WIDTH                  1
#define FM10000_EPL_CFG_B_ENTRIES                9

#define FM10000_EPL_LED_STATUS(index)            ((0x000400) * ((index) - 0) + (0x000306) + (FM10000_EPL_BASE))
                                                            /* 0x0E0306 FM10000_EPL_BASE */
#define FM10000_EPL_LED_STATUS_WIDTH             1
#define FM10000_EPL_LED_STATUS_ENTRIES           9

#define FM10000_EPL_FIFO_ERROR_STATUS(index)     ((0x000400) * ((index) - 0) + (0x000307) + (FM10000_EPL_BASE))
                                                            /* 0x0E0307 FM10000_EPL_BASE */
#define FM10000_EPL_FIFO_ERROR_STATUS_WIDTH      1
#define FM10000_EPL_FIFO_ERROR_STATUS_ENTRIES    9

#define FM10000_EPL_TX_FIFO_RD_STATUS(index)     ((0x000400) * ((index) - 0) + (0x000308) + (FM10000_EPL_BASE))
                                                            /* 0x0E0308 FM10000_EPL_BASE */
#define FM10000_EPL_TX_FIFO_RD_STATUS_WIDTH      1
#define FM10000_EPL_TX_FIFO_RD_STATUS_ENTRIES    9

#define FM10000_EPL_TX_FIFO_WR_STATUS(index)     ((0x000400) * ((index) - 0) + (0x000309) + (FM10000_EPL_BASE))
                                                            /* 0x0E0309 FM10000_EPL_BASE */
#define FM10000_EPL_TX_FIFO_WR_STATUS_WIDTH      1
#define FM10000_EPL_TX_FIFO_WR_STATUS_ENTRIES    9

#define FM10000_EPL_TX_FIFO_A_STATUS(index)      ((0x000400) * ((index) - 0) + (0x00030A) + (FM10000_EPL_BASE))
                                                            /* 0x0E030A FM10000_EPL_BASE */
#define FM10000_EPL_TX_FIFO_A_STATUS_WIDTH       1
#define FM10000_EPL_TX_FIFO_A_STATUS_ENTRIES     9

#define FM10000_EPL_TX_FIFO_B_STATUS(index)      ((0x000400) * ((index) - 0) + (0x00030B) + (FM10000_EPL_BASE))
                                                            /* 0x0E030B FM10000_EPL_BASE */
#define FM10000_EPL_TX_FIFO_B_STATUS_WIDTH       1
#define FM10000_EPL_TX_FIFO_B_STATUS_ENTRIES     9

#define FM10000_EPL_TX_FIFO_C_STATUS(index)      ((0x000400) * ((index) - 0) + (0x00030C) + (FM10000_EPL_BASE))
                                                            /* 0x0E030C FM10000_EPL_BASE */
#define FM10000_EPL_TX_FIFO_C_STATUS_WIDTH       1
#define FM10000_EPL_TX_FIFO_C_STATUS_ENTRIES     9

#define FM10000_EPL_TX_FIFO_D_STATUS(index)      ((0x000400) * ((index) - 0) + (0x00030D) + (FM10000_EPL_BASE))
                                                            /* 0x0E030D FM10000_EPL_BASE */
#define FM10000_EPL_TX_FIFO_D_STATUS_WIDTH       1
#define FM10000_EPL_TX_FIFO_D_STATUS_ENTRIES     9

#define FM10000_EPL_RX_FIFO_RD_STATUS(index)     ((0x000400) * ((index) - 0) + (0x00030E) + (FM10000_EPL_BASE))
                                                            /* 0x0E030E FM10000_EPL_BASE */
#define FM10000_EPL_RX_FIFO_RD_STATUS_WIDTH      1
#define FM10000_EPL_RX_FIFO_RD_STATUS_ENTRIES    9

#define FM10000_EPL_RX_FIFO_WR_STATUS(index)     ((0x000400) * ((index) - 0) + (0x00030F) + (FM10000_EPL_BASE))
                                                            /* 0x0E030F FM10000_EPL_BASE */
#define FM10000_EPL_RX_FIFO_WR_STATUS_WIDTH      1
#define FM10000_EPL_RX_FIFO_WR_STATUS_ENTRIES    9

#define FM10000_EPL_RX_FIFO_A_STATUS(index)      ((0x000400) * ((index) - 0) + (0x000310) + (FM10000_EPL_BASE))
                                                            /* 0x0E0310 FM10000_EPL_BASE */
#define FM10000_EPL_RX_FIFO_A_STATUS_WIDTH       1
#define FM10000_EPL_RX_FIFO_A_STATUS_ENTRIES     9

#define FM10000_EPL_RX_FIFO_B_STATUS(index)      ((0x000400) * ((index) - 0) + (0x000311) + (FM10000_EPL_BASE))
                                                            /* 0x0E0311 FM10000_EPL_BASE */
#define FM10000_EPL_RX_FIFO_B_STATUS_WIDTH       1
#define FM10000_EPL_RX_FIFO_B_STATUS_ENTRIES     9

#define FM10000_EPL_RX_FIFO_C_STATUS(index)      ((0x000400) * ((index) - 0) + (0x000312) + (FM10000_EPL_BASE))
                                                            /* 0x0E0312 FM10000_EPL_BASE */
#define FM10000_EPL_RX_FIFO_C_STATUS_WIDTH       1
#define FM10000_EPL_RX_FIFO_C_STATUS_ENTRIES     9

#define FM10000_EPL_RX_FIFO_D_STATUS(index)      ((0x000400) * ((index) - 0) + (0x000313) + (FM10000_EPL_BASE))
                                                            /* 0x0E0313 FM10000_EPL_BASE */
#define FM10000_EPL_RX_FIFO_D_STATUS_WIDTH       1
#define FM10000_EPL_RX_FIFO_D_STATUS_ENTRIES     9

#define FM10000_PCS_ML_BASER_CFG(index)          ((0x000400) * ((index) - 0) + (0x000314) + (FM10000_EPL_BASE))
                                                            /* 0x0E0314 FM10000_EPL_BASE */
#define FM10000_PCS_ML_BASER_CFG_WIDTH           1
#define FM10000_PCS_ML_BASER_CFG_ENTRIES         9

#define FM10000_PCS_ML_BASER_RX_STATUS(index)    ((0x000400) * ((index) - 0) + (0x000315) + (FM10000_EPL_BASE))
                                                            /* 0x0E0315 FM10000_EPL_BASE */
#define FM10000_PCS_ML_BASER_RX_STATUS_WIDTH     1
#define FM10000_PCS_ML_BASER_RX_STATUS_ENTRIES   9

#define FM10000_PCS_ML_ALARM(index)              ((0x000400) * ((index) - 0) + (0x000316) + (FM10000_EPL_BASE))
                                                            /* 0x0E0316 FM10000_EPL_BASE */
#define FM10000_PCS_ML_ALARM_WIDTH               1
#define FM10000_PCS_ML_ALARM_ENTRIES             9

#define FM10000_PCS_100GBASER_BIP_0(index)       ((0x000400) * ((index) - 0) + (0x000317) + (FM10000_EPL_BASE))
                                                            /* 0x0E0317 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_0_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_0_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_1(index)       ((0x000400) * ((index) - 0) + (0x000318) + (FM10000_EPL_BASE))
                                                            /* 0x0E0318 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_1_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_1_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_2(index)       ((0x000400) * ((index) - 0) + (0x000319) + (FM10000_EPL_BASE))
                                                            /* 0x0E0319 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_2_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_2_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_3(index)       ((0x000400) * ((index) - 0) + (0x00031A) + (FM10000_EPL_BASE))
                                                            /* 0x0E031A FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_3_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_3_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_4(index)       ((0x000400) * ((index) - 0) + (0x00031B) + (FM10000_EPL_BASE))
                                                            /* 0x0E031B FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_4_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_4_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_5(index)       ((0x000400) * ((index) - 0) + (0x00031C) + (FM10000_EPL_BASE))
                                                            /* 0x0E031C FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_5_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_5_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_6(index)       ((0x000400) * ((index) - 0) + (0x00031D) + (FM10000_EPL_BASE))
                                                            /* 0x0E031D FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_6_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_6_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_7(index)       ((0x000400) * ((index) - 0) + (0x00031E) + (FM10000_EPL_BASE))
                                                            /* 0x0E031E FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_7_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_7_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_8(index)       ((0x000400) * ((index) - 0) + (0x00031F) + (FM10000_EPL_BASE))
                                                            /* 0x0E031F FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_8_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_8_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_9(index)       ((0x000400) * ((index) - 0) + (0x000320) + (FM10000_EPL_BASE))
                                                            /* 0x0E0320 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_9_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_9_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_10(index)      ((0x000400) * ((index) - 0) + (0x000321) + (FM10000_EPL_BASE))
                                                            /* 0x0E0321 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_10_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_10_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_11(index)      ((0x000400) * ((index) - 0) + (0x000322) + (FM10000_EPL_BASE))
                                                            /* 0x0E0322 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_11_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_11_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_12(index)      ((0x000400) * ((index) - 0) + (0x000323) + (FM10000_EPL_BASE))
                                                            /* 0x0E0323 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_12_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_12_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_13(index)      ((0x000400) * ((index) - 0) + (0x000324) + (FM10000_EPL_BASE))
                                                            /* 0x0E0324 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_13_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_13_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_14(index)      ((0x000400) * ((index) - 0) + (0x000325) + (FM10000_EPL_BASE))
                                                            /* 0x0E0325 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_14_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_14_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_15(index)      ((0x000400) * ((index) - 0) + (0x000326) + (FM10000_EPL_BASE))
                                                            /* 0x0E0326 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_15_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_15_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_16(index)      ((0x000400) * ((index) - 0) + (0x000327) + (FM10000_EPL_BASE))
                                                            /* 0x0E0327 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_16_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_16_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_17(index)      ((0x000400) * ((index) - 0) + (0x000328) + (FM10000_EPL_BASE))
                                                            /* 0x0E0328 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_17_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_17_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_18(index)      ((0x000400) * ((index) - 0) + (0x000329) + (FM10000_EPL_BASE))
                                                            /* 0x0E0329 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_18_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_18_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_19(index)      ((0x000400) * ((index) - 0) + (0x00032A) + (FM10000_EPL_BASE))
                                                            /* 0x0E032A FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_19_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_19_ENTRIES     9

#define FM10000_PCS_100GBASER_BLOCK_LOCK(index)  ((0x000400) * ((index) - 0) + (0x00032B) + (FM10000_EPL_BASE))
                                                            /* 0x0E032B FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BLOCK_LOCK_WIDTH   1
#define FM10000_PCS_100GBASER_BLOCK_LOCK_ENTRIES 9

#define FM10000_PCS_100GBASER_AMPS_LOCK(index)   ((0x000400) * ((index) - 0) + (0x00032C) + (FM10000_EPL_BASE))
                                                            /* 0x0E032C FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_AMPS_LOCK_WIDTH    1
#define FM10000_PCS_100GBASER_AMPS_LOCK_ENTRIES  9

#define FM10000_RS_FEC_UNCORRECTED(index)        ((0x000400) * ((index) - 0) + (0x00032D) + (FM10000_EPL_BASE))
                                                            /* 0x0E032D FM10000_EPL_BASE */
#define FM10000_RS_FEC_UNCORRECTED_WIDTH         1
#define FM10000_RS_FEC_UNCORRECTED_ENTRIES       9

#define FM10000_RS_FEC_CFG(index, word)          ((0x000400) * ((index) - 0) + (word) + (0x00032E) + (FM10000_EPL_BASE))
                                                            /* 0x0E032E FM10000_EPL_BASE */
#define FM10000_RS_FEC_CFG_WIDTH                 2
#define FM10000_RS_FEC_CFG_ENTRIES               9

#define FM10000_RS_FEC_STATUS(index)             ((0x000400) * ((index) - 0) + (0x000330) + (FM10000_EPL_BASE))
                                                            /* 0x0E0330 FM10000_EPL_BASE */
#define FM10000_RS_FEC_STATUS_WIDTH              1
#define FM10000_RS_FEC_STATUS_ENTRIES            9

#define FM10000_EPL_SYSTIME(index)               ((0x000400) * ((index) - 0) + (0x000331) + (FM10000_EPL_BASE))
                                                            /* 0x0E0331 FM10000_EPL_BASE */
#define FM10000_EPL_SYSTIME_WIDTH                1
#define FM10000_EPL_SYSTIME_ENTRIES              9

#define FM10000_EPL_SYSTIME0(index)              ((0x000400) * ((index) - 0) + (0x000332) + (FM10000_EPL_BASE))
                                                            /* 0x0E0332 FM10000_EPL_BASE */
#define FM10000_EPL_SYSTIME0_WIDTH               1
#define FM10000_EPL_SYSTIME0_ENTRIES             9

#define FM10000_EPL_SYSTIME_CFG(index)           ((0x000400) * ((index) - 0) + (0x000333) + (FM10000_EPL_BASE))
                                                            /* 0x0E0333 FM10000_EPL_BASE */
#define FM10000_EPL_SYSTIME_CFG_WIDTH            1
#define FM10000_EPL_SYSTIME_CFG_ENTRIES          9

#define FM10000_EPL_DEBUG_TX_PC(index)           ((0x000400) * ((index) - 0) + (0x000334) + (FM10000_EPL_BASE))
                                                            /* 0x0E0334 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_TX_PC_WIDTH            1
#define FM10000_EPL_DEBUG_TX_PC_ENTRIES          9

#define FM10000_EPL_DEBUG_RX_PC(index)           ((0x000400) * ((index) - 0) + (0x000335) + (FM10000_EPL_BASE))
                                                            /* 0x0E0335 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_RX_PC_WIDTH            1
#define FM10000_EPL_DEBUG_RX_PC_ENTRIES          9

#define FM10000_EPL_DEBUG_TX_FIFO(index, word)   ((0x000400) * ((index) - 0) + (word) + (0x000338) + (FM10000_EPL_BASE))
                                                            /* 0x0E0338 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_TX_FIFO_WIDTH          3
#define FM10000_EPL_DEBUG_TX_FIFO_ENTRIES        9

#define FM10000_EPL_DEBUG_TX_FIFO_FLOW(index)    ((0x000400) * ((index) - 0) + (0x00033C) + (FM10000_EPL_BASE))
                                                            /* 0x0E033C FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_WIDTH     1
#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_ENTRIES   9

#define FM10000_EPL_DEBUG_TX_FIFO_CFG(index)     ((0x000400) * ((index) - 0) + (0x00033D) + (FM10000_EPL_BASE))
                                                            /* 0x0E033D FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_TX_FIFO_CFG_WIDTH      1
#define FM10000_EPL_DEBUG_TX_FIFO_CFG_ENTRIES    9

#define FM10000_EPL_DEBUG_CDC_MON_CTRL(index)    ((0x000400) * ((index) - 0) + (0x00033E) + (FM10000_EPL_BASE))
                                                            /* 0x0E033E FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_CDC_MON_CTRL_WIDTH     1
#define FM10000_EPL_DEBUG_CDC_MON_CTRL_ENTRIES   9

#define FM10000_EPL_DEBUG_INTR_CFG(index)        ((0x000400) * ((index) - 0) + (0x00033F) + (FM10000_EPL_BASE))
                                                            /* 0x0E033F FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_INTR_CFG_WIDTH         1
#define FM10000_EPL_DEBUG_INTR_CFG_ENTRIES       9

#define FM10000_EPL_DEBUG_INTR_TOKS(index)       ((0x000400) * ((index) - 0) + (0x000340) + (FM10000_EPL_BASE))
                                                            /* 0x0E0340 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_INTR_TOKS_WIDTH        1
#define FM10000_EPL_DEBUG_INTR_TOKS_ENTRIES      9

#define FM10000_EPL_DEBUG_INTR_CNTR(index)       ((0x000400) * ((index) - 0) + (0x000341) + (FM10000_EPL_BASE))
                                                            /* 0x0E0341 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_INTR_CNTR_WIDTH        1
#define FM10000_EPL_DEBUG_INTR_CNTR_ENTRIES      9

#define FM10000_EPL_DEBUG_INTR_DATA(index)       ((0x000400) * ((index) - 0) + (0x000342) + (FM10000_EPL_BASE))
                                                            /* 0x0E0342 FM10000_EPL_BASE */
#define FM10000_EPL_DEBUG_INTR_DATA_WIDTH        1
#define FM10000_EPL_DEBUG_INTR_DATA_ENTRIES      9

#define FM10000_PLL_EPL_CTRL()                   ((0x000000) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8000 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_EPL_CTRL_WIDTH               1

#define FM10000_PLL_EPL_STAT()                   ((0x000001) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8001 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_EPL_STAT_WIDTH               1

#define FM10000_PLL_FABRIC_CTRL()                ((0x000002) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8002 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_FABRIC_CTRL_WIDTH            1

#define FM10000_PLL_FABRIC_STAT()                ((0x000003) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8003 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_FABRIC_STAT_WIDTH            1

#define FM10000_PLL_FABRIC_LOCK()                ((0x000004) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8004 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_FABRIC_LOCK_WIDTH            1

#define FM10000_SBUS_EPL_CFG()                   ((0x000005) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8005 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_CFG_WIDTH               1

#define FM10000_SBUS_EPL_COMMAND()               ((0x000006) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8006 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_COMMAND_WIDTH           1

#define FM10000_SBUS_EPL_REQUEST()               ((0x000007) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8007 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_REQUEST_WIDTH           1

#define FM10000_SBUS_EPL_RESPONSE()              ((0x000008) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8008 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_RESPONSE_WIDTH          1

#define FM10000_SBUS_EPL_SPICO_IN()              ((0x000009) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8009 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_SPICO_IN_WIDTH          1

#define FM10000_SBUS_EPL_SPICO_OUT()             ((0x00000A) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E800A FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_SPICO_OUT_WIDTH         1

#define FM10000_SBUS_EPL_IP()                    ((0x00000B) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E800B FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_IP_WIDTH                1

#define FM10000_SBUS_EPL_IM()                    ((0x00000C) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E800C FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_IM_WIDTH                1

#define FM10000_SBUS_EPL_FSM_DEBUG()             ((0x00000D) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E800D FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_FSM_DEBUG_WIDTH         1

#define FM10000_ETHCLK_CFG(index)                ((0x000001) * ((index) - 0) + (0x00000E) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E800E FM10000_PORTS_MGMT_BASE */
#define FM10000_ETHCLK_CFG_WIDTH                 1
#define FM10000_ETHCLK_CFG_ENTRIES               2

#define FM10000_ETHCLK_RATIO(index)              ((0x000001) * ((index) - 0) + (0x000010) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8010 FM10000_PORTS_MGMT_BASE */
#define FM10000_ETHCLK_RATIO_WIDTH               1
#define FM10000_ETHCLK_RATIO_ENTRIES             2

#define FM10000_PM_CLKOBS_CTRL()                 ((0x000012) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8012 FM10000_PORTS_MGMT_BASE */
#define FM10000_PM_CLKOBS_CTRL_WIDTH             1

#define FM10000_PM_DEBUG_CDC_MON_CTRL()          ((0x000013) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8013 FM10000_PORTS_MGMT_BASE */
#define FM10000_PM_DEBUG_CDC_MON_CTRL_WIDTH      1

#define FM10000_PM_DEBUG_CDC_MON_CYC()           ((0x000014) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8014 FM10000_PORTS_MGMT_BASE */
#define FM10000_PM_DEBUG_CDC_MON_CYC_WIDTH       1

#define FM10000_PM_DEBUG_INTR_S2A_CFG()          ((0x000015) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8015 FM10000_PORTS_MGMT_BASE */
#define FM10000_PM_DEBUG_INTR_S2A_CFG_WIDTH      1

#define FM10000_PM_DEBUG_INTR_S2A_TOKS()         ((0x000016) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8016 FM10000_PORTS_MGMT_BASE */
#define FM10000_PM_DEBUG_INTR_S2A_TOKS_WIDTH     1

#define FM10000_PM_DEBUG_INTR_S2A_CNTR()         ((0x000017) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8017 FM10000_PORTS_MGMT_BASE */
#define FM10000_PM_DEBUG_INTR_S2A_CNTR_WIDTH     1

#define FM10000_PM_DEBUG_INTR_S2A_DATA()         ((0x000018) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8018 FM10000_PORTS_MGMT_BASE */
#define FM10000_PM_DEBUG_INTR_S2A_DATA_WIDTH     1

#define FM10000_PCIE_CTRL()                      ((0x000000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_CTRL_WIDTH                  1

#define FM10000_PCIE_CTRL_EXT()                  ((0x000001) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100001 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_CTRL_EXT_WIDTH              1

#define FM10000_PCIE_EXVET()                     ((0x000002) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100002 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_EXVET_WIDTH                 1

#define FM10000_PCIE_GCR()                       ((0x000003) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100003 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_GCR_WIDTH                   1

#define FM10000_PCIE_FACTPS()                    ((0x000004) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100004 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_FACTPS_WIDTH                1

#define FM10000_PCIE_GCR_EXT()                   ((0x000005) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100005 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_GCR_EXT_WIDTH               1

#define FM10000_PCIE_EICR()                      ((0x000006) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100006 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_EICR_WIDTH                  1

#define FM10000_PCIE_EIMR()                      ((0x000007) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100007 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_EIMR_WIDTH                  1

#define FM10000_PCIE_PCA_FAULT(word)             ((word) + (0x000008) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100008 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PCA_FAULT_WIDTH             4

#define FM10000_PCIE_RHI_FAULT(word)             ((word) + (0x00000C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10000C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RHI_FAULT_WIDTH             4

#define FM10000_PCIE_THI_FAULT(word)             ((word) + (0x000010) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100010 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_THI_FAULT_WIDTH             4

#define FM10000_PCIE_RPP_FAULT(word)             ((word) + (0x000014) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100014 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RPP_FAULT_WIDTH             4

#define FM10000_PCIE_TPP_FAULT(word)             ((word) + (0x000018) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100018 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TPP_FAULT_WIDTH             4

#define FM10000_PCIE_FUM_FAULT(word)             ((word) + (0x00001C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10001C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_FUM_FAULT_WIDTH             4

#define FM10000_PCIE_MAXHOLDQ(index)             ((0x000001) * ((index) - 0) + (0x000020) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100020 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_MAXHOLDQ_WIDTH              1
#define FM10000_PCIE_MAXHOLDQ_ENTRIES            8

#define FM10000_PCIE_SM_AREA(word)               ((word) + (0x000028) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100028 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SM_AREA_WIDTH               8

#define FM10000_PCIE_DGLORTMAP(index)            ((0x000001) * ((index) - 0) + (0x000030) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100030 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DGLORTMAP_WIDTH             1
#define FM10000_PCIE_DGLORTMAP_ENTRIES           8

#define FM10000_PCIE_DGLORTDEC(index)            ((0x000001) * ((index) - 0) + (0x000038) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100038 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DGLORTDEC_WIDTH             1
#define FM10000_PCIE_DGLORTDEC_ENTRIES           8

#define FM10000_PCIE_TUNNEL_CFG(word)            ((word) + (0x000040) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100040 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TUNNEL_CFG_WIDTH            2

#define FM10000_PCIE_SWPRI_MAP(index)            ((0x000001) * ((index) - 0) + (0x000050) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100050 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SWPRI_MAP_WIDTH             1
#define FM10000_PCIE_SWPRI_MAP_ENTRIES           16

#define FM10000_PCIE_RSSRK(index1, index0)       ((0x000010) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000800) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100800 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RSSRK_WIDTH                 1
#define FM10000_PCIE_RSSRK_ENTRIES_0             10
#define FM10000_PCIE_RSSRK_ENTRIES_1             65

#define FM10000_PCIE_RETA(index1, index0)        ((0x000020) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x001000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x101000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RETA_WIDTH                  1
#define FM10000_PCIE_RETA_ENTRIES_0              32
#define FM10000_PCIE_RETA_ENTRIES_1              65

#define FM10000_PCIE_TC_CREDIT(index)            ((0x000001) * ((index) - 0) + (0x002000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x102000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TC_CREDIT_WIDTH             1
#define FM10000_PCIE_TC_CREDIT_ENTRIES           64

#define FM10000_PCIE_TC_MAXCREDIT(index)         ((0x000001) * ((index) - 0) + (0x002040) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x102040 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TC_MAXCREDIT_WIDTH          1
#define FM10000_PCIE_TC_MAXCREDIT_ENTRIES        64

#define FM10000_PCIE_TC_RATE(index)              ((0x000001) * ((index) - 0) + (0x002080) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x102080 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TC_RATE_WIDTH               1
#define FM10000_PCIE_TC_RATE_ENTRIES             64

#define FM10000_PCIE_TC_RATE_STATUS(word)        ((word) + (0x0020C0) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x1020C0 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TC_RATE_STATUS_WIDTH        2

#define FM10000_PCIE_PAUSE()                     ((0x0020C2) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x1020C2 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PAUSE_WIDTH                 1

#define FM10000_PCIE_DMA_CTRL()                  ((0x0020C3) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x1020C3 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DMA_CTRL_WIDTH              1

#define FM10000_PCIE_DMA_CTRL2()                 ((0x0020C4) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x1020C4 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DMA_CTRL2_WIDTH             1

#define FM10000_PCIE_DTXTCPFLGL()                ((0x0020C5) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x1020C5 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DTXTCPFLGL_WIDTH            1

#define FM10000_PCIE_DTXTCPFLGH()                ((0x0020C6) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x1020C6 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DTXTCPFLGH_WIDTH            1

#define FM10000_PCIE_TPH_CTRL()                  ((0x0020C7) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x1020C7 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TPH_CTRL_WIDTH              1

#define FM10000_PCIE_MRQC(index)                 ((0x000001) * ((index) - 0) + (0x002100) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x102100 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_MRQC_WIDTH                  1
#define FM10000_PCIE_MRQC_ENTRIES                65

#define FM10000_PCIE_TQMAP(index)                ((0x000001) * ((index) - 0) + (0x002800) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x102800 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TQMAP_WIDTH                 1
#define FM10000_PCIE_TQMAP_ENTRIES               2048

#define FM10000_PCIE_RQMAP(index)                ((0x000001) * ((index) - 0) + (0x003000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RQMAP_WIDTH                 1
#define FM10000_PCIE_RQMAP_ENTRIES               2048

#define FM10000_PCIE_STATS_TIMEOUT()             ((0x003800) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103800 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_STATS_TIMEOUT_WIDTH         1

#define FM10000_PCIE_STATS_UR()                  ((0x003801) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103801 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_STATS_UR_WIDTH              1

#define FM10000_PCIE_STATS_CA()                  ((0x003802) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103802 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_STATS_CA_WIDTH              1

#define FM10000_PCIE_STATS_UM()                  ((0x003803) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103803 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_STATS_UM_WIDTH              1

#define FM10000_PCIE_STATS_XEC()                 ((0x003804) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103804 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_STATS_XEC_WIDTH             1

#define FM10000_PCIE_STATS_VLAN_DROP()           ((0x003805) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103805 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_STATS_VLAN_DROP_WIDTH       1

#define FM10000_PCIE_STATS_LOOPBACK_DROP()       ((0x003806) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103806 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_STATS_LOOPBACK_DROP_WIDTH   1

#define FM10000_PCIE_STATS_NODESC_DROP()         ((0x003807) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103807 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_STATS_NODESC_DROP_WIDTH     1

#define FM10000_PCIE_RRTIME_CFG()                ((0x003808) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103808 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RRTIME_CFG_WIDTH            1

#define FM10000_PCIE_RRTIME_LIMIT(index)         ((0x000001) * ((index) - 0) + (0x00380C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10380C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RRTIME_LIMIT_WIDTH          1
#define FM10000_PCIE_RRTIME_LIMIT_ENTRIES        3

#define FM10000_PCIE_RRTIME_COUNT(index)         ((0x000001) * ((index) - 0) + (0x003810) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103810 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RRTIME_COUNT_WIDTH          1
#define FM10000_PCIE_RRTIME_COUNT_ENTRIES        4

#define FM10000_PCIE_SYSTIME(word)               ((word) + (0x003814) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103814 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SYSTIME_WIDTH               2

#define FM10000_PCIE_SYSTIME0(word)              ((word) + (0x003816) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103816 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SYSTIME0_WIDTH              2

#define FM10000_PCIE_SYSTIME_CFG()               ((0x003818) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103818 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SYSTIME_CFG_WIDTH           1

#define FM10000_PCIE_PFVFBME(word)               ((word) + (0x00381A) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10381A FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PFVFBME_WIDTH               2

#define FM10000_PCIE_PHYADDR()                   ((0x00381C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10381C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PHYADDR_WIDTH               1

#define FM10000_PCIE_RDBAL(index)                ((0x000040) * ((index) - 0) + (0x004000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RDBAL_WIDTH                 1
#define FM10000_PCIE_RDBAL_ENTRIES               256

#define FM10000_PCIE_RDBAH(index)                ((0x000040) * ((index) - 0) + (0x004001) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104001 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RDBAH_WIDTH                 1
#define FM10000_PCIE_RDBAH_ENTRIES               256

#define FM10000_PCIE_RDLEN(index)                ((0x000040) * ((index) - 0) + (0x004002) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104002 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RDLEN_WIDTH                 1
#define FM10000_PCIE_RDLEN_ENTRIES               256

#define FM10000_PCIE_TPH_RXCTRL(index)           ((0x000040) * ((index) - 0) + (0x004003) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104003 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TPH_RXCTRL_WIDTH            1
#define FM10000_PCIE_TPH_RXCTRL_ENTRIES          256

#define FM10000_PCIE_RDH(index)                  ((0x000040) * ((index) - 0) + (0x004004) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104004 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RDH_WIDTH                   1
#define FM10000_PCIE_RDH_ENTRIES                 256

#define FM10000_PCIE_RDT(index)                  ((0x000040) * ((index) - 0) + (0x004005) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104005 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RDT_WIDTH                   1
#define FM10000_PCIE_RDT_ENTRIES                 256

#define FM10000_PCIE_RXQCTL(index)               ((0x000040) * ((index) - 0) + (0x004006) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104006 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RXQCTL_WIDTH                1
#define FM10000_PCIE_RXQCTL_ENTRIES              256

#define FM10000_PCIE_RXDCTL(index)               ((0x000040) * ((index) - 0) + (0x004007) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104007 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RXDCTL_WIDTH                1
#define FM10000_PCIE_RXDCTL_ENTRIES              256

#define FM10000_PCIE_RXINT(index)                ((0x000040) * ((index) - 0) + (0x004008) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104008 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RXINT_WIDTH                 1
#define FM10000_PCIE_RXINT_ENTRIES               256

#define FM10000_PCIE_SRRCTL(index)               ((0x000040) * ((index) - 0) + (0x004009) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104009 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SRRCTL_WIDTH                1
#define FM10000_PCIE_SRRCTL_ENTRIES              256

#define FM10000_PCIE_QPRC(index)                 ((0x000040) * ((index) - 0) + (0x00400A) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10400A FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_QPRC_WIDTH                  1
#define FM10000_PCIE_QPRC_ENTRIES                256

#define FM10000_PCIE_QPRDC(index)                ((0x000040) * ((index) - 0) + (0x00400B) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10400B FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_QPRDC_WIDTH                 1
#define FM10000_PCIE_QPRDC_ENTRIES               256

#define FM10000_PCIE_QBRC_L(index)               ((0x000040) * ((index) - 0) + (0x00400C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10400C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_QBRC_L_WIDTH                1
#define FM10000_PCIE_QBRC_L_ENTRIES              256

#define FM10000_PCIE_QBRC_H(index)               ((0x000040) * ((index) - 0) + (0x00400D) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10400D FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_QBRC_H_WIDTH                1
#define FM10000_PCIE_QBRC_H_ENTRIES              256

#define FM10000_PCIE_RX_SGLORT(index)            ((0x000040) * ((index) - 0) + (0x00400E) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10400E FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RX_SGLORT_WIDTH             1
#define FM10000_PCIE_RX_SGLORT_ENTRIES           256

#define FM10000_PCIE_TDBAL(index)                ((0x000040) * ((index) - 0) + (0x008000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TDBAL_WIDTH                 1
#define FM10000_PCIE_TDBAL_ENTRIES               256

#define FM10000_PCIE_TDBAH(index)                ((0x000040) * ((index) - 0) + (0x008001) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108001 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TDBAH_WIDTH                 1
#define FM10000_PCIE_TDBAH_ENTRIES               256

#define FM10000_PCIE_TDLEN(index)                ((0x000040) * ((index) - 0) + (0x008002) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108002 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TDLEN_WIDTH                 1
#define FM10000_PCIE_TDLEN_ENTRIES               256

#define FM10000_PCIE_TPH_TXCTRL(index)           ((0x000040) * ((index) - 0) + (0x008003) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108003 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TPH_TXCTRL_WIDTH            1
#define FM10000_PCIE_TPH_TXCTRL_ENTRIES          256

#define FM10000_PCIE_TDH(index)                  ((0x000040) * ((index) - 0) + (0x008004) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108004 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TDH_WIDTH                   1
#define FM10000_PCIE_TDH_ENTRIES                 256

#define FM10000_PCIE_TDT(index)                  ((0x000040) * ((index) - 0) + (0x008005) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108005 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TDT_WIDTH                   1
#define FM10000_PCIE_TDT_ENTRIES                 256

#define FM10000_PCIE_TXDCTL(index)               ((0x000040) * ((index) - 0) + (0x008006) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108006 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TXDCTL_WIDTH                1
#define FM10000_PCIE_TXDCTL_ENTRIES              256

#define FM10000_PCIE_TXQCTL(index)               ((0x000040) * ((index) - 0) + (0x008007) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108007 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TXQCTL_WIDTH                1
#define FM10000_PCIE_TXQCTL_ENTRIES              256

#define FM10000_PCIE_TXINT(index)                ((0x000040) * ((index) - 0) + (0x008008) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108008 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TXINT_WIDTH                 1
#define FM10000_PCIE_TXINT_ENTRIES               256

#define FM10000_PCIE_QPTC(index)                 ((0x000040) * ((index) - 0) + (0x008009) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x108009 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_QPTC_WIDTH                  1
#define FM10000_PCIE_QPTC_ENTRIES                256

#define FM10000_PCIE_QBTC_L(index)               ((0x000040) * ((index) - 0) + (0x00800A) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10800A FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_QBTC_L_WIDTH                1
#define FM10000_PCIE_QBTC_L_ENTRIES              256

#define FM10000_PCIE_QBTC_H(index)               ((0x000040) * ((index) - 0) + (0x00800B) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10800B FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_QBTC_H_WIDTH                1
#define FM10000_PCIE_QBTC_H_ENTRIES              256

#define FM10000_PCIE_TQDLOC(index)               ((0x000040) * ((index) - 0) + (0x00800C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10800C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TQDLOC_WIDTH                1
#define FM10000_PCIE_TQDLOC_ENTRIES              256

#define FM10000_PCIE_TX_SGLORT(index)            ((0x000040) * ((index) - 0) + (0x00800D) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10800D FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TX_SGLORT_WIDTH             1
#define FM10000_PCIE_TX_SGLORT_ENTRIES           256

#define FM10000_PCIE_PFVTCTL(index)              ((0x000040) * ((index) - 0) + (0x00800E) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x10800E FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PFVTCTL_WIDTH               1
#define FM10000_PCIE_PFVTCTL_ENTRIES             256

#define FM10000_PCIE_PBACL(index)                ((0x000001) * ((index) - 0) + (0x010000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x110000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PBACL_WIDTH                 1
#define FM10000_PCIE_PBACL_ENTRIES               72

#define FM10000_PCIE_INT_MAP(index)              ((0x000001) * ((index) - 0) + (0x010080) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x110080 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_INT_MAP_WIDTH               1
#define FM10000_PCIE_INT_MAP_ENTRIES             16

#define FM10000_PCIE_MSIX_VECTOR(index, word)    ((0x000004) * ((index) - 0) + (word) + (0x011000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x111000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_MSIX_VECTOR_WIDTH           4
#define FM10000_PCIE_MSIX_VECTOR_ENTRIES         768

#define FM10000_PCIE_INT_CTRL()                  ((0x012000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x112000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_INT_CTRL_WIDTH              1

#define FM10000_PCIE_ITR(index)                  ((0x000001) * ((index) - 0) + (0x012400) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x112400 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_ITR_WIDTH                   1
#define FM10000_PCIE_ITR_ENTRIES                 768

#define FM10000_PCIE_ITR2(index, word)           ((0x000002) * ((index) - 0) + (word) + (0x012800) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x112800 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_ITR2_WIDTH                  2
#define FM10000_PCIE_ITR2_ENTRIES                768

#define FM10000_PCIE_IP()                        ((0x013000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x113000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_IP_WIDTH                    1

#define FM10000_PCIE_IM()                        ((0x013001) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x113001 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_IM_WIDTH                    1

#define FM10000_PCIE_IB()                        ((0x013002) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x113002 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_IB_WIDTH                    1

#define FM10000_PCIE_SRAM_IP()                   ((0x013003) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x113003 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SRAM_IP_WIDTH               1

#define FM10000_PCIE_SRAM_IM()                   ((0x013004) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x113004 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SRAM_IM_WIDTH               1

#define FM10000_PCIE_VLAN_TABLE(index1, index0)  ((0x000080) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x014000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x114000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_VLAN_TABLE_WIDTH            1
#define FM10000_PCIE_VLAN_TABLE_ENTRIES_0        128
#define FM10000_PCIE_VLAN_TABLE_ENTRIES_1        65

#define FM10000_PCIE_MBMEM(index)                ((0x000001) * ((index) - 0) + (0x018000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_MBMEM_WIDTH                 1
#define FM10000_PCIE_MBMEM_ENTRIES               2048

#define FM10000_PCIE_MBX(index)                  ((0x000001) * ((index) - 0) + (0x018800) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118800 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_MBX_WIDTH                   1
#define FM10000_PCIE_MBX_ENTRIES                 64

#define FM10000_PCIE_MBICR(index)                ((0x000001) * ((index) - 0) + (0x018840) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118840 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_MBICR_WIDTH                 1
#define FM10000_PCIE_MBICR_ENTRIES               2

#define FM10000_PCIE_GMBX()                      ((0x018842) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118842 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_GMBX_WIDTH                  1

#define FM10000_PCIE_PFVFLRE(word)               ((word) + (0x018844) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118844 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PFVFLRE_WIDTH               2

#define FM10000_PCIE_PFVFLREC(word)              ((word) + (0x018846) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118846 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PFVFLREC_WIDTH              2

#define FM10000_PCIE_DEBUG_CTRL0()               ((0x018848) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118848 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_CTRL0_WIDTH           1

#define FM10000_PCIE_TEST_CFG0()                 ((0x018849) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118849 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TEST_CFG0_WIDTH             1

#define FM10000_PCIE_VISA_CTRL()                 ((0x01884A) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11884A FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_VISA_CTRL_WIDTH             1

#define FM10000_PCIE_VISA_DATA()                 ((0x01884B) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11884B FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_VISA_DATA_WIDTH             1

#define FM10000_PCIE_VISA_TRAP_OUT()             ((0x01884C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11884C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_VISA_TRAP_OUT_WIDTH         1

#define FM10000_PCIE_VISA_TRAP()                 ((0x01884D) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11884D FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_VISA_TRAP_WIDTH             1

#define FM10000_PCIE_VISA_TRAP_MASK()            ((0x01884E) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11884E FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_VISA_TRAP_MASK_WIDTH        1

#define FM10000_PCIE_INT_SRAM_CTRL(word)         ((word) + (0x018850) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118850 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_INT_SRAM_CTRL_WIDTH         2

#define FM10000_PCIE_FUM_SRAM_CTRL(word)         ((word) + (0x018852) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118852 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_FUM_SRAM_CTRL_WIDTH         2

#define FM10000_PCIE_PCA_SRAM_CTRL()             ((0x018854) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118854 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PCA_SRAM_CTRL_WIDTH         1

#define FM10000_PCIE_PP_SRAM_CTRL(word)          ((word) + (0x018858) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118858 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PP_SRAM_CTRL_WIDTH          3

#define FM10000_PCIE_PCW_SRAM_CTRL(word)         ((word) + (0x01885C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11885C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_PCW_SRAM_CTRL_WIDTH         2

#define FM10000_PCIE_RHI_SRAM_CTRL1(word)        ((word) + (0x01885E) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11885E FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RHI_SRAM_CTRL1_WIDTH        2

#define FM10000_PCIE_RHI_SRAM_CTRL2()            ((0x018860) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118860 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RHI_SRAM_CTRL2_WIDTH        1

#define FM10000_PCIE_THI_SRAM_CTRL1(word)        ((word) + (0x018864) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118864 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_THI_SRAM_CTRL1_WIDTH        3

#define FM10000_PCIE_THI_SRAM_CTRL2(word)        ((word) + (0x018868) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118868 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_THI_SRAM_CTRL2_WIDTH        2

#define FM10000_PCIE_FPGA_REVID()                ((0x01886A) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11886A FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_FPGA_REVID_WIDTH            1

#define FM10000_PCIE_TIMEOUT_CFG()               ((0x01886B) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11886B FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TIMEOUT_CFG_WIDTH           1

#define FM10000_PCIE_DEBUG_PCA()                 ((0x01886C) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11886C FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_PCA_WIDTH             1

#define FM10000_PCIE_DEBUG_RHI()                 ((0x01886D) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11886D FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_RHI_WIDTH             1

#define FM10000_PCIE_DEBUG_THI()                 ((0x01886E) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11886E FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_THI_WIDTH             1

#define FM10000_PCIE_DEBUG_RPP()                 ((0x01886F) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x11886F FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_RPP_WIDTH             1

#define FM10000_PCIE_DEBUG_TPP()                 ((0x018870) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118870 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_TPP_WIDTH             1

#define FM10000_PCIE_DEBUG_FUM()                 ((0x018871) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118871 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_FUM_WIDTH             1

#define FM10000_PCIE_DEBUG_MEM_CTRL()            ((0x018872) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118872 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_MEM_CTRL_WIDTH        1

#define FM10000_PCIE_DEBUG_MEM_DATA(index)       ((0x000001) * ((index) - 0) + (0x018878) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118878 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_DEBUG_MEM_DATA_WIDTH        1
#define FM10000_PCIE_DEBUG_MEM_DATA_ENTRIES      5

#define FM10000_PCIE_LVMMC()                     ((0x018880) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118880 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_LVMMC_WIDTH                 1

#define FM10000_PCIE_LVMMI()                     ((0x018881) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118881 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_LVMMI_WIDTH                 1

#define FM10000_PCIE_FUM_DFX_CNT(index)          ((0x000001) * ((index) - 0) + (0x018888) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118888 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_FUM_DFX_CNT_WIDTH           1
#define FM10000_PCIE_FUM_DFX_CNT_ENTRIES         6

#define FM10000_PCIE_FUM_DFX_STA(index)          ((0x000001) * ((index) - 0) + (0x018890) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118890 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_FUM_DFX_STA_WIDTH           1
#define FM10000_PCIE_FUM_DFX_STA_ENTRIES         6

#define FM10000_PCIE_HOST_MISC()                 ((0x019000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x119000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_HOST_MISC_WIDTH             1

#define FM10000_PCIE_HOST_LANE_CTRL()            ((0x019001) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x119001 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_HOST_LANE_CTRL_WIDTH        1

#define FM10000_PCIE_SERDES_CTRL(index, word)    ((0x000002) * ((index) - 0) + (word) + (0x019010) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x119010 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SERDES_CTRL_WIDTH           2
#define FM10000_PCIE_SERDES_CTRL_ENTRIES         8

#define FM10000_PCIE_CFG_ID()                    ((0x000000) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120000 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_ID_WIDTH                1

#define FM10000_PCIE_CFG_CMD()                   ((0x000001) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120001 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_CMD_WIDTH               1

#define FM10000_PCIE_CFG_1()                     ((0x000002) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120002 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_1_WIDTH                 1

#define FM10000_PCIE_CFG_2()                     ((0x000003) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120003 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_2_WIDTH                 1

#define FM10000_PCIE_CFG_BAR0()                  ((0x000004) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120004 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_BAR0_WIDTH              1

#define FM10000_PCIE_CFG_BAR1()                  ((0x000005) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120005 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_BAR1_WIDTH              1

#define FM10000_PCIE_CFG_BAR2()                  ((0x000006) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120006 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_BAR2_WIDTH              1

#define FM10000_PCIE_CFG_BAR3()                  ((0x000007) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120007 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_BAR3_WIDTH              1

#define FM10000_PCIE_CFG_BAR4()                  ((0x000008) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120008 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_BAR4_WIDTH              1

#define FM10000_PCIE_CFG_BAR5()                  ((0x000009) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120009 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_BAR5_WIDTH              1

#define FM10000_PCIE_CFG_CARDBUS()               ((0x00000A) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12000A FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_CARDBUS_WIDTH           1

#define FM10000_PCIE_CFG_SUBID()                 ((0x00000B) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12000B FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SUBID_WIDTH             1

#define FM10000_PCIE_CFG_EXP_ROM()               ((0x00000C) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12000C FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_EXP_ROM_WIDTH           1

#define FM10000_PCIE_CFG_CAP_PTR()               ((0x00000D) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12000D FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_CAP_PTR_WIDTH           1

#define FM10000_PCIE_CFG_RSVD()                  ((0x00000E) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12000E FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_RSVD_WIDTH              1

#define FM10000_PCIE_CFG_INT()                   ((0x00000F) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12000F FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_INT_WIDTH               1

#define FM10000_PCIE_CFG_PM_CAP()                ((0x000010) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120010 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PM_CAP_WIDTH            1

#define FM10000_PCIE_CFG_PM_CTRL()               ((0x000011) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120011 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PM_CTRL_WIDTH           1

#define FM10000_PCIE_CFG_PCIE_CAP()              ((0x00001C) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12001C FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_CAP_WIDTH          1

#define FM10000_PCIE_CFG_PCIE_DEV_CAP()          ((0x00001D) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12001D FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_WIDTH      1

#define FM10000_PCIE_CFG_PCIE_DEV_CTRL()         ((0x00001E) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12001E FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_WIDTH     1

#define FM10000_PCIE_CFG_PCIE_LINK_CAP()         ((0x00001F) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12001F FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_WIDTH     1

#define FM10000_PCIE_CFG_PCIE_LINK_CTRL()        ((0x000020) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120020 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_WIDTH    1

#define FM10000_PCIE_CFG_PCIE_DEV_CAP2()         ((0x000025) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120025 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_DEV_CAP2_WIDTH     1

#define FM10000_PCIE_CFG_PCIE_DEV_CTRL2()        ((0x000026) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120026 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL2_WIDTH    1

#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2()       ((0x000028) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120028 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_WIDTH   1

#define FM10000_PCIE_CFG_MSIX_CAP()              ((0x00002C) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12002C FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_MSIX_CAP_WIDTH          1

#define FM10000_PCIE_CFG_MSIX_TABLE_OFFSET()     ((0x00002D) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12002D FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_MSIX_TABLE_OFFSET_WIDTH 1

#define FM10000_PCIE_CFG_MSIX_PBA()              ((0x00002E) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12002E FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_MSIX_PBA_WIDTH          1

#define FM10000_PCIE_CFG_VPD_CAP()               ((0x000034) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120034 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_VPD_CAP_WIDTH           1

#define FM10000_PCIE_CFG_VPD_DATA()              ((0x000035) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120035 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_VPD_DATA_WIDTH          1

#define FM10000_PCIE_CFG_AER_HDR()               ((0x000040) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120040 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_HDR_WIDTH           1

#define FM10000_PCIE_CFG_AER_UNERR_STATUS()      ((0x000041) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120041 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_WIDTH  1

#define FM10000_PCIE_CFG_AER_UNERR_MASK()        ((0x000042) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120042 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_UNERR_MASK_WIDTH    1

#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY()    ((0x000043) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120043 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_WIDTH 1

#define FM10000_PCIE_CFG_AER_COERR_STATUS()      ((0x000044) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120044 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_COERR_STATUS_WIDTH  1

#define FM10000_PCIE_CFG_AER_COERR_MASK()        ((0x000045) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120045 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_COERR_MASK_WIDTH    1

#define FM10000_PCIE_CFG_AER_CTRL()              ((0x000046) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120046 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_CTRL_WIDTH          1

#define FM10000_PCIE_CFG_AER_HEADER_LOG0()       ((0x000047) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120047 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_HEADER_LOG0_WIDTH   1

#define FM10000_PCIE_CFG_AER_HEADER_LOG1()       ((0x000048) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120048 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_HEADER_LOG1_WIDTH   1

#define FM10000_PCIE_CFG_AER_HEADER_LOG2()       ((0x000049) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120049 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_HEADER_LOG2_WIDTH   1

#define FM10000_PCIE_CFG_AER_HEADER_LOG3()       ((0x00004A) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12004A FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_AER_HEADER_LOG3_WIDTH   1

#define FM10000_PCIE_CFG_SPD_HDR()               ((0x000052) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120052 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPD_HDR_WIDTH           1

#define FM10000_PCIE_CFG_SPD_NUMBER_L()          ((0x000053) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120053 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPD_NUMBER_L_WIDTH      1

#define FM10000_PCIE_CFG_SPD_NUMBER_H()          ((0x000054) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120054 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPD_NUMBER_H_WIDTH      1

#define FM10000_PCIE_CFG_ARI_HDR()               ((0x000056) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120056 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_ARI_HDR_WIDTH           1

#define FM10000_PCIE_CFG_ARI_CTRL()              ((0x000057) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120057 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_ARI_CTRL_WIDTH          1

#define FM10000_PCIE_CFG_SPCIE_HDR()             ((0x00005A) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12005A FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPCIE_HDR_WIDTH         1

#define FM10000_PCIE_CFG_SPCIE_LINK_CTRL3()      ((0x00005B) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12005B FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPCIE_LINK_CTRL3_WIDTH  1

#define FM10000_PCIE_CFG_SPCIE_ERR_STS()         ((0x00005C) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12005C FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPCIE_ERR_STS_WIDTH     1

#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01()       ((0x00005D) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12005D FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_WIDTH   1

#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23()       ((0x00005E) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12005E FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_WIDTH   1

#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45()       ((0x00005F) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12005F FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_WIDTH   1

#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67()       ((0x000060) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120060 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_WIDTH   1

#define FM10000_PCIE_CFG_SRIOV_HDR()             ((0x000062) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120062 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_HDR_WIDTH         1

#define FM10000_PCIE_CFG_SRIOV_CAP()             ((0x000063) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120063 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_CAP_WIDTH         1

#define FM10000_PCIE_CFG_SRIOV_CTRL()            ((0x000064) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120064 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_CTRL_WIDTH        1

#define FM10000_PCIE_CFG_SRIOV_CFG()             ((0x000065) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120065 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_CFG_WIDTH         1

#define FM10000_PCIE_CFG_SRIOV_NUM()             ((0x000066) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120066 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_NUM_WIDTH         1

#define FM10000_PCIE_CFG_SRIOV_MAP()             ((0x000067) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120067 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_MAP_WIDTH         1

#define FM10000_PCIE_CFG_SRIOV_DEVID()           ((0x000068) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120068 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_DEVID_WIDTH       1

#define FM10000_PCIE_CFG_SRIOV_PAGE_SUP()        ((0x000069) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120069 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_PAGE_SUP_WIDTH    1

#define FM10000_PCIE_CFG_SRIOV_PAGE_CFG()        ((0x00006A) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12006A FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_PAGE_CFG_WIDTH    1

#define FM10000_PCIE_CFG_SRIOV_BAR0()            ((0x00006B) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12006B FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_BAR0_WIDTH        1

#define FM10000_PCIE_CFG_SRIOV_BAR1()            ((0x00006C) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12006C FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_BAR1_WIDTH        1

#define FM10000_PCIE_CFG_SRIOV_BAR2()            ((0x00006D) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12006D FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_BAR2_WIDTH        1

#define FM10000_PCIE_CFG_SRIOV_BAR3()            ((0x00006E) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12006E FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_BAR3_WIDTH        1

#define FM10000_PCIE_CFG_SRIOV_BAR4()            ((0x00006F) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12006F FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_BAR4_WIDTH        1

#define FM10000_PCIE_CFG_SRIOV_BAR5()            ((0x000070) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120070 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_BAR5_WIDTH        1

#define FM10000_PCIE_CFG_SRIOV_MIG()             ((0x000071) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120071 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SRIOV_MIG_WIDTH         1

#define FM10000_PCIE_CFG_TPH_HDR()               ((0x000072) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120072 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_TPH_HDR_WIDTH           1

#define FM10000_PCIE_CFG_TPH_CAP()               ((0x000073) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120073 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_TPH_CAP_WIDTH           1

#define FM10000_PCIE_CFG_TPH_CTRL()              ((0x000074) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120074 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_TPH_CTRL_WIDTH          1

#define FM10000_PCIE_CFG_ACS_HDR()               ((0x000076) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120076 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_ACS_HDR_WIDTH           1

#define FM10000_PCIE_CFG_ACS_CAP()               ((0x000077) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120077 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_ACS_CAP_WIDTH           1

#define FM10000_PCIE_PORTLOGIC()                 ((0x0001C0) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x1201C0 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_PORTLOGIC_WIDTH             1

#define FM10000_PCIE_VF_CFG_ID(index)            ((0x000400) * ((index) - 0) + (0x000000) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130000 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_ID_WIDTH             1
#define FM10000_PCIE_VF_CFG_ID_ENTRIES           64

#define FM10000_PCIE_VF_CFG_CMD(index)           ((0x000400) * ((index) - 0) + (0x000001) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130001 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_CMD_WIDTH            1
#define FM10000_PCIE_VF_CFG_CMD_ENTRIES          64

#define FM10000_PCIE_VF_CFG_1(index)             ((0x000400) * ((index) - 0) + (0x000002) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130002 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_1_WIDTH              1
#define FM10000_PCIE_VF_CFG_1_ENTRIES            64

#define FM10000_PCIE_VF_CFG_2(index)             ((0x000400) * ((index) - 0) + (0x000003) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130003 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_2_WIDTH              1
#define FM10000_PCIE_VF_CFG_2_ENTRIES            64

#define FM10000_PCIE_VF_CFG_BAR0(index)          ((0x000400) * ((index) - 0) + (0x000004) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130004 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_BAR0_WIDTH           1
#define FM10000_PCIE_VF_CFG_BAR0_ENTRIES         64

#define FM10000_PCIE_VF_CFG_BAR1(index)          ((0x000400) * ((index) - 0) + (0x000005) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130005 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_BAR1_WIDTH           1
#define FM10000_PCIE_VF_CFG_BAR1_ENTRIES         64

#define FM10000_PCIE_VF_CFG_BAR2(index)          ((0x000400) * ((index) - 0) + (0x000006) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130006 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_BAR2_WIDTH           1
#define FM10000_PCIE_VF_CFG_BAR2_ENTRIES         64

#define FM10000_PCIE_VF_CFG_BAR3(index)          ((0x000400) * ((index) - 0) + (0x000007) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130007 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_BAR3_WIDTH           1
#define FM10000_PCIE_VF_CFG_BAR3_ENTRIES         64

#define FM10000_PCIE_VF_CFG_BAR4(index)          ((0x000400) * ((index) - 0) + (0x000008) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130008 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_BAR4_WIDTH           1
#define FM10000_PCIE_VF_CFG_BAR4_ENTRIES         64

#define FM10000_PCIE_VF_CFG_BAR5(index)          ((0x000400) * ((index) - 0) + (0x000009) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130009 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_BAR5_WIDTH           1
#define FM10000_PCIE_VF_CFG_BAR5_ENTRIES         64

#define FM10000_PCIE_VF_CFG_CARDBUS(index)       ((0x000400) * ((index) - 0) + (0x00000A) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13000A FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_CARDBUS_WIDTH        1
#define FM10000_PCIE_VF_CFG_CARDBUS_ENTRIES      64

#define FM10000_PCIE_VF_CFG_SUBID(index)         ((0x000400) * ((index) - 0) + (0x00000B) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13000B FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_SUBID_WIDTH          1
#define FM10000_PCIE_VF_CFG_SUBID_ENTRIES        64

#define FM10000_PCIE_VF_CFG_EXP_ROM(index)       ((0x000400) * ((index) - 0) + (0x00000C) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13000C FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_EXP_ROM_WIDTH        1
#define FM10000_PCIE_VF_CFG_EXP_ROM_ENTRIES      64

#define FM10000_PCIE_VF_CFG_CAP_PTR(index)       ((0x000400) * ((index) - 0) + (0x00000D) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13000D FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_CAP_PTR_WIDTH        1
#define FM10000_PCIE_VF_CFG_CAP_PTR_ENTRIES      64

#define FM10000_PCIE_VF_CFG_RSVD(index)          ((0x000400) * ((index) - 0) + (0x00000E) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13000E FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_RSVD_WIDTH           1
#define FM10000_PCIE_VF_CFG_RSVD_ENTRIES         64

#define FM10000_PCIE_VF_CFG_INT(index)           ((0x000400) * ((index) - 0) + (0x00000F) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13000F FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_INT_WIDTH            1
#define FM10000_PCIE_VF_CFG_INT_ENTRIES          64

#define FM10000_PCIE_VF_CFG_PCIE_CAP(index)      ((0x000400) * ((index) - 0) + (0x00001C) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13001C FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_PCIE_CAP_WIDTH       1
#define FM10000_PCIE_VF_CFG_PCIE_CAP_ENTRIES     64

#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP(index)  ((0x000400) * ((index) - 0) + (0x00001D) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13001D FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_WIDTH   1
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_ENTRIES 64

#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL(index) ((0x000400) * ((index) - 0) + (0x00001E) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13001E FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_WIDTH  1
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_ENTRIES 64

#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP(index) ((0x000400) * ((index) - 0) + (0x00001F) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13001F FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_WIDTH  1
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_ENTRIES 64

#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL(index) ((0x000400) * ((index) - 0) + (0x000020) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130020 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL_WIDTH 1
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL_ENTRIES 64

#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2(index) ((0x000400) * ((index) - 0) + (0x000025) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130025 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_WIDTH  1
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_ENTRIES 64

#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL2(index) ((0x000400) * ((index) - 0) + (0x000026) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130026 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL2_WIDTH 1
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL2_ENTRIES 64

#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2(index) ((0x000400) * ((index) - 0) + (0x000028) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130028 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_WIDTH 1
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_ENTRIES 64

#define FM10000_PCIE_VF_CFG_MSIX_CAP(index)      ((0x000400) * ((index) - 0) + (0x00002C) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13002C FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_MSIX_CAP_WIDTH       1
#define FM10000_PCIE_VF_CFG_MSIX_CAP_ENTRIES     64

#define FM10000_PCIE_VF_CFG_MSIX_TOFF(index)     ((0x000400) * ((index) - 0) + (0x00002D) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13002D FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_MSIX_TOFF_WIDTH      1
#define FM10000_PCIE_VF_CFG_MSIX_TOFF_ENTRIES    64

#define FM10000_PCIE_VF_CFG_MSIX_PBA(index)      ((0x000400) * ((index) - 0) + (0x00002E) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13002E FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_MSIX_PBA_WIDTH       1
#define FM10000_PCIE_VF_CFG_MSIX_PBA_ENTRIES     64

#define FM10000_PCIE_VF_CFG_AER_HDR(index)       ((0x000400) * ((index) - 0) + (0x000040) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130040 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_HDR_WIDTH        1
#define FM10000_PCIE_VF_CFG_AER_HDR_ENTRIES      64

#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS(index) ((0x000400) * ((index) - 0) + (0x000041) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130041 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_ENTRIES 64

#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK(index) ((0x000400) * ((index) - 0) + (0x000042) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130042 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_ENTRIES 64

#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY(index) ((0x000400) * ((index) - 0) + (0x000043) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130043 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_ENTRIES 64

#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS(index) ((0x000400) * ((index) - 0) + (0x000044) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130044 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_ENTRIES 64

#define FM10000_PCIE_VF_CFG_AER_COERR_MASK(index) ((0x000400) * ((index) - 0) + (0x000045) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130045 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_ENTRIES 64

#define FM10000_PCIE_VF_CFG_AER_CTRL(index)      ((0x000400) * ((index) - 0) + (0x000046) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130046 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_CTRL_WIDTH       1
#define FM10000_PCIE_VF_CFG_AER_CTRL_ENTRIES     64

#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG0(index) ((0x000400) * ((index) - 0) + (0x000047) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130047 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG0_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG0_ENTRIES 64

#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG1(index) ((0x000400) * ((index) - 0) + (0x000048) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130048 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG1_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG1_ENTRIES 64

#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG2(index) ((0x000400) * ((index) - 0) + (0x000049) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130049 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG2_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG2_ENTRIES 64

#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG3(index) ((0x000400) * ((index) - 0) + (0x00004A) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x13004A FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG3_WIDTH 1
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG3_ENTRIES 64

#define FM10000_PCIE_VF_CFG_ARI_CAP(index)       ((0x000400) * ((index) - 0) + (0x000052) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130052 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_ARI_CAP_WIDTH        1
#define FM10000_PCIE_VF_CFG_ARI_CAP_ENTRIES      64

#define FM10000_PCIE_VF_CFG_ARI_CTRL(index)      ((0x000400) * ((index) - 0) + (0x000053) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130053 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_ARI_CTRL_WIDTH       1
#define FM10000_PCIE_VF_CFG_ARI_CTRL_ENTRIES     64

#define FM10000_PCIE_VF_CFG_TPH_HDR(index)       ((0x000400) * ((index) - 0) + (0x000056) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130056 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_TPH_HDR_WIDTH        1
#define FM10000_PCIE_VF_CFG_TPH_HDR_ENTRIES      64

#define FM10000_PCIE_VF_CFG_TPH_CAP(index)       ((0x000400) * ((index) - 0) + (0x000057) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130057 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_TPH_CAP_WIDTH        1
#define FM10000_PCIE_VF_CFG_TPH_CAP_ENTRIES      64

#define FM10000_PCIE_VF_CFG_TPH_CTRL(index)      ((0x000400) * ((index) - 0) + (0x000058) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130058 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_TPH_CTRL_WIDTH       1
#define FM10000_PCIE_VF_CFG_TPH_CTRL_ENTRIES     64

#define FM10000_PCIE_VF_CFG_ACS_HDR(index)       ((0x000400) * ((index) - 0) + (0x000076) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130076 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_ACS_HDR_WIDTH        1
#define FM10000_PCIE_VF_CFG_ACS_HDR_ENTRIES      64

#define FM10000_PCIE_VF_CFG_ACS_CAP(index)       ((0x000400) * ((index) - 0) + (0x000077) + (FM10000_PCIE_CFG_VF_BASE))
                                                            /* 0x130077 FM10000_PCIE_CFG_VF_BASE */
#define FM10000_PCIE_VF_CFG_ACS_CAP_WIDTH        1
#define FM10000_PCIE_VF_CFG_ACS_CAP_ENTRIES      64

#define FM10000_PCIE_TX_DESC(index2, index1, index0) ((0x000400) * ((index2) - 0) + (0x000004) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x040000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x140000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_TX_DESC_WIDTH               1
#define FM10000_PCIE_TX_DESC_ENTRIES_0           4
#define FM10000_PCIE_TX_DESC_ENTRIES_1           256
#define FM10000_PCIE_TX_DESC_ENTRIES_2           256

#define FM10000_PCIE_VFCTRL()                    ((0x000000) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x200000 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFCTRL_WIDTH                1

#define FM10000_PCIE_VFPBACL(index)              ((0x000001) * ((index) - 0) + (0x000008) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x200008 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFPBACL_WIDTH               1
#define FM10000_PCIE_VFPBACL_ENTRIES             8

#define FM10000_PCIE_VFMBX()                     ((0x000010) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x200010 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFMBX_WIDTH                 1

#define FM10000_PCIE_VFMBMEM(index)              ((0x000001) * ((index) - 0) + (0x000020) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x200020 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFMBMEM_WIDTH               1
#define FM10000_PCIE_VFMBMEM_ENTRIES             16

#define FM10000_PCIE_VFINT_MAP(index)            ((0x000001) * ((index) - 0) + (0x000030) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x200030 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFINT_MAP_WIDTH             1
#define FM10000_PCIE_VFINT_MAP_ENTRIES           16

#define FM10000_PCIE_VFSYSTIME(word)             ((word) + (0x000040) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x200040 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFSYSTIME_WIDTH             2

#define FM10000_PCIE_VFITR(index)                ((0x000001) * ((index) - 0) + (0x000060) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x200060 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFITR_WIDTH                 1
#define FM10000_PCIE_VFITR_ENTRIES               32

#define FM10000_PCIE_VFRSSRK(index)              ((0x000001) * ((index) - 0) + (0x000800) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x200800 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRSSRK_WIDTH               1
#define FM10000_PCIE_VFRSSRK_ENTRIES             10

#define FM10000_PCIE_VFRETA(index)               ((0x000001) * ((index) - 0) + (0x001000) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x201000 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRETA_WIDTH                1
#define FM10000_PCIE_VFRETA_ENTRIES              32

#define FM10000_PCIE_VFMRQC()                    ((0x002100) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x202100 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFMRQC_WIDTH                1

#define FM10000_PCIE_VFRDBAL(index)              ((0x000040) * ((index) - 0) + (0x004000) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204000 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRDBAL_WIDTH               1
#define FM10000_PCIE_VFRDBAL_ENTRIES             256

#define FM10000_PCIE_VFRDBAH(index)              ((0x000040) * ((index) - 0) + (0x004001) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204001 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRDBAH_WIDTH               1
#define FM10000_PCIE_VFRDBAH_ENTRIES             256

#define FM10000_PCIE_VFRDLEN(index)              ((0x000040) * ((index) - 0) + (0x004002) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204002 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRDLEN_WIDTH               1
#define FM10000_PCIE_VFRDLEN_ENTRIES             256

#define FM10000_PCIE_VFTPH_RXCTRL(index)         ((0x000040) * ((index) - 0) + (0x004003) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204003 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTPH_RXCTRL_WIDTH          1
#define FM10000_PCIE_VFTPH_RXCTRL_ENTRIES        256

#define FM10000_PCIE_VFRDH(index)                ((0x000040) * ((index) - 0) + (0x004004) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204004 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRDH_WIDTH                 1
#define FM10000_PCIE_VFRDH_ENTRIES               256

#define FM10000_PCIE_VFRDT(index)                ((0x000040) * ((index) - 0) + (0x004005) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204005 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRDT_WIDTH                 1
#define FM10000_PCIE_VFRDT_ENTRIES               256

#define FM10000_PCIE_VFRXQCTL(index)             ((0x000040) * ((index) - 0) + (0x004006) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204006 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRXQCTL_WIDTH              1
#define FM10000_PCIE_VFRXQCTL_ENTRIES            256

#define FM10000_PCIE_VFRXDCTL(index)             ((0x000040) * ((index) - 0) + (0x004007) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204007 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRXDCTL_WIDTH              1
#define FM10000_PCIE_VFRXDCTL_ENTRIES            256

#define FM10000_PCIE_VFRXINT(index)              ((0x000040) * ((index) - 0) + (0x004008) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204008 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFRXINT_WIDTH               1
#define FM10000_PCIE_VFRXINT_ENTRIES             256

#define FM10000_PCIE_VFSRRCTL(index)             ((0x000040) * ((index) - 0) + (0x004009) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x204009 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFSRRCTL_WIDTH              1
#define FM10000_PCIE_VFSRRCTL_ENTRIES            256

#define FM10000_PCIE_VFQPRC(index)               ((0x000040) * ((index) - 0) + (0x00400A) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20400A FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFQPRC_WIDTH                1
#define FM10000_PCIE_VFQPRC_ENTRIES              256

#define FM10000_PCIE_VFQPRDC(index)              ((0x000040) * ((index) - 0) + (0x00400B) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20400B FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFQPRDC_WIDTH               1
#define FM10000_PCIE_VFQPRDC_ENTRIES             256

#define FM10000_PCIE_VFQBRC_L(index)             ((0x000040) * ((index) - 0) + (0x00400C) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20400C FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFQBRC_L_WIDTH              1
#define FM10000_PCIE_VFQBRC_L_ENTRIES            256

#define FM10000_PCIE_VFQBRC_H(index)             ((0x000040) * ((index) - 0) + (0x00400D) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20400D FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFQBRC_H_WIDTH              1
#define FM10000_PCIE_VFQBRC_H_ENTRIES            256

#define FM10000_PCIE_VFTDBAL(index)              ((0x000040) * ((index) - 0) + (0x008000) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208000 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTDBAL_WIDTH               1
#define FM10000_PCIE_VFTDBAL_ENTRIES             256

#define FM10000_PCIE_VFTDBAH(index)              ((0x000040) * ((index) - 0) + (0x008001) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208001 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTDBAH_WIDTH               1
#define FM10000_PCIE_VFTDBAH_ENTRIES             256

#define FM10000_PCIE_VFTDLEN(index)              ((0x000040) * ((index) - 0) + (0x008002) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208002 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTDLEN_WIDTH               1
#define FM10000_PCIE_VFTDLEN_ENTRIES             256

#define FM10000_PCIE_VFTPH_TXCTRL(index)         ((0x000040) * ((index) - 0) + (0x008003) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208003 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTPH_TXCTRL_WIDTH          1
#define FM10000_PCIE_VFTPH_TXCTRL_ENTRIES        256

#define FM10000_PCIE_VFTDH(index)                ((0x000040) * ((index) - 0) + (0x008004) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208004 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTDH_WIDTH                 1
#define FM10000_PCIE_VFTDH_ENTRIES               256

#define FM10000_PCIE_VFTDT(index)                ((0x000040) * ((index) - 0) + (0x008005) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208005 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTDT_WIDTH                 1
#define FM10000_PCIE_VFTDT_ENTRIES               256

#define FM10000_PCIE_VFTXDCTL(index)             ((0x000040) * ((index) - 0) + (0x008006) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208006 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTXDCTL_WIDTH              1
#define FM10000_PCIE_VFTXDCTL_ENTRIES            256

#define FM10000_PCIE_VFTXQCTL(index)             ((0x000040) * ((index) - 0) + (0x008007) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208007 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTXQCTL_WIDTH              1
#define FM10000_PCIE_VFTXQCTL_ENTRIES            256

#define FM10000_PCIE_VFTXINT(index)              ((0x000040) * ((index) - 0) + (0x008008) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208008 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTXINT_WIDTH               1
#define FM10000_PCIE_VFTXINT_ENTRIES             256

#define FM10000_PCIE_VFQPTC(index)               ((0x000040) * ((index) - 0) + (0x008009) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x208009 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFQPTC_WIDTH                1
#define FM10000_PCIE_VFQPTC_ENTRIES              256

#define FM10000_PCIE_VFQBTC_L(index)             ((0x000040) * ((index) - 0) + (0x00800A) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20800A FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFQBTC_L_WIDTH              1
#define FM10000_PCIE_VFQBTC_L_ENTRIES            256

#define FM10000_PCIE_VFQBTC_H(index)             ((0x000040) * ((index) - 0) + (0x00800B) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20800B FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFQBTC_H_WIDTH              1
#define FM10000_PCIE_VFQBTC_H_ENTRIES            256

#define FM10000_PCIE_VFTQDLOC(index)             ((0x000040) * ((index) - 0) + (0x00800C) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20800C FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTQDLOC_WIDTH              1
#define FM10000_PCIE_VFTQDLOC_ENTRIES            256

#define FM10000_PCIE_VFTXSGLORT(index)           ((0x000040) * ((index) - 0) + (0x00800D) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20800D FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTXSGLORT_WIDTH            1
#define FM10000_PCIE_VFTXSGLORT_ENTRIES          256

#define FM10000_PCIE_VFVTCTL(index)              ((0x000040) * ((index) - 0) + (0x00800E) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x20800E FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFVTCTL_WIDTH               1
#define FM10000_PCIE_VFVTCTL_ENTRIES             256

#define FM10000_PCIE_VFTX_DESC(index2, index1, index0) ((0x000400) * ((index2) - 0) + (0x000004) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x040000) + (FM10000_PCIE_VF_BASE))
                                                            /* 0x240000 FM10000_PCIE_VF_BASE */
#define FM10000_PCIE_VFTX_DESC_WIDTH             1
#define FM10000_PCIE_VFTX_DESC_ENTRIES_0         4
#define FM10000_PCIE_VFTX_DESC_ENTRIES_1         256
#define FM10000_PCIE_VFTX_DESC_ENTRIES_2         256

#define FM10000_TE_DATA(index1, index0, word)    ((0x100000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x000000) + (FM10000_TE_BASE))
                                                            /* 0xA00000 FM10000_TE_BASE */
#define FM10000_TE_DATA_WIDTH                    4
#define FM10000_TE_DATA_ENTRIES_0                57344
#define FM10000_TE_DATA_ENTRIES_1                2

#define FM10000_TE_LOOKUP(index1, index0, word)  ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x040000) + (FM10000_TE_BASE))
                                                            /* 0xA40000 FM10000_TE_BASE */
#define FM10000_TE_LOOKUP_WIDTH                  2
#define FM10000_TE_LOOKUP_ENTRIES_0              32768
#define FM10000_TE_LOOKUP_ENTRIES_1              2

#define FM10000_TE_STATS(index1, index0, word)   ((0x100000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x050000) + (FM10000_TE_BASE))
                                                            /* 0xA50000 FM10000_TE_BASE */
#define FM10000_TE_STATS_WIDTH                   4
#define FM10000_TE_STATS_ENTRIES_0               4096
#define FM10000_TE_STATS_ENTRIES_1               2

#define FM10000_TE_USED(index1, index0, word)    ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x054000) + (FM10000_TE_BASE))
                                                            /* 0xA54000 FM10000_TE_BASE */
#define FM10000_TE_USED_WIDTH                    2
#define FM10000_TE_USED_ENTRIES_0                1025
#define FM10000_TE_USED_ENTRIES_1                2

#define FM10000_TE_DGLORT_MAP(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055000) + (FM10000_TE_BASE))
                                                            /* 0xA55000 FM10000_TE_BASE */
#define FM10000_TE_DGLORT_MAP_WIDTH              2
#define FM10000_TE_DGLORT_MAP_ENTRIES_0          8
#define FM10000_TE_DGLORT_MAP_ENTRIES_1          2

#define FM10000_TE_DGLORT_DEC(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055010) + (FM10000_TE_BASE))
                                                            /* 0xA55010 FM10000_TE_BASE */
#define FM10000_TE_DGLORT_DEC_WIDTH              2
#define FM10000_TE_DGLORT_DEC_ENTRIES_0          8
#define FM10000_TE_DGLORT_DEC_ENTRIES_1          2

#define FM10000_TE_SGLORT_MAP(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055020) + (FM10000_TE_BASE))
                                                            /* 0xA55020 FM10000_TE_BASE */
#define FM10000_TE_SGLORT_MAP_WIDTH              2
#define FM10000_TE_SGLORT_MAP_ENTRIES_0          8
#define FM10000_TE_SGLORT_MAP_ENTRIES_1          2

#define FM10000_TE_SGLORT_DEC(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055030) + (FM10000_TE_BASE))
                                                            /* 0xA55030 FM10000_TE_BASE */
#define FM10000_TE_SGLORT_DEC_WIDTH              2
#define FM10000_TE_SGLORT_DEC_ENTRIES_0          8
#define FM10000_TE_SGLORT_DEC_ENTRIES_1          2

#define FM10000_TE_DEFAULT_DGLORT(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055040) + (FM10000_TE_BASE))
                                                            /* 0xA55040 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_DGLORT_WIDTH          2
#define FM10000_TE_DEFAULT_DGLORT_ENTRIES        2

#define FM10000_TE_DEFAULT_SGLORT(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055042) + (FM10000_TE_BASE))
                                                            /* 0xA55042 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_SGLORT_WIDTH          2
#define FM10000_TE_DEFAULT_SGLORT_ENTRIES        2

#define FM10000_TE_SIP(index1, index0, word)     ((0x100000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x055400) + (FM10000_TE_BASE))
                                                            /* 0xA55400 FM10000_TE_BASE */
#define FM10000_TE_SIP_WIDTH                     4
#define FM10000_TE_SIP_ENTRIES_0                 256
#define FM10000_TE_SIP_ENTRIES_1                 2

#define FM10000_TE_VNI(index1, index0, word)     ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055800) + (FM10000_TE_BASE))
                                                            /* 0xA55800 FM10000_TE_BASE */
#define FM10000_TE_VNI_WIDTH                     2
#define FM10000_TE_VNI_ENTRIES_0                 256
#define FM10000_TE_VNI_ENTRIES_1                 2

#define FM10000_TE_DEFAULT_L4DST(index, word)    ((0x100000) * ((index) - 0) + (word) + (0x055A00) + (FM10000_TE_BASE))
                                                            /* 0xA55A00 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_L4DST_WIDTH           2
#define FM10000_TE_DEFAULT_L4DST_ENTRIES         2

#define FM10000_TE_CFG(index, word)              ((0x100000) * ((index) - 0) + (word) + (0x055A02) + (FM10000_TE_BASE))
                                                            /* 0xA55A02 FM10000_TE_BASE */
#define FM10000_TE_CFG_WIDTH                     2
#define FM10000_TE_CFG_ENTRIES                   2

#define FM10000_TE_PORTS(index, word)            ((0x100000) * ((index) - 0) + (word) + (0x055A04) + (FM10000_TE_BASE))
                                                            /* 0xA55A04 FM10000_TE_BASE */
#define FM10000_TE_PORTS_WIDTH                   2
#define FM10000_TE_PORTS_ENTRIES                 2

#define FM10000_TE_TUN_HEADER_CFG(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055A06) + (FM10000_TE_BASE))
                                                            /* 0xA55A06 FM10000_TE_BASE */
#define FM10000_TE_TUN_HEADER_CFG_WIDTH          2
#define FM10000_TE_TUN_HEADER_CFG_ENTRIES        2

#define FM10000_TE_DROP_COUNT(index, word)       ((0x100000) * ((index) - 0) + (word) + (0x055A08) + (FM10000_TE_BASE))
                                                            /* 0xA55A08 FM10000_TE_BASE */
#define FM10000_TE_DROP_COUNT_WIDTH              2
#define FM10000_TE_DROP_COUNT_ENTRIES            2

#define FM10000_TE_TRAP_DGLORT(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A0A) + (FM10000_TE_BASE))
                                                            /* 0xA55A0A FM10000_TE_BASE */
#define FM10000_TE_TRAP_DGLORT_WIDTH             2
#define FM10000_TE_TRAP_DGLORT_ENTRIES           2

#define FM10000_TE_DEFAULT_NGE_DATA(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055A20) + (FM10000_TE_BASE))
                                                            /* 0xA55A20 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_NGE_DATA_WIDTH        2
#define FM10000_TE_DEFAULT_NGE_DATA_ENTRIES_0    16
#define FM10000_TE_DEFAULT_NGE_DATA_ENTRIES_1    2

#define FM10000_TE_DEFAULT_NGE_MASK(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A40) + (FM10000_TE_BASE))
                                                            /* 0xA55A40 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_NGE_MASK_WIDTH        2
#define FM10000_TE_DEFAULT_NGE_MASK_ENTRIES      2

#define FM10000_TE_EXVET(index, word)            ((0x100000) * ((index) - 0) + (word) + (0x055A42) + (FM10000_TE_BASE))
                                                            /* 0xA55A42 FM10000_TE_BASE */
#define FM10000_TE_EXVET_WIDTH                   2
#define FM10000_TE_EXVET_ENTRIES                 2

#define FM10000_TE_FRAMES_IN(index, word)        ((0x100000) * ((index) - 0) + (word) + (0x055A44) + (FM10000_TE_BASE))
                                                            /* 0xA55A44 FM10000_TE_BASE */
#define FM10000_TE_FRAMES_IN_WIDTH               2
#define FM10000_TE_FRAMES_IN_ENTRIES             2

#define FM10000_TE_FRAMES_DONE(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A46) + (FM10000_TE_BASE))
                                                            /* 0xA55A46 FM10000_TE_BASE */
#define FM10000_TE_FRAMES_DONE_WIDTH             2
#define FM10000_TE_FRAMES_DONE_ENTRIES           2

#define FM10000_TE_DMAC(index, word)             ((0x100000) * ((index) - 0) + (word) + (0x055A48) + (FM10000_TE_BASE))
                                                            /* 0xA55A48 FM10000_TE_BASE */
#define FM10000_TE_DMAC_WIDTH                    2
#define FM10000_TE_DMAC_ENTRIES                  2

#define FM10000_TE_SMAC(index, word)             ((0x100000) * ((index) - 0) + (word) + (0x055A4A) + (FM10000_TE_BASE))
                                                            /* 0xA55A4A FM10000_TE_BASE */
#define FM10000_TE_SMAC_WIDTH                    2
#define FM10000_TE_SMAC_ENTRIES                  2

#define FM10000_TE_TRAP_CONFIG(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A4C) + (FM10000_TE_BASE))
                                                            /* 0xA55A4C FM10000_TE_BASE */
#define FM10000_TE_TRAP_CONFIG_WIDTH             2
#define FM10000_TE_TRAP_CONFIG_ENTRIES           2

#define FM10000_TE_TIMETAG_PREFIX(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055A4E) + (FM10000_TE_BASE))
                                                            /* 0xA55A4E FM10000_TE_BASE */
#define FM10000_TE_TIMETAG_PREFIX_WIDTH          2
#define FM10000_TE_TIMETAG_PREFIX_ENTRIES        2

#define FM10000_TE_SRAM_CTRL(index, word)        ((0x100000) * ((index) - 0) + (word) + (0x055A50) + (FM10000_TE_BASE))
                                                            /* 0xA55A50 FM10000_TE_BASE */
#define FM10000_TE_SRAM_CTRL_WIDTH               2
#define FM10000_TE_SRAM_CTRL_ENTRIES             2

#define FM10000_TE_IP(index, word)               ((0x100000) * ((index) - 0) + (word) + (0x055A52) + (FM10000_TE_BASE))
                                                            /* 0xA55A52 FM10000_TE_BASE */
#define FM10000_TE_IP_WIDTH                      2
#define FM10000_TE_IP_ENTRIES                    2

#define FM10000_TE_IM(index, word)               ((0x100000) * ((index) - 0) + (word) + (0x055A54) + (FM10000_TE_BASE))
                                                            /* 0xA55A54 FM10000_TE_BASE */
#define FM10000_TE_IM_WIDTH                      2
#define FM10000_TE_IM_ENTRIES                    2

#define FM10000_TE_SYSTIME(index, word)          ((0x100000) * ((index) - 0) + (word) + (0x055A56) + (FM10000_TE_BASE))
                                                            /* 0xA55A56 FM10000_TE_BASE */
#define FM10000_TE_SYSTIME_WIDTH                 2
#define FM10000_TE_SYSTIME_ENTRIES               2

#define FM10000_TE_SYSTIME0(index, word)         ((0x100000) * ((index) - 0) + (word) + (0x055A58) + (FM10000_TE_BASE))
                                                            /* 0xA55A58 FM10000_TE_BASE */
#define FM10000_TE_SYSTIME0_WIDTH                2
#define FM10000_TE_SYSTIME0_ENTRIES              2

#define FM10000_TE_SYSTIME_CFG(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A5A) + (FM10000_TE_BASE))
                                                            /* 0xA55A5A FM10000_TE_BASE */
#define FM10000_TE_SYSTIME_CFG_WIDTH             2
#define FM10000_TE_SYSTIME_CFG_ENTRIES           2

#define FM10000_TE_ERR_FRAMES_IN(index, word)    ((0x100000) * ((index) - 0) + (word) + (0x055A5C) + (FM10000_TE_BASE))
                                                            /* 0xA55A5C FM10000_TE_BASE */
#define FM10000_TE_ERR_FRAMES_IN_WIDTH           2
#define FM10000_TE_ERR_FRAMES_IN_ENTRIES         2

#define FM10000_TE_DATA_CONFIG(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A5E) + (FM10000_TE_BASE))
                                                            /* 0xA55A5E FM10000_TE_BASE */
#define FM10000_TE_DATA_CONFIG_WIDTH             2
#define FM10000_TE_DATA_CONFIG_ENTRIES           2

#define FM10000_TE_DATA_STATS(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055A60) + (FM10000_TE_BASE))
                                                            /* 0xA55A60 FM10000_TE_BASE */
#define FM10000_TE_DATA_STATS_WIDTH              2
#define FM10000_TE_DATA_STATS_ENTRIES_0          7
#define FM10000_TE_DATA_STATS_ENTRIES_1          2

#define FM10000_TE_ALIGN_DEBUG(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A70) + (FM10000_TE_BASE))
                                                            /* 0xA55A70 FM10000_TE_BASE */
#define FM10000_TE_ALIGN_DEBUG_WIDTH             2
#define FM10000_TE_ALIGN_DEBUG_ENTRIES           2

#define FM10000_TE_PACK_DEBUG(index, word)       ((0x100000) * ((index) - 0) + (word) + (0x055A72) + (FM10000_TE_BASE))
                                                            /* 0xA55A72 FM10000_TE_BASE */
#define FM10000_TE_PACK_DEBUG_WIDTH              2
#define FM10000_TE_PACK_DEBUG_ENTRIES            2

#define FM10000_TE_PIPE_STATUS_V(index, word)    ((0x100000) * ((index) - 0) + (word) + (0x055A74) + (FM10000_TE_BASE))
                                                            /* 0xA55A74 FM10000_TE_BASE */
#define FM10000_TE_PIPE_STATUS_V_WIDTH           2
#define FM10000_TE_PIPE_STATUS_V_ENTRIES         2

#define FM10000_TE_PIPE_STATUS_E(index, word)    ((0x100000) * ((index) - 0) + (word) + (0x055A76) + (FM10000_TE_BASE))
                                                            /* 0xA55A76 FM10000_TE_BASE */
#define FM10000_TE_PIPE_STATUS_E_WIDTH           2
#define FM10000_TE_PIPE_STATUS_E_ENTRIES         2

#define FM10000_TE_PIPE_LATCH_V(index, word)     ((0x100000) * ((index) - 0) + (word) + (0x055A78) + (FM10000_TE_BASE))
                                                            /* 0xA55A78 FM10000_TE_BASE */
#define FM10000_TE_PIPE_LATCH_V_WIDTH            2
#define FM10000_TE_PIPE_LATCH_V_ENTRIES          2

#define FM10000_TE_PIPE_LATCH_E(index, word)     ((0x100000) * ((index) - 0) + (word) + (0x055A7A) + (FM10000_TE_BASE))
                                                            /* 0xA55A7A FM10000_TE_BASE */
#define FM10000_TE_PIPE_LATCH_E_WIDTH            2
#define FM10000_TE_PIPE_LATCH_E_ENTRIES          2

#define FM10000_TE_PIPE_XFERS(index, word)       ((0x100000) * ((index) - 0) + (word) + (0x055A80) + (FM10000_TE_BASE))
                                                            /* 0xA55A80 FM10000_TE_BASE */
#define FM10000_TE_PIPE_XFERS_WIDTH              8
#define FM10000_TE_PIPE_XFERS_ENTRIES            2

#define FM10000_TE_PARSE_CONFIG(index, word)     ((0x100000) * ((index) - 0) + (word) + (0x055A88) + (FM10000_TE_BASE))
                                                            /* 0xA55A88 FM10000_TE_BASE */
#define FM10000_TE_PARSE_CONFIG_WIDTH            2
#define FM10000_TE_PARSE_CONFIG_ENTRIES          2

#define FM10000_TE_PARSE_DEBUG_RO(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055A8A) + (FM10000_TE_BASE))
                                                            /* 0xA55A8A FM10000_TE_BASE */
#define FM10000_TE_PARSE_DEBUG_RO_WIDTH          2
#define FM10000_TE_PARSE_DEBUG_RO_ENTRIES        2

#define FM10000_TE_PARSE_DEBUG_RW(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055A8C) + (FM10000_TE_BASE))
                                                            /* 0xA55A8C FM10000_TE_BASE */
#define FM10000_TE_PARSE_DEBUG_RW_WIDTH          2
#define FM10000_TE_PARSE_DEBUG_RW_ENTRIES        2

#define FM10000_TE_APPLY_DEBUG_RO(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055A8E) + (FM10000_TE_BASE))
                                                            /* 0xA55A8E FM10000_TE_BASE */
#define FM10000_TE_APPLY_DEBUG_RO_WIDTH          2
#define FM10000_TE_APPLY_DEBUG_RO_ENTRIES        2

#define FM10000_TE_APPLY_DEBUG_RW(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055A90) + (FM10000_TE_BASE))
                                                            /* 0xA55A90 FM10000_TE_BASE */
#define FM10000_TE_APPLY_DEBUG_RW_WIDTH          2
#define FM10000_TE_APPLY_DEBUG_RW_ENTRIES        2

#define FM10000_TE_ASSEMBLE_DEBUG_RO(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A92) + (FM10000_TE_BASE))
                                                            /* 0xA55A92 FM10000_TE_BASE */
#define FM10000_TE_ASSEMBLE_DEBUG_RO_WIDTH       2
#define FM10000_TE_ASSEMBLE_DEBUG_RO_ENTRIES     2

#define FM10000_TE_ASSEMBLE_DEBUG_RW(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A94) + (FM10000_TE_BASE))
                                                            /* 0xA55A94 FM10000_TE_BASE */
#define FM10000_TE_ASSEMBLE_DEBUG_RW_WIDTH       2
#define FM10000_TE_ASSEMBLE_DEBUG_RW_ENTRIES     2

#define FM10000_TE_DEBUG_CDC_MON_CTRL(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A96) + (FM10000_TE_BASE))
                                                            /* 0xA55A96 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_CDC_MON_CTRL_WIDTH      2
#define FM10000_TE_DEBUG_CDC_MON_CTRL_ENTRIES    2

#define FM10000_TE_DEBUG_CDC_MON_CYC(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A98) + (FM10000_TE_BASE))
                                                            /* 0xA55A98 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_CDC_MON_CYC_WIDTH       2
#define FM10000_TE_DEBUG_CDC_MON_CYC_ENTRIES     2

#define FM10000_TE_DEBUG_RX_WPC0_A2S_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A9A) + (FM10000_TE_BASE))
                                                            /* 0xA55A9A FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CFG_WIDTH   2
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CFG_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC0_A2S_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A9C) + (FM10000_TE_BASE))
                                                            /* 0xA55A9C FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC0_A2S_TOKS_WIDTH  2
#define FM10000_TE_DEBUG_RX_WPC0_A2S_TOKS_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC0_A2S_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A9E) + (FM10000_TE_BASE))
                                                            /* 0xA55A9E FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CNTR_WIDTH  2
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CNTR_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC0_A2S_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AA0) + (FM10000_TE_BASE))
                                                            /* 0xA55AA0 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC0_A2S_DATA_WIDTH  4
#define FM10000_TE_DEBUG_RX_WPC0_A2S_DATA_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC1_A2S_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AA4) + (FM10000_TE_BASE))
                                                            /* 0xA55AA4 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CFG_WIDTH   2
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CFG_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC1_A2S_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AA6) + (FM10000_TE_BASE))
                                                            /* 0xA55AA6 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC1_A2S_TOKS_WIDTH  2
#define FM10000_TE_DEBUG_RX_WPC1_A2S_TOKS_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC1_A2S_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AA8) + (FM10000_TE_BASE))
                                                            /* 0xA55AA8 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CNTR_WIDTH  2
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CNTR_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC1_A2S_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AAC) + (FM10000_TE_BASE))
                                                            /* 0xA55AAC FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC1_A2S_DATA_WIDTH  4
#define FM10000_TE_DEBUG_RX_WPC1_A2S_DATA_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC2_A2S_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AB0) + (FM10000_TE_BASE))
                                                            /* 0xA55AB0 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CFG_WIDTH   2
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CFG_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC2_A2S_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AB2) + (FM10000_TE_BASE))
                                                            /* 0xA55AB2 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC2_A2S_TOKS_WIDTH  2
#define FM10000_TE_DEBUG_RX_WPC2_A2S_TOKS_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC2_A2S_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AB4) + (FM10000_TE_BASE))
                                                            /* 0xA55AB4 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CNTR_WIDTH  2
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CNTR_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC2_A2S_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AB8) + (FM10000_TE_BASE))
                                                            /* 0xA55AB8 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC2_A2S_DATA_WIDTH  4
#define FM10000_TE_DEBUG_RX_WPC2_A2S_DATA_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC3_A2S_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055ABC) + (FM10000_TE_BASE))
                                                            /* 0xA55ABC FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CFG_WIDTH   2
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CFG_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC3_A2S_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055ABE) + (FM10000_TE_BASE))
                                                            /* 0xA55ABE FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC3_A2S_TOKS_WIDTH  2
#define FM10000_TE_DEBUG_RX_WPC3_A2S_TOKS_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC3_A2S_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AC0) + (FM10000_TE_BASE))
                                                            /* 0xA55AC0 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CNTR_WIDTH  2
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CNTR_ENTRIES 2

#define FM10000_TE_DEBUG_RX_WPC3_A2S_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AC4) + (FM10000_TE_BASE))
                                                            /* 0xA55AC4 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_RX_WPC3_A2S_DATA_WIDTH  4
#define FM10000_TE_DEBUG_RX_WPC3_A2S_DATA_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC0_S2A_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AC8) + (FM10000_TE_BASE))
                                                            /* 0xA55AC8 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CFG_WIDTH   2
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CFG_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC0_S2A_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055ACA) + (FM10000_TE_BASE))
                                                            /* 0xA55ACA FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC0_S2A_TOKS_WIDTH  2
#define FM10000_TE_DEBUG_TX_WPC0_S2A_TOKS_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC0_S2A_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055ACC) + (FM10000_TE_BASE))
                                                            /* 0xA55ACC FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CNTR_WIDTH  2
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CNTR_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC0_S2A_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AD0) + (FM10000_TE_BASE))
                                                            /* 0xA55AD0 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC0_S2A_DATA_WIDTH  4
#define FM10000_TE_DEBUG_TX_WPC0_S2A_DATA_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC1_S2A_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AD4) + (FM10000_TE_BASE))
                                                            /* 0xA55AD4 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CFG_WIDTH   2
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CFG_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC1_S2A_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AD6) + (FM10000_TE_BASE))
                                                            /* 0xA55AD6 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC1_S2A_TOKS_WIDTH  2
#define FM10000_TE_DEBUG_TX_WPC1_S2A_TOKS_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC1_S2A_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AD8) + (FM10000_TE_BASE))
                                                            /* 0xA55AD8 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CNTR_WIDTH  2
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CNTR_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC1_S2A_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055ADC) + (FM10000_TE_BASE))
                                                            /* 0xA55ADC FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC1_S2A_DATA_WIDTH  4
#define FM10000_TE_DEBUG_TX_WPC1_S2A_DATA_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC2_S2A_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AE0) + (FM10000_TE_BASE))
                                                            /* 0xA55AE0 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CFG_WIDTH   2
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CFG_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC2_S2A_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AE2) + (FM10000_TE_BASE))
                                                            /* 0xA55AE2 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC2_S2A_TOKS_WIDTH  2
#define FM10000_TE_DEBUG_TX_WPC2_S2A_TOKS_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC2_S2A_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AE4) + (FM10000_TE_BASE))
                                                            /* 0xA55AE4 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CNTR_WIDTH  2
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CNTR_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC2_S2A_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AE8) + (FM10000_TE_BASE))
                                                            /* 0xA55AE8 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC2_S2A_DATA_WIDTH  4
#define FM10000_TE_DEBUG_TX_WPC2_S2A_DATA_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC3_S2A_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AEC) + (FM10000_TE_BASE))
                                                            /* 0xA55AEC FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CFG_WIDTH   2
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CFG_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC3_S2A_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AEE) + (FM10000_TE_BASE))
                                                            /* 0xA55AEE FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC3_S2A_TOKS_WIDTH  2
#define FM10000_TE_DEBUG_TX_WPC3_S2A_TOKS_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC3_S2A_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AF0) + (FM10000_TE_BASE))
                                                            /* 0xA55AF0 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CNTR_WIDTH  2
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CNTR_ENTRIES 2

#define FM10000_TE_DEBUG_TX_WPC3_S2A_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AF4) + (FM10000_TE_BASE))
                                                            /* 0xA55AF4 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_TX_WPC3_S2A_DATA_WIDTH  4
#define FM10000_TE_DEBUG_TX_WPC3_S2A_DATA_ENTRIES 2

#define FM10000_TE_DEBUG_INTR_S2A_CFG(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AF8) + (FM10000_TE_BASE))
                                                            /* 0xA55AF8 FM10000_TE_BASE */
#define FM10000_TE_DEBUG_INTR_S2A_CFG_WIDTH      2
#define FM10000_TE_DEBUG_INTR_S2A_CFG_ENTRIES    2

#define FM10000_TE_DEBUG_INTR_S2A_TOKS(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AFA) + (FM10000_TE_BASE))
                                                            /* 0xA55AFA FM10000_TE_BASE */
#define FM10000_TE_DEBUG_INTR_S2A_TOKS_WIDTH     2
#define FM10000_TE_DEBUG_INTR_S2A_TOKS_ENTRIES   2

#define FM10000_TE_DEBUG_INTR_S2A_CNTR(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AFC) + (FM10000_TE_BASE))
                                                            /* 0xA55AFC FM10000_TE_BASE */
#define FM10000_TE_DEBUG_INTR_S2A_CNTR_WIDTH     2
#define FM10000_TE_DEBUG_INTR_S2A_CNTR_ENTRIES   2

#define FM10000_TE_DEBUG_INTR_S2A_DATA(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055AFE) + (FM10000_TE_BASE))
                                                            /* 0xA55AFE FM10000_TE_BASE */
#define FM10000_TE_DEBUG_INTR_S2A_DATA_WIDTH     2
#define FM10000_TE_DEBUG_INTR_S2A_DATA_ENTRIES   2

#define FM10000_FFU_SLICE_TCAM(index1, index0, word) ((0x002000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x000000) + (FM10000_FFU_BASE))
                                                            /* 0xC00000 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_TCAM_WIDTH             4
#define FM10000_FFU_SLICE_TCAM_ENTRIES_0         1024
#define FM10000_FFU_SLICE_TCAM_ENTRIES_1         32

#define FM10000_FFU_SLICE_SRAM(index1, index0, word) ((0x002000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x001000) + (FM10000_FFU_BASE))
                                                            /* 0xC01000 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_SRAM_WIDTH             2
#define FM10000_FFU_SLICE_SRAM_ENTRIES_0         1024
#define FM10000_FFU_SLICE_SRAM_ENTRIES_1         32

#define FM10000_FFU_SLICE_VALID(index, word)     ((0x002000) * ((index) - 0) + (word) + (0x001800) + (FM10000_FFU_BASE))
                                                            /* 0xC01800 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_VALID_WIDTH            2
#define FM10000_FFU_SLICE_VALID_ENTRIES          32

#define FM10000_FFU_SLICE_CASCADE_ACTION(index, word) ((0x002000) * ((index) - 0) + (word) + (0x001804) + (FM10000_FFU_BASE))
                                                            /* 0xC01804 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_CASCADE_ACTION_WIDTH   2
#define FM10000_FFU_SLICE_CASCADE_ACTION_ENTRIES 32

#define FM10000_FFU_SLICE_CFG(index1, index0, word) ((0x002000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x001840) + (FM10000_FFU_BASE))
                                                            /* 0xC01840 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_CFG_WIDTH              2
#define FM10000_FFU_SLICE_CFG_ENTRIES_0          32
#define FM10000_FFU_SLICE_CFG_ENTRIES_1          32

#define FM10000_FFU_MASTER_VALID(word)           ((word) + (0x040000) + (FM10000_FFU_BASE))
                                                            /* 0xC40000 FM10000_FFU_BASE */
#define FM10000_FFU_MASTER_VALID_WIDTH           2

#define FM10000_MA_TABLE(index1, index0, word)   ((0x010000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x000000) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xC80000 FM10000_L2LOOKUP_BASE */
#define FM10000_MA_TABLE_WIDTH                   4
#define FM10000_MA_TABLE_ENTRIES_0               16384
#define FM10000_MA_TABLE_ENTRIES_1               2

#define FM10000_INGRESS_VID_TABLE(index, word)   ((0x000004) * ((index) - 0) + (word) + (0x020000) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA0000 FM10000_L2LOOKUP_BASE */
#define FM10000_INGRESS_VID_TABLE_WIDTH          4
#define FM10000_INGRESS_VID_TABLE_ENTRIES        4096

#define FM10000_EGRESS_VID_TABLE(index, word)    ((0x000004) * ((index) - 0) + (word) + (0x024000) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA4000 FM10000_L2LOOKUP_BASE */
#define FM10000_EGRESS_VID_TABLE_WIDTH           4
#define FM10000_EGRESS_VID_TABLE_ENTRIES         4096

#define FM10000_MA_USED_TABLE(index1, index0)    ((0x000200) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x028000) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8000 FM10000_L2LOOKUP_BASE */
#define FM10000_MA_USED_TABLE_WIDTH              1
#define FM10000_MA_USED_TABLE_ENTRIES_0          512
#define FM10000_MA_USED_TABLE_ENTRIES_1          2

#define FM10000_INGRESS_MST_TABLE(index1, index0, word) ((0x000200) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x028400) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8400 FM10000_L2LOOKUP_BASE */
#define FM10000_INGRESS_MST_TABLE_WIDTH          2
#define FM10000_INGRESS_MST_TABLE_ENTRIES_0      256
#define FM10000_INGRESS_MST_TABLE_ENTRIES_1      2

#define FM10000_EGRESS_MST_TABLE(index, word)    ((0x000002) * ((index) - 0) + (word) + (0x028800) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8800 FM10000_L2LOOKUP_BASE */
#define FM10000_EGRESS_MST_TABLE_WIDTH           2
#define FM10000_EGRESS_MST_TABLE_ENTRIES         256

#define FM10000_MA_TABLE_CFG_1()                 ((0x028A00) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A00 FM10000_L2LOOKUP_BASE */
#define FM10000_MA_TABLE_CFG_1_WIDTH             1

#define FM10000_MA_TABLE_CFG_2(word)             ((word) + (0x028A02) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A02 FM10000_L2LOOKUP_BASE */
#define FM10000_MA_TABLE_CFG_2_WIDTH             2

#define FM10000_MTU_TABLE(index)                 ((0x000001) * ((index) - 0) + (0x028A08) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A08 FM10000_L2LOOKUP_BASE */
#define FM10000_MTU_TABLE_WIDTH                  1
#define FM10000_MTU_TABLE_ENTRIES                8

#define FM10000_IEEE_RESERVED_MAC_ACTION(word)   ((word) + (0x028A10) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A10 FM10000_L2LOOKUP_BASE */
#define FM10000_IEEE_RESERVED_MAC_ACTION_WIDTH   4

#define FM10000_IEEE_RESERVED_MAC_TRAP_PRIORITY(word) ((word) + (0x028A14) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A14 FM10000_L2LOOKUP_BASE */
#define FM10000_IEEE_RESERVED_MAC_TRAP_PRIORITY_WIDTH 2

#define FM10000_IEEE_RESERVED_MAC_CFG()          ((0x028A16) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A16 FM10000_L2LOOKUP_BASE */
#define FM10000_IEEE_RESERVED_MAC_CFG_WIDTH      1

#define FM10000_ARP_TABLE(index, word)           ((0x000002) * ((index) - 0) + (word) + (0x000000) + (FM10000_ARP_BASE))
                                                            /* 0xCC0000 FM10000_ARP_BASE */
#define FM10000_ARP_TABLE_WIDTH                  2
#define FM10000_ARP_TABLE_ENTRIES                16384

#define FM10000_ARP_USED(index)                  ((0x000001) * ((index) - 0) + (0x008000) + (FM10000_ARP_BASE))
                                                            /* 0xCC8000 FM10000_ARP_BASE */
#define FM10000_ARP_USED_WIDTH                   1
#define FM10000_ARP_USED_ENTRIES                 512

#define FM10000_GLORT_DEST_TABLE(index, word)    ((0x000002) * ((index) - 0) + (word) + (0x000000) + (FM10000_GLORT_BASE))
                                                            /* 0xCE0000 FM10000_GLORT_BASE */
#define FM10000_GLORT_DEST_TABLE_WIDTH           2
#define FM10000_GLORT_DEST_TABLE_ENTRIES         4096

#define FM10000_GLORT_CAM(index)                 ((0x000001) * ((index) - 0) + (0x002000) + (FM10000_GLORT_BASE))
                                                            /* 0xCE2000 FM10000_GLORT_BASE */
#define FM10000_GLORT_CAM_WIDTH                  1
#define FM10000_GLORT_CAM_ENTRIES                256

#define FM10000_GLORT_RAM(index, word)           ((0x000002) * ((index) - 0) + (word) + (0x002200) + (FM10000_GLORT_BASE))
                                                            /* 0xCE2200 FM10000_GLORT_BASE */
#define FM10000_GLORT_RAM_WIDTH                  2
#define FM10000_GLORT_RAM_ENTRIES                256

#define FM10000_PARSER_PORT_CFG_1(index, word)   ((0x000002) * ((index) - 0) + (word) + (0x000000) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0000 FM10000_PARSER_BASE */
#define FM10000_PARSER_PORT_CFG_1_WIDTH          2
#define FM10000_PARSER_PORT_CFG_1_ENTRIES        48

#define FM10000_PARSER_PORT_CFG_2(index, word)   ((0x000002) * ((index) - 0) + (word) + (0x000080) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0080 FM10000_PARSER_BASE */
#define FM10000_PARSER_PORT_CFG_2_WIDTH          2
#define FM10000_PARSER_PORT_CFG_2_ENTRIES        48

#define FM10000_PARSER_PORT_CFG_3(index, word)   ((0x000002) * ((index) - 0) + (word) + (0x000100) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0100 FM10000_PARSER_BASE */
#define FM10000_PARSER_PORT_CFG_3_WIDTH          2
#define FM10000_PARSER_PORT_CFG_3_ENTRIES        48

#define FM10000_PORT_CFG_ISL(index)              ((0x000001) * ((index) - 0) + (0x000180) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0180 FM10000_PARSER_BASE */
#define FM10000_PORT_CFG_ISL_WIDTH               1
#define FM10000_PORT_CFG_ISL_ENTRIES             48

#define FM10000_PARSER_VLAN_TAG(index)           ((0x000001) * ((index) - 0) + (0x0001C0) + (FM10000_PARSER_BASE))
                                                            /* 0xCF01C0 FM10000_PARSER_BASE */
#define FM10000_PARSER_VLAN_TAG_WIDTH            1
#define FM10000_PARSER_VLAN_TAG_ENTRIES          4

#define FM10000_PARSER_CUSTOM_TAG(index)         ((0x000001) * ((index) - 0) + (0x0001C4) + (FM10000_PARSER_BASE))
                                                            /* 0xCF01C4 FM10000_PARSER_BASE */
#define FM10000_PARSER_CUSTOM_TAG_WIDTH          1
#define FM10000_PARSER_CUSTOM_TAG_ENTRIES        4

#define FM10000_PARSER_MPLS_TAG()                ((0x0001C8) + (FM10000_PARSER_BASE))
                                                            /* 0xCF01C8 FM10000_PARSER_BASE */
#define FM10000_PARSER_MPLS_TAG_WIDTH            1

#define FM10000_PARSER_DI_CFG(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x0001D0) + (FM10000_PARSER_BASE))
                                                            /* 0xCF01D0 FM10000_PARSER_BASE */
#define FM10000_PARSER_DI_CFG_WIDTH              2
#define FM10000_PARSER_DI_CFG_ENTRIES            6

#define FM10000_RX_VPRI_MAP(index, word)         ((0x000002) * ((index) - 0) + (word) + (0x000200) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0200 FM10000_PARSER_BASE */
#define FM10000_RX_VPRI_MAP_WIDTH                2
#define FM10000_RX_VPRI_MAP_ENTRIES              48

#define FM10000_DSCP_PRI_MAP(index)              ((0x000001) * ((index) - 0) + (0x000280) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0280 FM10000_PARSER_BASE */
#define FM10000_DSCP_PRI_MAP_WIDTH               1
#define FM10000_DSCP_PRI_MAP_ENTRIES             64

#define FM10000_VPRI_PRI_MAP(index)              ((0x000001) * ((index) - 0) + (0x0002C0) + (FM10000_PARSER_BASE))
                                                            /* 0xCF02C0 FM10000_PARSER_BASE */
#define FM10000_VPRI_PRI_MAP_WIDTH               1
#define FM10000_VPRI_PRI_MAP_ENTRIES             16

#define FM10000_PARSER_CFG()                     ((0x0002D0) + (FM10000_PARSER_BASE))
                                                            /* 0xCF02D0 FM10000_PARSER_BASE */
#define FM10000_PARSER_CFG_WIDTH                 1

#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC(word)  ((word) + (0x000000) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40000 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_WIDTH  2

#define FM10000_CM_APPLY_TC_TO_SMP()             ((0x000002) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40002 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_TC_TO_SMP_WIDTH         1

#define FM10000_CM_APPLY_TX_SOFTDROP_CFG(index1, index0) ((0x000010) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000400) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40400 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_WIDTH   1
#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_ENTRIES_0 16
#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_ENTRIES_1 48

#define FM10000_CM_APPLY_SOFTDROP_CFG(index)     ((0x000001) * ((index) - 0) + (0x000800) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40800 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_SOFTDROP_CFG_WIDTH      1
#define FM10000_CM_APPLY_SOFTDROP_CFG_ENTRIES    16

#define FM10000_CM_APPLY_DROP_COUNT(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000880) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40880 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_DROP_COUNT_WIDTH        2
#define FM10000_CM_APPLY_DROP_COUNT_ENTRIES      48

#define FM10000_MCAST_EPOCH()                    ((0x000900) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40900 FM10000_CM_APPLY_BASE */
#define FM10000_MCAST_EPOCH_WIDTH                1

#define FM10000_CM_APPLY_STATE()                 ((0x000901) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40901 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_STATE_WIDTH             1

#define FM10000_CM_APPLY_SOFTDROP_STATE(index)   ((0x000001) * ((index) - 0) + (0x000910) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40910 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_SOFTDROP_STATE_WIDTH    1
#define FM10000_CM_APPLY_SOFTDROP_STATE_ENTRIES  16

#define FM10000_CM_APPLY_RX_SMP_STATE(index1, index0) ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000980) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40980 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_RX_SMP_STATE_WIDTH      1
#define FM10000_CM_APPLY_RX_SMP_STATE_ENTRIES_0  2
#define FM10000_CM_APPLY_RX_SMP_STATE_ENTRIES_1  48

#define FM10000_CM_APPLY_TX_TC_STATE(index1, index0) ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000A00) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40A00 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_TX_TC_STATE_WIDTH       1
#define FM10000_CM_APPLY_TX_TC_STATE_ENTRIES_0   8
#define FM10000_CM_APPLY_TX_TC_STATE_ENTRIES_1   48

#define FM10000_CM_APPLY_TX_SWPRI_STATE(index1, index0) ((0x000010) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000C00) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40C00 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_TX_SWPRI_STATE_WIDTH    1
#define FM10000_CM_APPLY_TX_SWPRI_STATE_ENTRIES_0 16
#define FM10000_CM_APPLY_TX_SWPRI_STATE_ENTRIES_1 48

#define FM10000_SYS_CFG_1()                      ((0x000000) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50000 FM10000_HANDLER_BASE */
#define FM10000_SYS_CFG_1_WIDTH                  1

#define FM10000_CPU_MAC(word)                    ((word) + (0x000002) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50002 FM10000_HANDLER_BASE */
#define FM10000_CPU_MAC_WIDTH                    2

#define FM10000_SYS_CFG_ROUTER()                 ((0x000004) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50004 FM10000_HANDLER_BASE */
#define FM10000_SYS_CFG_ROUTER_WIDTH             1

#define FM10000_L34_HASH_CFG()                   ((0x000005) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50005 FM10000_HANDLER_BASE */
#define FM10000_L34_HASH_CFG_WIDTH               1

#define FM10000_L34_FLOW_HASH_CFG_1()            ((0x000006) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50006 FM10000_HANDLER_BASE */
#define FM10000_L34_FLOW_HASH_CFG_1_WIDTH        1

#define FM10000_L34_FLOW_HASH_CFG_2()            ((0x000007) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50007 FM10000_HANDLER_BASE */
#define FM10000_L34_FLOW_HASH_CFG_2_WIDTH        1

#define FM10000_L234_HASH_CFG()                  ((0x000008) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50008 FM10000_HANDLER_BASE */
#define FM10000_L234_HASH_CFG_WIDTH              1

#define FM10000_CPU_TRAP_MASK_FH(word)           ((word) + (0x00000A) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5000A FM10000_HANDLER_BASE */
#define FM10000_CPU_TRAP_MASK_FH_WIDTH           2

#define FM10000_TRAP_GLORT()                     ((0x00000C) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5000C FM10000_HANDLER_BASE */
#define FM10000_TRAP_GLORT_WIDTH                 1

#define FM10000_RX_MIRROR_CFG()                  ((0x00000D) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5000D FM10000_HANDLER_BASE */
#define FM10000_RX_MIRROR_CFG_WIDTH              1

#define FM10000_LOG_MIRROR_PROFILE()             ((0x00000E) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5000E FM10000_HANDLER_BASE */
#define FM10000_LOG_MIRROR_PROFILE_WIDTH         1

#define FM10000_FH_MIRROR_PROFILE_TABLE(index)   ((0x000001) * ((index) - 0) + (0x000040) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50040 FM10000_HANDLER_BASE */
#define FM10000_FH_MIRROR_PROFILE_TABLE_WIDTH    1
#define FM10000_FH_MIRROR_PROFILE_TABLE_ENTRIES  64

#define FM10000_PORT_CFG_2(index, word)          ((0x000002) * ((index) - 0) + (word) + (0x000080) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50080 FM10000_HANDLER_BASE */
#define FM10000_PORT_CFG_2_WIDTH                 2
#define FM10000_PORT_CFG_2_ENTRIES               48

#define FM10000_PORT_CFG_3(index)                ((0x000001) * ((index) - 0) + (0x000100) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50100 FM10000_HANDLER_BASE */
#define FM10000_PORT_CFG_3_WIDTH                 1
#define FM10000_PORT_CFG_3_ENTRIES               48

#define FM10000_FH_LOOPBACK_SUPPRESS(index)      ((0x000001) * ((index) - 0) + (0x000140) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50140 FM10000_HANDLER_BASE */
#define FM10000_FH_LOOPBACK_SUPPRESS_WIDTH       1
#define FM10000_FH_LOOPBACK_SUPPRESS_ENTRIES     48

#define FM10000_FH_HEAD_IP(word)                 ((word) + (0x000180) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50180 FM10000_HANDLER_BASE */
#define FM10000_FH_HEAD_IP_WIDTH                 2

#define FM10000_FH_HEAD_IM(word)                 ((word) + (0x000182) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50182 FM10000_HANDLER_BASE */
#define FM10000_FH_HEAD_IM_WIDTH                 2

#define FM10000_PARSER_EARLY_SRAM_CTRL()         ((0x000184) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50184 FM10000_HANDLER_BASE */
#define FM10000_PARSER_EARLY_SRAM_CTRL_WIDTH     1

#define FM10000_PARSER_LATE_SRAM_CTRL()          ((0x000185) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50185 FM10000_HANDLER_BASE */
#define FM10000_PARSER_LATE_SRAM_CTRL_WIDTH      1

#define FM10000_MAPPER_SRAM_CTRL()               ((0x000186) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50186 FM10000_HANDLER_BASE */
#define FM10000_MAPPER_SRAM_CTRL_WIDTH           1

#define FM10000_FFU_SRAM_CTRL(index, word)       ((0x000004) * ((index) - 0) + (word) + (0x0001A0) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501A0 FM10000_HANDLER_BASE */
#define FM10000_FFU_SRAM_CTRL_WIDTH              3
#define FM10000_FFU_SRAM_CTRL_ENTRIES            8

#define FM10000_ARP_SRAM_CTRL()                  ((0x0001C0) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501C0 FM10000_HANDLER_BASE */
#define FM10000_ARP_SRAM_CTRL_WIDTH              1

#define FM10000_VLAN_LOOKUP_SRAM_CTRL()          ((0x0001C1) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501C1 FM10000_HANDLER_BASE */
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_WIDTH      1

#define FM10000_MA_TABLE_SRAM_CTRL(index, word)  ((0x000002) * ((index) - 0) + (word) + (0x0001C4) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501C4 FM10000_HANDLER_BASE */
#define FM10000_MA_TABLE_SRAM_CTRL_WIDTH         2
#define FM10000_MA_TABLE_SRAM_CTRL_ENTRIES       2

#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL(word) ((word) + (0x0001C8) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501C8 FM10000_HANDLER_BASE */
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_WIDTH 2

#define FM10000_GLORT_RAM_SRAM_CTRL()            ((0x0001CA) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501CA FM10000_HANDLER_BASE */
#define FM10000_GLORT_RAM_SRAM_CTRL_WIDTH        1

#define FM10000_GLORT_TABLE_SRAM_CTRL()          ((0x0001CB) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501CB FM10000_HANDLER_BASE */
#define FM10000_GLORT_TABLE_SRAM_CTRL_WIDTH      1

#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL()  ((0x0001CC) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501CC FM10000_HANDLER_BASE */
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_WIDTH 1

#define FM10000_FH_POST_DEBUG_CDC_MON_CTRL()     ((0x0001CD) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501CD FM10000_HANDLER_BASE */
#define FM10000_FH_POST_DEBUG_CDC_MON_CTRL_WIDTH 1

#define FM10000_FH_POST_DEBUG_CDC_MON_CYC(word)  ((word) + (0x0001CE) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501CE FM10000_HANDLER_BASE */
#define FM10000_FH_POST_DEBUG_CDC_MON_CYC_WIDTH  2

#define FM10000_FH_POST_DEBUG_INTR_S2A_CFG()     ((0x0001D0) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501D0 FM10000_HANDLER_BASE */
#define FM10000_FH_POST_DEBUG_INTR_S2A_CFG_WIDTH 1

#define FM10000_FH_POST_DEBUG_INTR_S2A_TOKS()    ((0x0001D1) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501D1 FM10000_HANDLER_BASE */
#define FM10000_FH_POST_DEBUG_INTR_S2A_TOKS_WIDTH 1

#define FM10000_FH_POST_DEBUG_INTR_S2A_CNTR(word) ((word) + (0x0001D2) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501D2 FM10000_HANDLER_BASE */
#define FM10000_FH_POST_DEBUG_INTR_S2A_CNTR_WIDTH 2

#define FM10000_FH_POST_DEBUG_INTR_S2A_DATA()    ((0x0001D4) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501D4 FM10000_HANDLER_BASE */
#define FM10000_FH_POST_DEBUG_INTR_S2A_DATA_WIDTH 1

#define FM10000_PARSING_DEBUG_CDC_MON_CTRL()     ((0x0001D5) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501D5 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_CDC_MON_CTRL_WIDTH 1

#define FM10000_PARSING_DEBUG_CDC_MON_CYC(word)  ((word) + (0x0001D6) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501D6 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_CDC_MON_CYC_WIDTH  2

#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CFG() ((0x0001D8) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501D8 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CFG_WIDTH 1

#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_TOKS() ((0x0001D9) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501D9 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_TOKS_WIDTH 1

#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CNTR(word) ((word) + (0x0001DA) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501DA FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CNTR_WIDTH 2

#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_DATA() ((0x0001DC) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501DC FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_DATA_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_0() ((0x0001DD) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501DD FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_0_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_0() ((0x0001DE) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501DE FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_0_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_0(word) ((word) + (0x0001E0) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501E0 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_0_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_0(word) ((word) + (0x0001E4) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501E4 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_0_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_1() ((0x0001E8) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501E8 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_1_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_1() ((0x0001E9) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501E9 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_1_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_1(word) ((word) + (0x0001EA) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501EA FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_1_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_1(word) ((word) + (0x0001EC) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501EC FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_1_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_2() ((0x0001F0) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501F0 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_2_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_2() ((0x0001F1) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501F1 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_2_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_2(word) ((word) + (0x0001F2) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501F2 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_2_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_2(word) ((word) + (0x0001F4) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501F4 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_2_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_3() ((0x0001F8) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501F8 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_3_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_3() ((0x0001F9) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501F9 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_3_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_3(word) ((word) + (0x0001FA) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501FA FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_3_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_3(word) ((word) + (0x0001FC) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501FC FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_3_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_4() ((0x000200) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50200 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_4_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_4() ((0x000201) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50201 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_4_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_4(word) ((word) + (0x000202) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50202 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_4_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_4(word) ((word) + (0x000204) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50204 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_4_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_5() ((0x000208) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50208 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_5_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_5() ((0x000209) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50209 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_5_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_5(word) ((word) + (0x00020A) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5020A FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_5_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_5(word) ((word) + (0x00020C) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5020C FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_5_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_6() ((0x000210) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50210 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_6_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_6() ((0x000211) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50211 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_6_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_6(word) ((word) + (0x000212) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50212 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_6_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_6(word) ((word) + (0x000214) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50214 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_6_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_7() ((0x000218) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50218 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_7_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_7() ((0x000219) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50219 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_7_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_7(word) ((word) + (0x00021A) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5021A FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_7_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_7(word) ((word) + (0x00021C) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5021C FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_7_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_8() ((0x000220) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50220 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_8_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_8() ((0x000221) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50221 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_8_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_8(word) ((word) + (0x000222) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50222 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_8_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_8(word) ((word) + (0x000224) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50224 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_8_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_9() ((0x000228) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50228 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_9_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_9() ((0x000229) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50229 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_9_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_9(word) ((word) + (0x00022A) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5022A FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_9_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_9(word) ((word) + (0x00022C) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5022C FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_9_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_10() ((0x000230) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50230 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_10_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_10() ((0x000231) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50231 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_10_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_10(word) ((word) + (0x000232) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50232 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_10_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_10(word) ((word) + (0x000234) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50234 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_10_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_11() ((0x000238) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50238 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_11_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_11() ((0x000239) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50239 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_11_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_11(word) ((word) + (0x00023A) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5023A FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_11_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_11(word) ((word) + (0x00023C) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5023C FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_11_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_12() ((0x000240) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50240 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_12_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_12() ((0x000241) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50241 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_12_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_12(word) ((word) + (0x000242) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50242 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_12_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_12(word) ((word) + (0x000244) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50244 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_12_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_13() ((0x000248) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50248 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_13_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_13() ((0x000249) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50249 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_13_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_13(word) ((word) + (0x00024A) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5024A FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_13_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_13(word) ((word) + (0x00024C) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5024C FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_13_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_14() ((0x000250) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50250 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_14_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_14() ((0x000251) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50251 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_14_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_14(word) ((word) + (0x000252) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50252 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_14_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_14(word) ((word) + (0x000254) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50254 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_14_WIDTH 4

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_15() ((0x000258) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50258 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_15_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_15() ((0x000259) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50259 FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_15_WIDTH 1

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_15(word) ((word) + (0x00025A) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5025A FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_15_WIDTH 2

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_15(word) ((word) + (0x00025C) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5025C FM10000_HANDLER_BASE */
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_15_WIDTH 4

#define FM10000_FH_POST_OUTPUT_FIFO_COUNT(word)  ((word) + (0x000260) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50260 FM10000_HANDLER_BASE */
#define FM10000_FH_POST_OUTPUT_FIFO_COUNT_WIDTH  2

#define FM10000_HEAD_PERMIT_MGMT()               ((0x000262) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50262 FM10000_HANDLER_BASE */
#define FM10000_HEAD_PERMIT_MGMT_WIDTH           1

#define FM10000_POLICER_APPLY_CFG_4K(index1, index0) ((0x001000) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000000) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD60000 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_APPLY_CFG_4K_WIDTH       1
#define FM10000_POLICER_APPLY_CFG_4K_ENTRIES_0   4096
#define FM10000_POLICER_APPLY_CFG_4K_ENTRIES_1   2

#define FM10000_POLICER_APPLY_CFG_512(index1, index0) ((0x000200) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x002000) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD62000 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_APPLY_CFG_512_WIDTH      1
#define FM10000_POLICER_APPLY_CFG_512_ENTRIES_0  512
#define FM10000_POLICER_APPLY_CFG_512_ENTRIES_1  2

#define FM10000_POLICER_APPLY_CACHE_4K(index1, index0) ((0x001000) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x004000) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD64000 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_APPLY_CACHE_4K_WIDTH     1
#define FM10000_POLICER_APPLY_CACHE_4K_ENTRIES_0 4096
#define FM10000_POLICER_APPLY_CACHE_4K_ENTRIES_1 2

#define FM10000_POLICER_APPLY_CACHE_512(index1, index0) ((0x000200) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x006000) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD66000 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_APPLY_CACHE_512_WIDTH    1
#define FM10000_POLICER_APPLY_CACHE_512_ENTRIES_0 512
#define FM10000_POLICER_APPLY_CACHE_512_ENTRIES_1 2

#define FM10000_POLICER_DSCP_DOWN_MAP(index)     ((0x000001) * ((index) - 0) + (0x006400) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD66400 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_DSCP_DOWN_MAP_WIDTH      1
#define FM10000_POLICER_DSCP_DOWN_MAP_ENTRIES    64

#define FM10000_POLICER_SWPRI_DOWN_MAP(index)    ((0x000001) * ((index) - 0) + (0x006440) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD66440 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_SWPRI_DOWN_MAP_WIDTH     1
#define FM10000_POLICER_SWPRI_DOWN_MAP_ENTRIES   16

#define FM10000_TRIGGER_CONDITION_CFG(index)     ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70000 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_CFG_WIDTH      1
#define FM10000_TRIGGER_CONDITION_CFG_ENTRIES    64

#define FM10000_TRIGGER_CONDITION_PARAM(index)   ((0x000001) * ((index) - 0) + (0x000040) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70040 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_PARAM_WIDTH    1
#define FM10000_TRIGGER_CONDITION_PARAM_ENTRIES  64

#define FM10000_TRIGGER_CONDITION_FFU(index)     ((0x000001) * ((index) - 0) + (0x000080) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70080 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_FFU_WIDTH      1
#define FM10000_TRIGGER_CONDITION_FFU_ENTRIES    64

#define FM10000_TRIGGER_CONDITION_TYPE(index)    ((0x000001) * ((index) - 0) + (0x0000C0) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD700C0 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_TYPE_WIDTH     1
#define FM10000_TRIGGER_CONDITION_TYPE_ENTRIES   64

#define FM10000_TRIGGER_CONDITION_GLORT(index)   ((0x000001) * ((index) - 0) + (0x000100) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70100 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_GLORT_WIDTH    1
#define FM10000_TRIGGER_CONDITION_GLORT_ENTRIES  64

#define FM10000_TRIGGER_CONDITION_RX(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000180) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70180 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_RX_WIDTH       2
#define FM10000_TRIGGER_CONDITION_RX_ENTRIES     64

#define FM10000_TRIGGER_CONDITION_TX(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000200) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70200 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_TX_WIDTH       2
#define FM10000_TRIGGER_CONDITION_TX_ENTRIES     64

#define FM10000_TRIGGER_CONDITION_AMASK_1(index) ((0x000001) * ((index) - 0) + (0x000280) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70280 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_AMASK_1_WIDTH  1
#define FM10000_TRIGGER_CONDITION_AMASK_1_ENTRIES 64

#define FM10000_TRIGGER_CONDITION_AMASK_2(index) ((0x000001) * ((index) - 0) + (0x0002C0) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD702C0 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_AMASK_2_WIDTH  1
#define FM10000_TRIGGER_CONDITION_AMASK_2_ENTRIES 64

#define FM10000_TRIGGER_ACTION_CFG_1(index)      ((0x000001) * ((index) - 0) + (0x000300) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70300 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_CFG_1_WIDTH       1
#define FM10000_TRIGGER_ACTION_CFG_1_ENTRIES     64

#define FM10000_TRIGGER_ACTION_CFG_2(index)      ((0x000001) * ((index) - 0) + (0x000340) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70340 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_CFG_2_WIDTH       1
#define FM10000_TRIGGER_ACTION_CFG_2_ENTRIES     64

#define FM10000_TRIGGER_ACTION_GLORT(index)      ((0x000001) * ((index) - 0) + (0x000380) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70380 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_GLORT_WIDTH       1
#define FM10000_TRIGGER_ACTION_GLORT_ENTRIES     64

#define FM10000_TRIGGER_ACTION_DMASK(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000400) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70400 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_DMASK_WIDTH       2
#define FM10000_TRIGGER_ACTION_DMASK_ENTRIES     64

#define FM10000_TRIGGER_ACTION_MIRROR(index)     ((0x000001) * ((index) - 0) + (0x000480) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70480 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_MIRROR_WIDTH      1
#define FM10000_TRIGGER_ACTION_MIRROR_ENTRIES    64

#define FM10000_TRIGGER_ACTION_DROP(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000500) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70500 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_DROP_WIDTH        2
#define FM10000_TRIGGER_ACTION_DROP_ENTRIES      64

#define FM10000_TRIGGER_STATS(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x000580) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70580 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_STATS_WIDTH              2
#define FM10000_TRIGGER_STATS_ENTRIES            64

#define FM10000_TRIGGER_IP(word)                 ((word) + (0x000600) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70600 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_IP_WIDTH                 2

#define FM10000_TRIGGER_IM(word)                 ((word) + (0x000602) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70602 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_IM_WIDTH                 2

#define FM10000_TRIGGER_RATE_LIM_EMPTY()         ((0x000604) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70604 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_RATE_LIM_EMPTY_WIDTH     1

#define FM10000_TRIGGER_RATE_LIM_CFG_2(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000620) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70620 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_RATE_LIM_CFG_2_WIDTH     2
#define FM10000_TRIGGER_RATE_LIM_CFG_2_ENTRIES   16

#define FM10000_LAG_CFG(index)                   ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_LAG_BASE))
                                                            /* 0xD90000 FM10000_LAG_BASE */
#define FM10000_LAG_CFG_WIDTH                    1
#define FM10000_LAG_CFG_ENTRIES                  48

#define FM10000_CANONICAL_GLORT_CAM(index)       ((0x000001) * ((index) - 0) + (0x000040) + (FM10000_LAG_BASE))
                                                            /* 0xD90040 FM10000_LAG_BASE */
#define FM10000_CANONICAL_GLORT_CAM_WIDTH        1
#define FM10000_CANONICAL_GLORT_CAM_ENTRIES      16

#define FM10000_FFU_MAP_VLAN(index)              ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA0000 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_VLAN_WIDTH               1
#define FM10000_FFU_MAP_VLAN_ENTRIES             4096

#define FM10000_FFU_MAP_SRC(index)               ((0x000001) * ((index) - 0) + (0x001000) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1000 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_SRC_WIDTH                1
#define FM10000_FFU_MAP_SRC_ENTRIES              48

#define FM10000_FFU_MAP_MAC(index, word)         ((0x000002) * ((index) - 0) + (word) + (0x001040) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1040 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_MAC_WIDTH                2
#define FM10000_FFU_MAP_MAC_ENTRIES              32

#define FM10000_FFU_MAP_TYPE(index)              ((0x000001) * ((index) - 0) + (0x001080) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1080 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_TYPE_WIDTH               1
#define FM10000_FFU_MAP_TYPE_ENTRIES             16

#define FM10000_FFU_MAP_LENGTH(index)            ((0x000001) * ((index) - 0) + (0x001090) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1090 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_LENGTH_WIDTH             1
#define FM10000_FFU_MAP_LENGTH_ENTRIES           16

#define FM10000_FFU_MAP_IP_LO(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x0010A0) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA10A0 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_IP_LO_WIDTH              2
#define FM10000_FFU_MAP_IP_LO_ENTRIES            16

#define FM10000_FFU_MAP_IP_HI(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x0010C0) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA10C0 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_IP_HI_WIDTH              2
#define FM10000_FFU_MAP_IP_HI_ENTRIES            16

#define FM10000_FFU_MAP_IP_CFG(index)            ((0x000001) * ((index) - 0) + (0x0010E0) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA10E0 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_IP_CFG_WIDTH             1
#define FM10000_FFU_MAP_IP_CFG_ENTRIES           16

#define FM10000_FFU_MAP_PROT(index)              ((0x000001) * ((index) - 0) + (0x0010F0) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA10F0 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_PROT_WIDTH               1
#define FM10000_FFU_MAP_PROT_ENTRIES             8

#define FM10000_FFU_MAP_L4_SRC(index, word)      ((0x000002) * ((index) - 0) + (word) + (0x001100) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1100 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_L4_SRC_WIDTH             2
#define FM10000_FFU_MAP_L4_SRC_ENTRIES           64

#define FM10000_FFU_MAP_L4_DST(index, word)      ((0x000002) * ((index) - 0) + (word) + (0x001180) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1180 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_L4_DST_WIDTH             2
#define FM10000_FFU_MAP_L4_DST_ENTRIES           64

#define FM10000_FFU_EGRESS_CHUNK_ACTIONS(index)  ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_EACL_BASE))
                                                            /* 0xDB0000 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_CHUNK_ACTIONS_WIDTH   1
#define FM10000_FFU_EGRESS_CHUNK_ACTIONS_ENTRIES 32

#define FM10000_FFU_EGRESS_CHUNK_VALID(index)    ((0x000001) * ((index) - 0) + (0x000020) + (FM10000_EACL_BASE))
                                                            /* 0xDB0020 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_CHUNK_VALID_WIDTH     1
#define FM10000_FFU_EGRESS_CHUNK_VALID_ENTRIES   32

#define FM10000_FFU_EGRESS_CHUNK_CFG(index)      ((0x000001) * ((index) - 0) + (0x000040) + (FM10000_EACL_BASE))
                                                            /* 0xDB0040 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_CHUNK_CFG_WIDTH       1
#define FM10000_FFU_EGRESS_CHUNK_CFG_ENTRIES     32

#define FM10000_FFU_EGRESS_PORT_CFG(index)       ((0x000001) * ((index) - 0) + (0x000080) + (FM10000_EACL_BASE))
                                                            /* 0xDB0080 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_PORT_CFG_WIDTH        1
#define FM10000_FFU_EGRESS_PORT_CFG_ENTRIES      48

#define FM10000_FFU_EGRESS_DROP_COUNT(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000100) + (FM10000_EACL_BASE))
                                                            /* 0xDB0100 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_DROP_COUNT_WIDTH      2
#define FM10000_FFU_EGRESS_DROP_COUNT_ENTRIES    48

#define FM10000_RX_STATS_BANK(index1, index0, word) ((0x001000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x000000) + (FM10000_RX_STATS_BASE))
                                                            /* 0xE00000 FM10000_RX_STATS_BASE */
#define FM10000_RX_STATS_BANK_WIDTH              4
#define FM10000_RX_STATS_BANK_ENTRIES_0          768
#define FM10000_RX_STATS_BANK_ENTRIES_1          6

#define FM10000_RX_STATS_CFG(index)              ((0x000001) * ((index) - 0) + (0x010000) + (FM10000_RX_STATS_BASE))
                                                            /* 0xE10000 FM10000_RX_STATS_BASE */
#define FM10000_RX_STATS_CFG_WIDTH               1
#define FM10000_RX_STATS_CFG_ENTRIES             48

#define FM10000_SAF_MATRIX(index, word)          ((0x000002) * ((index) - 0) + (word) + (0x000000) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30000 FM10000_HANDLER_TAIL_BASE */
#define FM10000_SAF_MATRIX_WIDTH                 2
#define FM10000_SAF_MATRIX_ENTRIES               48

#define FM10000_FRAME_TIME_OUT()                 ((0x000080) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30080 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FRAME_TIME_OUT_WIDTH             1

#define FM10000_SAF_SRAM_CTRL()                  ((0x000081) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30081 FM10000_HANDLER_TAIL_BASE */
#define FM10000_SAF_SRAM_CTRL_WIDTH              1

#define FM10000_EGRESS_PAUSE_SRAM_CTRL()         ((0x000082) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30082 FM10000_HANDLER_TAIL_BASE */
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_WIDTH     1

#define FM10000_RX_STATS_SRAM_CTRL(word)         ((word) + (0x000084) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30084 FM10000_HANDLER_TAIL_BASE */
#define FM10000_RX_STATS_SRAM_CTRL_WIDTH         4

#define FM10000_POLICER_USAGE_SRAM_CTRL(word)    ((word) + (0x000088) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30088 FM10000_HANDLER_TAIL_BASE */
#define FM10000_POLICER_USAGE_SRAM_CTRL_WIDTH    4

#define FM10000_TCN_SRAM_CTRL()                  ((0x00008C) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3008C FM10000_HANDLER_TAIL_BASE */
#define FM10000_TCN_SRAM_CTRL_WIDTH              1

#define FM10000_FH_TAIL_IP()                     ((0x00008D) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3008D FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_IP_WIDTH                 1

#define FM10000_FH_TAIL_IM()                     ((0x00008E) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3008E FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_IM_WIDTH                 1

#define FM10000_TAIL_PERMIT_MGMT()               ((0x00008F) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3008F FM10000_HANDLER_TAIL_BASE */
#define FM10000_TAIL_PERMIT_MGMT_WIDTH           1

#define FM10000_TAIL_FORCE_IDLE()                ((0x000090) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30090 FM10000_HANDLER_TAIL_BASE */
#define FM10000_TAIL_FORCE_IDLE_WIDTH            1

#define FM10000_FH_TAIL_DEBUG_CDC_MON_CTRL()     ((0x000091) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30091 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_CDC_MON_CTRL_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_CDC_MON_CYC(word)  ((word) + (0x000092) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30092 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_CDC_MON_CYC_WIDTH  2

#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CFG()   ((0x000094) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30094 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CFG_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_TOKS()  ((0x000095) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30095 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_TOKS_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CNTR(word) ((word) + (0x000096) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30096 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CNTR_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_DATA(word) ((word) + (0x000098) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30098 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_DATA_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CFG() ((0x00009A) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3009A FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CFG_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_TOKS() ((0x00009B) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3009B FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_TOKS_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CNTR(word) ((word) + (0x00009C) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3009C FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CNTR_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_DATA(word) ((word) + (0x00009E) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3009E FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_DATA_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CFG()     ((0x0000A0) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300A0 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CFG_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_INTR_S2A_TOKS()    ((0x0000A1) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300A1 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_TOKS_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CNTR(word) ((word) + (0x0000A2) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300A2 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CNTR_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_INTR_S2A_DATA()    ((0x0000A4) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300A4 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_DATA_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CFG() ((0x0000A5) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300A5 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CFG_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_TOKS() ((0x0000A6) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300A6 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_TOKS_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CNTR(word) ((word) + (0x0000A8) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300A8 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CNTR_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_DATA(word) ((word) + (0x0000B0) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300B0 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_DATA_WIDTH 6

#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CFG() ((0x0000B8) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300B8 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CFG_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_TOKS() ((0x0000B9) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300B9 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_TOKS_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CNTR(word) ((word) + (0x0000BA) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300BA FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CNTR_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_DATA(word) ((word) + (0x0000BC) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300BC FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_DATA_WIDTH 4

#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CFG()   ((0x0000C0) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300C0 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CFG_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_TOKS()  ((0x0000C1) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300C1 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_TOKS_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CNTR(word) ((word) + (0x0000C2) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300C2 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CNTR_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_DATA()  ((0x0000C4) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300C4 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_DATA_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CFG() ((0x0000C5) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300C5 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CFG_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_TOKS() ((0x0000C6) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300C6 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_TOKS_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CNTR(word) ((word) + (0x0000C8) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300C8 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CNTR_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_DATA() ((0x0000CA) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300CA FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_DATA_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CFG() ((0x0000CB) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300CB FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CFG_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_TOKS() ((0x0000CC) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300CC FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_TOKS_WIDTH 1

#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CNTR(word) ((word) + (0x0000CE) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300CE FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CNTR_WIDTH 2

#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_DATA() ((0x0000D0) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE300D0 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_DATA_WIDTH 1

#define FM10000_POLICER_CFG_4K(index1, index0, word) ((0x002000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x000000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE40000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_CFG_4K_WIDTH             2
#define FM10000_POLICER_CFG_4K_ENTRIES_0         4096
#define FM10000_POLICER_CFG_4K_ENTRIES_1         2

#define FM10000_POLICER_CFG_512(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x004000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE44000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_CFG_512_WIDTH            2
#define FM10000_POLICER_CFG_512_ENTRIES_0        512
#define FM10000_POLICER_CFG_512_ENTRIES_1        2

#define FM10000_POLICER_STATE_4K(index1, index0, word) ((0x004000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x008000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE48000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_STATE_4K_WIDTH           4
#define FM10000_POLICER_STATE_4K_ENTRIES_0       4096
#define FM10000_POLICER_STATE_4K_ENTRIES_1       2

#define FM10000_POLICER_STATE_512(index1, index0, word) ((0x000800) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x010000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE50000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_STATE_512_WIDTH          4
#define FM10000_POLICER_STATE_512_ENTRIES_0      512
#define FM10000_POLICER_STATE_512_ENTRIES_1      2

#define FM10000_POLICER_CFG(index, word)         ((0x000002) * ((index) - 0) + (word) + (0x011000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE51000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_CFG_WIDTH                2
#define FM10000_POLICER_CFG_ENTRIES              4

#define FM10000_POLICER_SWEEPER_PERIOD_CFG(word) ((word) + (0x011008) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE51008 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_SWEEPER_PERIOD_CFG_WIDTH 2

#define FM10000_POLICER_SWEEPER_OVERFLOW(word)   ((word) + (0x01100A) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE5100A FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_SWEEPER_OVERFLOW_WIDTH   2

#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC(word) ((word) + (0x000000) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60000 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_WIDTH 2

#define FM10000_CM_SWEEPER_TC_TO_SMP()           ((0x000002) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60002 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SWEEPER_TC_TO_SMP_WIDTH       1

#define FM10000_CM_TX_TC_PRIVATE_WM(index1, index0) ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000200) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60200 FM10000_CM_USAGE_BASE */
#define FM10000_CM_TX_TC_PRIVATE_WM_WIDTH        1
#define FM10000_CM_TX_TC_PRIVATE_WM_ENTRIES_0    8
#define FM10000_CM_TX_TC_PRIVATE_WM_ENTRIES_1    48

#define FM10000_CM_TX_TC_HOG_WM(index1, index0)  ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000400) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60400 FM10000_CM_USAGE_BASE */
#define FM10000_CM_TX_TC_HOG_WM_WIDTH            1
#define FM10000_CM_TX_TC_HOG_WM_ENTRIES_0        8
#define FM10000_CM_TX_TC_HOG_WM_ENTRIES_1        48

#define FM10000_CM_RX_SMP_PAUSE_WM(index1, index0) ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000600) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60600 FM10000_CM_USAGE_BASE */
#define FM10000_CM_RX_SMP_PAUSE_WM_WIDTH         1
#define FM10000_CM_RX_SMP_PAUSE_WM_ENTRIES_0     2
#define FM10000_CM_RX_SMP_PAUSE_WM_ENTRIES_1     48

#define FM10000_CM_RX_SMP_PRIVATE_WM(index1, index0) ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000680) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60680 FM10000_CM_USAGE_BASE */
#define FM10000_CM_RX_SMP_PRIVATE_WM_WIDTH       1
#define FM10000_CM_RX_SMP_PRIVATE_WM_ENTRIES_0   2
#define FM10000_CM_RX_SMP_PRIVATE_WM_ENTRIES_1   48

#define FM10000_CM_RX_SMP_HOG_WM(index1, index0) ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000700) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60700 FM10000_CM_USAGE_BASE */
#define FM10000_CM_RX_SMP_HOG_WM_WIDTH           1
#define FM10000_CM_RX_SMP_HOG_WM_ENTRIES_0       2
#define FM10000_CM_RX_SMP_HOG_WM_ENTRIES_1       48

#define FM10000_CM_PAUSE_RESEND_INTERVAL(index)  ((0x000001) * ((index) - 0) + (0x000780) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60780 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_RESEND_INTERVAL_WIDTH   1
#define FM10000_CM_PAUSE_RESEND_INTERVAL_ENTRIES 48

#define FM10000_CM_PAUSE_BASE_FREQ()             ((0x0007C0) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE607C0 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_BASE_FREQ_WIDTH         1

#define FM10000_CM_PAUSE_CFG(index)              ((0x000001) * ((index) - 0) + (0x000800) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60800 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_CFG_WIDTH               1
#define FM10000_CM_PAUSE_CFG_ENTRIES             48

#define FM10000_CM_SHARED_WM(index)              ((0x000001) * ((index) - 0) + (0x000840) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60840 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SHARED_WM_WIDTH               1
#define FM10000_CM_SHARED_WM_ENTRIES             16

#define FM10000_CM_SHARED_SMP_PAUSE_WM(index)    ((0x000001) * ((index) - 0) + (0x000850) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60850 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SHARED_SMP_PAUSE_WM_WIDTH     1
#define FM10000_CM_SHARED_SMP_PAUSE_WM_ENTRIES   2

#define FM10000_CM_GLOBAL_WM()                   ((0x000852) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60852 FM10000_CM_USAGE_BASE */
#define FM10000_CM_GLOBAL_WM_WIDTH               1

#define FM10000_CM_GLOBAL_CFG()                  ((0x000853) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60853 FM10000_CM_USAGE_BASE */
#define FM10000_CM_GLOBAL_CFG_WIDTH              1

#define FM10000_CM_TC_PC_MAP(index)              ((0x000001) * ((index) - 0) + (0x000880) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60880 FM10000_CM_USAGE_BASE */
#define FM10000_CM_TC_PC_MAP_WIDTH               1
#define FM10000_CM_TC_PC_MAP_ENTRIES             48

#define FM10000_CM_PC_SMP_MAP(index)             ((0x000001) * ((index) - 0) + (0x0008C0) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE608C0 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PC_SMP_MAP_WIDTH              1
#define FM10000_CM_PC_SMP_MAP_ENTRIES            48

#define FM10000_CM_SOFTDROP_WM(index)            ((0x000001) * ((index) - 0) + (0x000900) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60900 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SOFTDROP_WM_WIDTH             1
#define FM10000_CM_SOFTDROP_WM_ENTRIES           16

#define FM10000_CM_SHARED_SMP_PAUSE_CFG(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000910) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60910 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SHARED_SMP_PAUSE_CFG_WIDTH    2
#define FM10000_CM_SHARED_SMP_PAUSE_CFG_ENTRIES  2

#define FM10000_TX_RATE_LIM_CFG(index1, index0)  ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000A00) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60A00 FM10000_CM_USAGE_BASE */
#define FM10000_TX_RATE_LIM_CFG_WIDTH            1
#define FM10000_TX_RATE_LIM_CFG_ENTRIES_0        8
#define FM10000_TX_RATE_LIM_CFG_ENTRIES_1        48

#define FM10000_TX_RATE_LIM_USAGE(index1, index0) ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000C00) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60C00 FM10000_CM_USAGE_BASE */
#define FM10000_TX_RATE_LIM_USAGE_WIDTH          1
#define FM10000_TX_RATE_LIM_USAGE_ENTRIES_0      8
#define FM10000_TX_RATE_LIM_USAGE_ENTRIES_1      48

#define FM10000_CM_BSG_MAP(index)                ((0x000001) * ((index) - 0) + (0x000E00) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60E00 FM10000_CM_USAGE_BASE */
#define FM10000_CM_BSG_MAP_WIDTH                 1
#define FM10000_CM_BSG_MAP_ENTRIES               48

#define FM10000_CM_TX_TC_USAGE(index1, index0)   ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x001000) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61000 FM10000_CM_USAGE_BASE */
#define FM10000_CM_TX_TC_USAGE_WIDTH             1
#define FM10000_CM_TX_TC_USAGE_ENTRIES_0         8
#define FM10000_CM_TX_TC_USAGE_ENTRIES_1         48

#define FM10000_CM_RX_SMP_USAGE(index1, index0)  ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x001200) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61200 FM10000_CM_USAGE_BASE */
#define FM10000_CM_RX_SMP_USAGE_WIDTH            1
#define FM10000_CM_RX_SMP_USAGE_ENTRIES_0        2
#define FM10000_CM_RX_SMP_USAGE_ENTRIES_1        48

#define FM10000_MCAST_EPOCH_USAGE(index)         ((0x000001) * ((index) - 0) + (0x001280) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61280 FM10000_CM_USAGE_BASE */
#define FM10000_MCAST_EPOCH_USAGE_WIDTH          1
#define FM10000_MCAST_EPOCH_USAGE_ENTRIES        2

#define FM10000_CM_SHARED_SMP_USAGE(index)       ((0x000001) * ((index) - 0) + (0x001282) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61282 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SHARED_SMP_USAGE_WIDTH        1
#define FM10000_CM_SHARED_SMP_USAGE_ENTRIES      2

#define FM10000_CM_SMP_USAGE(index)              ((0x000001) * ((index) - 0) + (0x001284) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61284 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SMP_USAGE_WIDTH               1
#define FM10000_CM_SMP_USAGE_ENTRIES             2

#define FM10000_CM_GLOBAL_USAGE()                ((0x001286) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61286 FM10000_CM_USAGE_BASE */
#define FM10000_CM_GLOBAL_USAGE_WIDTH            1

#define FM10000_CM_PAUSE_GEN_STATE(index)        ((0x000001) * ((index) - 0) + (0x0012C0) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE612C0 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_GEN_STATE_WIDTH         1
#define FM10000_CM_PAUSE_GEN_STATE_ENTRIES       48

#define FM10000_CM_PAUSE_RCV_TIMER()             ((0x001300) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61300 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_RCV_TIMER_WIDTH         1

#define FM10000_CM_PAUSE_RCV_PORT_TIMER(index)   ((0x000001) * ((index) - 0) + (0x001340) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61340 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_RCV_PORT_TIMER_WIDTH    1
#define FM10000_CM_PAUSE_RCV_PORT_TIMER_ENTRIES  48

#define FM10000_CM_PAUSE_RCV_STATE(index, word)  ((0x000004) * ((index) - 0) + (word) + (0x001400) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61400 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_RCV_STATE_WIDTH         4
#define FM10000_CM_PAUSE_RCV_STATE_ENTRIES       48

#define FM10000_MA_TCN_FIFO(index, word)         ((0x000004) * ((index) - 0) + (word) + (0x000000) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70000 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_FIFO_WIDTH                4
#define FM10000_MA_TCN_FIFO_ENTRIES              512

#define FM10000_MA_TCN_DEQUEUE(word)             ((word) + (0x000800) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70800 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_DEQUEUE_WIDTH             4

#define FM10000_MA_TCN_PTR_HEAD()                ((0x000804) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70804 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_PTR_HEAD_WIDTH            1

#define FM10000_MA_TCN_PTR_TAIL()                ((0x000805) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70805 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_PTR_TAIL_WIDTH            1

#define FM10000_MA_TCN_WM(index)                 ((0x000001) * ((index) - 0) + (0x000840) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70840 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_WM_WIDTH                  1
#define FM10000_MA_TCN_WM_ENTRIES                48

#define FM10000_MA_TCN_USAGE(index)              ((0x000001) * ((index) - 0) + (0x000880) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70880 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_USAGE_WIDTH               1
#define FM10000_MA_TCN_USAGE_ENTRIES             48

#define FM10000_MA_TCN_IP()                      ((0x0008C0) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE708C0 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_IP_WIDTH                  1

#define FM10000_MA_TCN_IM()                      ((0x0008C1) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE708C1 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_IM_WIDTH                  1

#define FM10000_TRIGGER_RATE_LIM_CFG_1(index)    ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_TRIG_USAGE_BASE))
                                                            /* 0xE78000 FM10000_TRIG_USAGE_BASE */
#define FM10000_TRIGGER_RATE_LIM_CFG_1_WIDTH     1
#define FM10000_TRIGGER_RATE_LIM_CFG_1_ENTRIES   16

#define FM10000_TRIGGER_RATE_LIM_USAGE(index)    ((0x000001) * ((index) - 0) + (0x000010) + (FM10000_TRIG_USAGE_BASE))
                                                            /* 0xE78010 FM10000_TRIG_USAGE_BASE */
#define FM10000_TRIGGER_RATE_LIM_USAGE_WIDTH     1
#define FM10000_TRIGGER_RATE_LIM_USAGE_ENTRIES   16

#define FM10000_MOD_DEBUG_CDC_MON_CTRL(word)     ((word) + (0x000000) + (FM10000_MOD_BASE))
                                                            /* 0xE80000 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_CDC_MON_CTRL_WIDTH     2

#define FM10000_MOD_DEBUG_CDC_MON_CYC(word)      ((word) + (0x000002) + (FM10000_MOD_BASE))
                                                            /* 0xE80002 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_CDC_MON_CYC_WIDTH      2

#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CFG(word) ((word) + (0x000004) + (FM10000_MOD_BASE))
                                                            /* 0xE80004 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CFG_WIDTH 2

#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_TOKS(word) ((word) + (0x000006) + (FM10000_MOD_BASE))
                                                            /* 0xE80006 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_TOKS_WIDTH 2

#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CNTR(word) ((word) + (0x000008) + (FM10000_MOD_BASE))
                                                            /* 0xE80008 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CNTR_WIDTH 2

#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_DATA(word) ((word) + (0x00000C) + (FM10000_MOD_BASE))
                                                            /* 0xE8000C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_DATA_WIDTH 4

#define FM10000_MOD_DEBUG_FORWARD_A2S_CFG(word)  ((word) + (0x000010) + (FM10000_MOD_BASE))
                                                            /* 0xE80010 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_FORWARD_A2S_CFG_WIDTH  2

#define FM10000_MOD_DEBUG_FORWARD_A2S_TOKS(word) ((word) + (0x000012) + (FM10000_MOD_BASE))
                                                            /* 0xE80012 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_FORWARD_A2S_TOKS_WIDTH 2

#define FM10000_MOD_DEBUG_FORWARD_A2S_CNTR(word) ((word) + (0x000014) + (FM10000_MOD_BASE))
                                                            /* 0xE80014 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_FORWARD_A2S_CNTR_WIDTH 2

#define FM10000_MOD_DEBUG_FORWARD_A2S_DATA(word) ((word) + (0x000018) + (FM10000_MOD_BASE))
                                                            /* 0xE80018 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_FORWARD_A2S_DATA_WIDTH 6

#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CFG(word) ((word) + (0x000020) + (FM10000_MOD_BASE))
                                                            /* 0xE80020 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CFG_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_TOKS(word) ((word) + (0x000022) + (FM10000_MOD_BASE))
                                                            /* 0xE80022 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_TOKS_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CNTR(word) ((word) + (0x000024) + (FM10000_MOD_BASE))
                                                            /* 0xE80024 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CNTR_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_DATA(word) ((word) + (0x000026) + (FM10000_MOD_BASE))
                                                            /* 0xE80026 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_DATA_WIDTH 2

#define FM10000_MOD_DEBUG_INTR_S2A_CFG(word)     ((word) + (0x000028) + (FM10000_MOD_BASE))
                                                            /* 0xE80028 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_INTR_S2A_CFG_WIDTH     2

#define FM10000_MOD_DEBUG_INTR_S2A_TOKS(word)    ((word) + (0x00002A) + (FM10000_MOD_BASE))
                                                            /* 0xE8002A FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_INTR_S2A_TOKS_WIDTH    2

#define FM10000_MOD_DEBUG_INTR_S2A_CNTR(word)    ((word) + (0x00002C) + (FM10000_MOD_BASE))
                                                            /* 0xE8002C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_INTR_S2A_CNTR_WIDTH    2

#define FM10000_MOD_DEBUG_INTR_S2A_DATA(word)    ((word) + (0x00002E) + (FM10000_MOD_BASE))
                                                            /* 0xE8002E FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_INTR_S2A_DATA_WIDTH    2

#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CFG(word) ((word) + (0x000030) + (FM10000_MOD_BASE))
                                                            /* 0xE80030 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CFG_WIDTH 2

#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_TOKS(word) ((word) + (0x000032) + (FM10000_MOD_BASE))
                                                            /* 0xE80032 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_TOKS_WIDTH 2

#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CNTR(word) ((word) + (0x000034) + (FM10000_MOD_BASE))
                                                            /* 0xE80034 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CNTR_WIDTH 2

#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_DATA(word) ((word) + (0x000036) + (FM10000_MOD_BASE))
                                                            /* 0xE80036 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_DATA_WIDTH 2

#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CFG(word) ((word) + (0x000038) + (FM10000_MOD_BASE))
                                                            /* 0xE80038 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CFG_WIDTH 2

#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_TOKS(word) ((word) + (0x00003A) + (FM10000_MOD_BASE))
                                                            /* 0xE8003A FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_TOKS_WIDTH 2

#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CNTR(word) ((word) + (0x00003C) + (FM10000_MOD_BASE))
                                                            /* 0xE8003C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CNTR_WIDTH 2

#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_DATA(word) ((word) + (0x00003E) + (FM10000_MOD_BASE))
                                                            /* 0xE8003E FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_DATA_WIDTH 2

#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CFG(word) ((word) + (0x000040) + (FM10000_MOD_BASE))
                                                            /* 0xE80040 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CFG_WIDTH 2

#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_TOKS(word) ((word) + (0x000042) + (FM10000_MOD_BASE))
                                                            /* 0xE80042 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_TOKS_WIDTH 2

#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CNTR(word) ((word) + (0x000044) + (FM10000_MOD_BASE))
                                                            /* 0xE80044 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CNTR_WIDTH 2

#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_DATA(word) ((word) + (0x000046) + (FM10000_MOD_BASE))
                                                            /* 0xE80046 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_DATA_WIDTH 2

#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CFG(word) ((word) + (0x000048) + (FM10000_MOD_BASE))
                                                            /* 0xE80048 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CFG_WIDTH 2

#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_TOKS(word) ((word) + (0x00004A) + (FM10000_MOD_BASE))
                                                            /* 0xE8004A FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_TOKS_WIDTH 2

#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CNTR(word) ((word) + (0x00004C) + (FM10000_MOD_BASE))
                                                            /* 0xE8004C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CNTR_WIDTH 2

#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_DATA(word) ((word) + (0x00004E) + (FM10000_MOD_BASE))
                                                            /* 0xE8004E FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_DATA_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_0(word) ((word) + (0x000050) + (FM10000_MOD_BASE))
                                                            /* 0xE80050 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_0_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_0(word) ((word) + (0x000052) + (FM10000_MOD_BASE))
                                                            /* 0xE80052 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_0_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_0(word) ((word) + (0x000054) + (FM10000_MOD_BASE))
                                                            /* 0xE80054 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_0_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_0(word) ((word) + (0x000058) + (FM10000_MOD_BASE))
                                                            /* 0xE80058 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_0_WIDTH 4

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_1(word) ((word) + (0x00005C) + (FM10000_MOD_BASE))
                                                            /* 0xE8005C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_1_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_1(word) ((word) + (0x00005E) + (FM10000_MOD_BASE))
                                                            /* 0xE8005E FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_1_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_1(word) ((word) + (0x000060) + (FM10000_MOD_BASE))
                                                            /* 0xE80060 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_1_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_1(word) ((word) + (0x000064) + (FM10000_MOD_BASE))
                                                            /* 0xE80064 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_1_WIDTH 4

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_2(word) ((word) + (0x000068) + (FM10000_MOD_BASE))
                                                            /* 0xE80068 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_2_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_2(word) ((word) + (0x00006A) + (FM10000_MOD_BASE))
                                                            /* 0xE8006A FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_2_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_2(word) ((word) + (0x00006C) + (FM10000_MOD_BASE))
                                                            /* 0xE8006C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_2_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_2(word) ((word) + (0x000070) + (FM10000_MOD_BASE))
                                                            /* 0xE80070 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_2_WIDTH 4

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_3(word) ((word) + (0x000074) + (FM10000_MOD_BASE))
                                                            /* 0xE80074 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_3_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_3(word) ((word) + (0x000076) + (FM10000_MOD_BASE))
                                                            /* 0xE80076 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_3_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_3(word) ((word) + (0x000078) + (FM10000_MOD_BASE))
                                                            /* 0xE80078 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_3_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_3(word) ((word) + (0x00007C) + (FM10000_MOD_BASE))
                                                            /* 0xE8007C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_3_WIDTH 4

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_4(word) ((word) + (0x000080) + (FM10000_MOD_BASE))
                                                            /* 0xE80080 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_4_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_4(word) ((word) + (0x000082) + (FM10000_MOD_BASE))
                                                            /* 0xE80082 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_4_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_4(word) ((word) + (0x000084) + (FM10000_MOD_BASE))
                                                            /* 0xE80084 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_4_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_4(word) ((word) + (0x000088) + (FM10000_MOD_BASE))
                                                            /* 0xE80088 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_4_WIDTH 4

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_5(word) ((word) + (0x00008C) + (FM10000_MOD_BASE))
                                                            /* 0xE8008C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_5_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_5(word) ((word) + (0x00008E) + (FM10000_MOD_BASE))
                                                            /* 0xE8008E FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_5_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_5(word) ((word) + (0x000090) + (FM10000_MOD_BASE))
                                                            /* 0xE80090 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_5_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_5(word) ((word) + (0x000094) + (FM10000_MOD_BASE))
                                                            /* 0xE80094 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_5_WIDTH 4

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_6(word) ((word) + (0x000098) + (FM10000_MOD_BASE))
                                                            /* 0xE80098 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_6_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_6(word) ((word) + (0x00009A) + (FM10000_MOD_BASE))
                                                            /* 0xE8009A FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_6_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_6(word) ((word) + (0x00009C) + (FM10000_MOD_BASE))
                                                            /* 0xE8009C FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_6_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_6(word) ((word) + (0x0000A0) + (FM10000_MOD_BASE))
                                                            /* 0xE800A0 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_6_WIDTH 4

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_7(word) ((word) + (0x0000A4) + (FM10000_MOD_BASE))
                                                            /* 0xE800A4 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_7_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_7(word) ((word) + (0x0000A6) + (FM10000_MOD_BASE))
                                                            /* 0xE800A6 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_7_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_7(word) ((word) + (0x0000A8) + (FM10000_MOD_BASE))
                                                            /* 0xE800A8 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_7_WIDTH 2

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_7(word) ((word) + (0x0000AC) + (FM10000_MOD_BASE))
                                                            /* 0xE800AC FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_7_WIDTH 4

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_0(word) ((word) + (0x0000B0) + (FM10000_MOD_BASE))
                                                            /* 0xE800B0 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_0_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_0(word) ((word) + (0x0000B2) + (FM10000_MOD_BASE))
                                                            /* 0xE800B2 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_0_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_0(word) ((word) + (0x0000B4) + (FM10000_MOD_BASE))
                                                            /* 0xE800B4 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_0_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_0(word) ((word) + (0x0000B8) + (FM10000_MOD_BASE))
                                                            /* 0xE800B8 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_0_WIDTH 4

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_1(word) ((word) + (0x0000BC) + (FM10000_MOD_BASE))
                                                            /* 0xE800BC FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_1_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_1(word) ((word) + (0x0000BE) + (FM10000_MOD_BASE))
                                                            /* 0xE800BE FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_1_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_1(word) ((word) + (0x0000C0) + (FM10000_MOD_BASE))
                                                            /* 0xE800C0 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_1_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_1(word) ((word) + (0x0000C4) + (FM10000_MOD_BASE))
                                                            /* 0xE800C4 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_1_WIDTH 4

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_2(word) ((word) + (0x0000C8) + (FM10000_MOD_BASE))
                                                            /* 0xE800C8 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_2_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_2(word) ((word) + (0x0000CA) + (FM10000_MOD_BASE))
                                                            /* 0xE800CA FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_2_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_2(word) ((word) + (0x0000CC) + (FM10000_MOD_BASE))
                                                            /* 0xE800CC FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_2_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_2(word) ((word) + (0x0000D0) + (FM10000_MOD_BASE))
                                                            /* 0xE800D0 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_2_WIDTH 4

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_3(word) ((word) + (0x0000D4) + (FM10000_MOD_BASE))
                                                            /* 0xE800D4 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_3_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_3(word) ((word) + (0x0000D6) + (FM10000_MOD_BASE))
                                                            /* 0xE800D6 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_3_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_3(word) ((word) + (0x0000D8) + (FM10000_MOD_BASE))
                                                            /* 0xE800D8 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_3_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_3(word) ((word) + (0x0000DC) + (FM10000_MOD_BASE))
                                                            /* 0xE800DC FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_3_WIDTH 4

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_4(word) ((word) + (0x0000E0) + (FM10000_MOD_BASE))
                                                            /* 0xE800E0 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_4_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_4(word) ((word) + (0x0000E2) + (FM10000_MOD_BASE))
                                                            /* 0xE800E2 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_4_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_4(word) ((word) + (0x0000E4) + (FM10000_MOD_BASE))
                                                            /* 0xE800E4 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_4_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_4(word) ((word) + (0x0000E8) + (FM10000_MOD_BASE))
                                                            /* 0xE800E8 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_4_WIDTH 4

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_5(word) ((word) + (0x0000EC) + (FM10000_MOD_BASE))
                                                            /* 0xE800EC FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_5_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_5(word) ((word) + (0x0000EE) + (FM10000_MOD_BASE))
                                                            /* 0xE800EE FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_5_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_5(word) ((word) + (0x0000F0) + (FM10000_MOD_BASE))
                                                            /* 0xE800F0 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_5_WIDTH 2

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_5(word) ((word) + (0x0000F4) + (FM10000_MOD_BASE))
                                                            /* 0xE800F4 FM10000_MOD_BASE */
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_5_WIDTH 4

#define FM10000_MOD_MAX_MGMT_WAIT_CYCLE(word)    ((word) + (0x0000F8) + (FM10000_MOD_BASE))
                                                            /* 0xE800F8 FM10000_MOD_BASE */
#define FM10000_MOD_MAX_MGMT_WAIT_CYCLE_WIDTH    2

#define FM10000_MOD_MGMT_WAIT_CYCLE(word)        ((word) + (0x0000FA) + (FM10000_MOD_BASE))
                                                            /* 0xE800FA FM10000_MOD_BASE */
#define FM10000_MOD_MGMT_WAIT_CYCLE_WIDTH        2

#define FM10000_MOD_CTRL_TO_DP_FIFO_COUNTER(word) ((word) + (0x0000FC) + (FM10000_MOD_BASE))
                                                            /* 0xE800FC FM10000_MOD_BASE */
#define FM10000_MOD_CTRL_TO_DP_FIFO_COUNTER_WIDTH 2

#define FM10000_MOD_OUTPUT_ESCHED_FIFO_COUNTER(word) ((word) + (0x0000FE) + (FM10000_MOD_BASE))
                                                            /* 0xE800FE FM10000_MOD_BASE */
#define FM10000_MOD_OUTPUT_ESCHED_FIFO_COUNTER_WIDTH 2

#define FM10000_MOD_OUTPUT_CM_FIFO_COUNTER(word) ((word) + (0x000100) + (FM10000_MOD_BASE))
                                                            /* 0xE80100 FM10000_MOD_BASE */
#define FM10000_MOD_OUTPUT_CM_FIFO_COUNTER_WIDTH 2

#define FM10000_MOD_OUTPUT_EGRDROP_FIFO_COUNTER(word) ((word) + (0x000102) + (FM10000_MOD_BASE))
                                                            /* 0xE80102 FM10000_MOD_BASE */
#define FM10000_MOD_OUTPUT_EGRDROP_FIFO_COUNTER_WIDTH 2

#define FM10000_MOD_OUTPUT_MGMT_FIFO_COUNTER(word) ((word) + (0x000104) + (FM10000_MOD_BASE))
                                                            /* 0xE80104 FM10000_MOD_BASE */
#define FM10000_MOD_OUTPUT_MGMT_FIFO_COUNTER_WIDTH 2

#define FM10000_MOD_IP(word)                     ((word) + (0x000106) + (FM10000_MOD_BASE))
                                                            /* 0xE80106 FM10000_MOD_BASE */
#define FM10000_MOD_IP_WIDTH                     2

#define FM10000_MOD_IM(word)                     ((word) + (0x000108) + (FM10000_MOD_BASE))
                                                            /* 0xE80108 FM10000_MOD_BASE */
#define FM10000_MOD_IM_WIDTH                     2

#define FM10000_MOD_SRAM_BIST_OUT(word)          ((word) + (0x00010A) + (FM10000_MOD_BASE))
                                                            /* 0xE8010A FM10000_MOD_BASE */
#define FM10000_MOD_SRAM_BIST_OUT_WIDTH          2

#define FM10000_MOD_SRAM_ERROR_WRITE(word)       ((word) + (0x00010C) + (FM10000_MOD_BASE))
                                                            /* 0xE8010C FM10000_MOD_BASE */
#define FM10000_MOD_SRAM_ERROR_WRITE_WIDTH       2

#define FM10000_MOD_PAUSE_SMAC(word)             ((word) + (0x00010E) + (FM10000_MOD_BASE))
                                                            /* 0xE8010E FM10000_MOD_BASE */
#define FM10000_MOD_PAUSE_SMAC_WIDTH             2

#define FM10000_MOD_ROUTER_SMAC(index, word)     ((0x000002) * ((index) - 0) + (word) + (0x000120) + (FM10000_MOD_BASE))
                                                            /* 0xE80120 FM10000_MOD_BASE */
#define FM10000_MOD_ROUTER_SMAC_WIDTH            2
#define FM10000_MOD_ROUTER_SMAC_ENTRIES          16

#define FM10000_MOD_MCAST_VLAN_TABLE(index, word) ((0x000002) * ((index) - 0) + (word) + (0x010000) + (FM10000_MOD_BASE))
                                                            /* 0xE90000 FM10000_MOD_BASE */
#define FM10000_MOD_MCAST_VLAN_TABLE_WIDTH       2
#define FM10000_MOD_MCAST_VLAN_TABLE_ENTRIES     32768

#define FM10000_MOD_VLAN_TAG_VID1_MAP(index, word) ((0x000002) * ((index) - 0) + (word) + (0x020000) + (FM10000_MOD_BASE))
                                                            /* 0xEA0000 FM10000_MOD_BASE */
#define FM10000_MOD_VLAN_TAG_VID1_MAP_WIDTH      2
#define FM10000_MOD_VLAN_TAG_VID1_MAP_ENTRIES    4096

#define FM10000_MOD_VID2_MAP(index, word)        ((0x000002) * ((index) - 0) + (word) + (0x022000) + (FM10000_MOD_BASE))
                                                            /* 0xEA2000 FM10000_MOD_BASE */
#define FM10000_MOD_VID2_MAP_WIDTH               2
#define FM10000_MOD_VID2_MAP_ENTRIES             4096

#define FM10000_MOD_MIRROR_PROFILE_TABLE(index, word) ((0x000002) * ((index) - 0) + (word) + (0x024000) + (FM10000_MOD_BASE))
                                                            /* 0xEA4000 FM10000_MOD_BASE */
#define FM10000_MOD_MIRROR_PROFILE_TABLE_WIDTH   2
#define FM10000_MOD_MIRROR_PROFILE_TABLE_ENTRIES 64

#define FM10000_MOD_PER_PORT_CFG_1(index, word)  ((0x000002) * ((index) - 0) + (word) + (0x024080) + (FM10000_MOD_BASE))
                                                            /* 0xEA4080 FM10000_MOD_BASE */
#define FM10000_MOD_PER_PORT_CFG_1_WIDTH         2
#define FM10000_MOD_PER_PORT_CFG_1_ENTRIES       48

#define FM10000_MOD_PER_PORT_CFG_2(index, word)  ((0x000002) * ((index) - 0) + (word) + (0x024100) + (FM10000_MOD_BASE))
                                                            /* 0xEA4100 FM10000_MOD_BASE */
#define FM10000_MOD_PER_PORT_CFG_2_WIDTH         2
#define FM10000_MOD_PER_PORT_CFG_2_ENTRIES       48

#define FM10000_MOD_VPRI1_MAP(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x024180) + (FM10000_MOD_BASE))
                                                            /* 0xEA4180 FM10000_MOD_BASE */
#define FM10000_MOD_VPRI1_MAP_WIDTH              2
#define FM10000_MOD_VPRI1_MAP_ENTRIES            48

#define FM10000_MOD_VPRI2_MAP(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x024200) + (FM10000_MOD_BASE))
                                                            /* 0xEA4200 FM10000_MOD_BASE */
#define FM10000_MOD_VPRI2_MAP_WIDTH              2
#define FM10000_MOD_VPRI2_MAP_ENTRIES            48

#define FM10000_MOD_VLAN_ETYPE(index, word)      ((0x000002) * ((index) - 0) + (word) + (0x024280) + (FM10000_MOD_BASE))
                                                            /* 0xEA4280 FM10000_MOD_BASE */
#define FM10000_MOD_VLAN_ETYPE_WIDTH             2
#define FM10000_MOD_VLAN_ETYPE_ENTRIES           4

#define FM10000_MOD_STATS_CFG(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x024300) + (FM10000_MOD_BASE))
                                                            /* 0xEA4300 FM10000_MOD_BASE */
#define FM10000_MOD_STATS_CFG_WIDTH              2
#define FM10000_MOD_STATS_CFG_ENTRIES            48

#define FM10000_MOD_STATS_BANK_FRAME(index1, index0, word) ((0x000800) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x025000) + (FM10000_MOD_BASE))
                                                            /* 0xEA5000 FM10000_MOD_BASE */
#define FM10000_MOD_STATS_BANK_FRAME_WIDTH       2
#define FM10000_MOD_STATS_BANK_FRAME_ENTRIES_0   768
#define FM10000_MOD_STATS_BANK_FRAME_ENTRIES_1   2

#define FM10000_MOD_STATS_BANK_BYTE(index1, index0, word) ((0x000800) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x026000) + (FM10000_MOD_BASE))
                                                            /* 0xEA6000 FM10000_MOD_BASE */
#define FM10000_MOD_STATS_BANK_BYTE_WIDTH        2
#define FM10000_MOD_STATS_BANK_BYTE_ENTRIES_0    768
#define FM10000_MOD_STATS_BANK_BYTE_ENTRIES_1    2

#define FM10000_MOD_SAVED_HDR(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x027000) + (FM10000_MOD_BASE))
                                                            /* 0xEA7000 FM10000_MOD_BASE */
#define FM10000_MOD_SAVED_HDR_WIDTH              2
#define FM10000_MOD_SAVED_HDR_ENTRIES            48

#define FM10000_MOD_STATS_PER_PORT_LEN(index, word) ((0x000002) * ((index) - 0) + (word) + (0x027080) + (FM10000_MOD_BASE))
                                                            /* 0xEA7080 FM10000_MOD_BASE */
#define FM10000_MOD_STATS_PER_PORT_LEN_WIDTH     2
#define FM10000_MOD_STATS_PER_PORT_LEN_ENTRIES   48

#define FM10000_MOD_REFCOUNT(index, word)        ((0x000002) * ((index) - 0) + (word) + (0x030000) + (FM10000_MOD_BASE))
                                                            /* 0xEB0000 FM10000_MOD_BASE */
#define FM10000_MOD_REFCOUNT_WIDTH               2
#define FM10000_MOD_REFCOUNT_ENTRIES             24576

#define FM10000_MOD_HEAD_STORAGE(index, word)    ((0x000008) * ((index) - 0) + (word) + (0x040000) + (FM10000_MOD_BASE))
                                                            /* 0xEC0000 FM10000_MOD_BASE */
#define FM10000_MOD_HEAD_STORAGE_WIDTH           6
#define FM10000_MOD_HEAD_STORAGE_ENTRIES         24576

#define FM10000_SCHED_TXQ_PLINK_STATE(index, word) ((0x000004) * ((index) - 0) + (word) + (0x000000) + (FM10000_SCHED_BASE))
                                                            /* 0xF00000 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_PLINK_STATE_WIDTH      4
#define FM10000_SCHED_TXQ_PLINK_STATE_ENTRIES    24576

#define FM10000_SCHED_RX_SCHEDULE(index)         ((0x000001) * ((index) - 0) + (0x020000) + (FM10000_SCHED_BASE))
                                                            /* 0xF20000 FM10000_SCHED_BASE */
#define FM10000_SCHED_RX_SCHEDULE_WIDTH          1
#define FM10000_SCHED_RX_SCHEDULE_ENTRIES        1024

#define FM10000_SCHED_TX_SCHEDULE(index)         ((0x000001) * ((index) - 0) + (0x020400) + (FM10000_SCHED_BASE))
                                                            /* 0xF20400 FM10000_SCHED_BASE */
#define FM10000_SCHED_TX_SCHEDULE_WIDTH          1
#define FM10000_SCHED_TX_SCHEDULE_ENTRIES        1024

#define FM10000_SCHED_SCHEDULE_CTRL()            ((0x020800) + (FM10000_SCHED_BASE))
                                                            /* 0xF20800 FM10000_SCHED_BASE */
#define FM10000_SCHED_SCHEDULE_CTRL_WIDTH        1

#define FM10000_SCHED_CONFIG_SRAM_CTRL()         ((0x020801) + (FM10000_SCHED_BASE))
                                                            /* 0xF20801 FM10000_SCHED_BASE */
#define FM10000_SCHED_CONFIG_SRAM_CTRL_WIDTH     1

#define FM10000_SCHED_SCHEDULE_DEBUG()           ((0x020802) + (FM10000_SCHED_BASE))
                                                            /* 0xF20802 FM10000_SCHED_BASE */
#define FM10000_SCHED_SCHEDULE_DEBUG_WIDTH       1

#define FM10000_SCHED_SSCHED_RX_PERPORT(index)   ((0x000001) * ((index) - 0) + (0x020840) + (FM10000_SCHED_BASE))
                                                            /* 0xF20840 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_RX_PERPORT_WIDTH    1
#define FM10000_SCHED_SSCHED_RX_PERPORT_ENTRIES  48

#define FM10000_SCHED_SSCHED_TX_PERPORT(index)   ((0x000001) * ((index) - 0) + (0x020880) + (FM10000_SCHED_BASE))
                                                            /* 0xF20880 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_TX_PERPORT_WIDTH    1
#define FM10000_SCHED_SSCHED_TX_PERPORT_ENTRIES  48

#define FM10000_SCHED_SSCHED_MODIFY_PF(index, word) ((0x000002) * ((index) - 0) + (word) + (0x020900) + (FM10000_SCHED_BASE))
                                                            /* 0xF20900 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_MODIFY_PF_WIDTH     2
#define FM10000_SCHED_SSCHED_MODIFY_PF_ENTRIES   48

#define FM10000_SCHED_SSCHED_LINK_STORAGE(index) ((0x000001) * ((index) - 0) + (0x028000) + (FM10000_SCHED_BASE))
                                                            /* 0xF28000 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_LINK_STORAGE_WIDTH  1
#define FM10000_SCHED_SSCHED_LINK_STORAGE_ENTRIES 24576

#define FM10000_SCHED_SSCHED_LOCK_PERPORT(index) ((0x000001) * ((index) - 0) + (0x030000) + (FM10000_SCHED_BASE))
                                                            /* 0xF30000 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_LOCK_PERPORT_WIDTH  1
#define FM10000_SCHED_SSCHED_LOCK_PERPORT_ENTRIES 48

#define FM10000_SCHED_SSCHED_RDY_CNT(index)      ((0x000001) * ((index) - 0) + (0x030040) + (FM10000_SCHED_BASE))
                                                            /* 0xF30040 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_RDY_CNT_WIDTH       1
#define FM10000_SCHED_SSCHED_RDY_CNT_ENTRIES     16

#define FM10000_SCHED_SSCHED_SRAM_CTRL()         ((0x030050) + (FM10000_SCHED_BASE))
                                                            /* 0xF30050 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_SRAM_CTRL_WIDTH     1

#define FM10000_SCHED_ESCHED_CFG_1(index)        ((0x000001) * ((index) - 0) + (0x030080) + (FM10000_SCHED_BASE))
                                                            /* 0xF30080 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_CFG_1_WIDTH         1
#define FM10000_SCHED_ESCHED_CFG_1_ENTRIES       48

#define FM10000_SCHED_ESCHED_CFG_2(index)        ((0x000001) * ((index) - 0) + (0x0300C0) + (FM10000_SCHED_BASE))
                                                            /* 0xF300C0 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_CFG_2_WIDTH         1
#define FM10000_SCHED_ESCHED_CFG_2_ENTRIES       48

#define FM10000_SCHED_ESCHED_CFG_3(index)        ((0x000001) * ((index) - 0) + (0x030100) + (FM10000_SCHED_BASE))
                                                            /* 0xF30100 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_CFG_3_WIDTH         1
#define FM10000_SCHED_ESCHED_CFG_3_ENTRIES       48

#define FM10000_SCHED_ESCHED_DC(index)           ((0x000001) * ((index) - 0) + (0x030140) + (FM10000_SCHED_BASE))
                                                            /* 0xF30140 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_DC_WIDTH            1
#define FM10000_SCHED_ESCHED_DC_ENTRIES          48

#define FM10000_SCHED_ESCHED_UB(index)           ((0x000001) * ((index) - 0) + (0x030180) + (FM10000_SCHED_BASE))
                                                            /* 0xF30180 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_UB_WIDTH            1
#define FM10000_SCHED_ESCHED_UB_ENTRIES          48

#define FM10000_SCHED_ESCHED_PTR(index)          ((0x000001) * ((index) - 0) + (0x0301C0) + (FM10000_SCHED_BASE))
                                                            /* 0xF301C0 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_PTR_WIDTH           1
#define FM10000_SCHED_ESCHED_PTR_ENTRIES         48

#define FM10000_SCHED_ESCHED_PAUSE(index)        ((0x000001) * ((index) - 0) + (0x030200) + (FM10000_SCHED_BASE))
                                                            /* 0xF30200 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_PAUSE_WIDTH         1
#define FM10000_SCHED_ESCHED_PAUSE_ENTRIES       48

#define FM10000_SCHED_MGMT_TIMER_ESCHED()        ((0x030240) + (FM10000_SCHED_BASE))
                                                            /* 0xF30240 FM10000_SCHED_BASE */
#define FM10000_SCHED_MGMT_TIMER_ESCHED_WIDTH    1

#define FM10000_SCHED_ESCHED_SRAM_CTRL(word)     ((word) + (0x030242) + (FM10000_SCHED_BASE))
                                                            /* 0xF30242 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_SRAM_CTRL_WIDTH     2

#define FM10000_SCHED_FREELIST_INIT()            ((0x030244) + (FM10000_SCHED_BASE))
                                                            /* 0xF30244 FM10000_SCHED_BASE */
#define FM10000_SCHED_FREELIST_INIT_WIDTH        1

#define FM10000_SCHED_FREELIST_ALLOC()           ((0x030245) + (FM10000_SCHED_BASE))
                                                            /* 0xF30245 FM10000_SCHED_BASE */
#define FM10000_SCHED_FREELIST_ALLOC_WIDTH       1

#define FM10000_SCHED_FREELIST_SRAM_CTRL()       ((0x030246) + (FM10000_SCHED_BASE))
                                                            /* 0xF30246 FM10000_SCHED_BASE */
#define FM10000_SCHED_FREELIST_SRAM_CTRL_WIDTH   1

#define FM10000_SCHED_MONITOR_DRR_Q_PERQ(index)  ((0x000001) * ((index) - 0) + (0x030400) + (FM10000_SCHED_BASE))
                                                            /* 0xF30400 FM10000_SCHED_BASE */
#define FM10000_SCHED_MONITOR_DRR_Q_PERQ_WIDTH   1
#define FM10000_SCHED_MONITOR_DRR_Q_PERQ_ENTRIES 384

#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT(index) ((0x000001) * ((index) - 0) + (0x030600) + (FM10000_SCHED_BASE))
                                                            /* 0xF30600 FM10000_SCHED_BASE */
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_WIDTH 1
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_ENTRIES 48

#define FM10000_SCHED_MONITOR_DRR_DC_PERQ(index) ((0x000001) * ((index) - 0) + (0x030800) + (FM10000_SCHED_BASE))
                                                            /* 0xF30800 FM10000_SCHED_BASE */
#define FM10000_SCHED_MONITOR_DRR_DC_PERQ_WIDTH  1
#define FM10000_SCHED_MONITOR_DRR_DC_PERQ_ENTRIES 384

#define FM10000_SCHED_MONITOR_PEP_PERPORT(index) ((0x000001) * ((index) - 0) + (0x030A00) + (FM10000_SCHED_BASE))
                                                            /* 0xF30A00 FM10000_SCHED_BASE */
#define FM10000_SCHED_MONITOR_PEP_PERPORT_WIDTH  1
#define FM10000_SCHED_MONITOR_PEP_PERPORT_ENTRIES 48

#define FM10000_SCHED_MGMT_TIMER_MONITOR()       ((0x030A40) + (FM10000_SCHED_BASE))
                                                            /* 0xF30A40 FM10000_SCHED_BASE */
#define FM10000_SCHED_MGMT_TIMER_MONITOR_WIDTH   1

#define FM10000_SCHED_MONITOR_SRAM_CTRL()        ((0x030A41) + (FM10000_SCHED_BASE))
                                                            /* 0xF30A41 FM10000_SCHED_BASE */
#define FM10000_SCHED_MONITOR_SRAM_CTRL_WIDTH    1

#define FM10000_SCHED_MCAST_LEN_TABLE(index)     ((0x000001) * ((index) - 0) + (0x034000) + (FM10000_SCHED_BASE))
                                                            /* 0xF34000 FM10000_SCHED_BASE */
#define FM10000_SCHED_MCAST_LEN_TABLE_WIDTH      1
#define FM10000_SCHED_MCAST_LEN_TABLE_ENTRIES    16384

#define FM10000_SCHED_MCAST_DEST_TABLE(index, word) ((0x000002) * ((index) - 0) + (word) + (0x038000) + (FM10000_SCHED_BASE))
                                                            /* 0xF38000 FM10000_SCHED_BASE */
#define FM10000_SCHED_MCAST_DEST_TABLE_WIDTH     2
#define FM10000_SCHED_MCAST_DEST_TABLE_ENTRIES   4096

#define FM10000_SCHED_MCAST_LIMITED_SKEW_MULTICAST() ((0x03A000) + (FM10000_SCHED_BASE))
                                                            /* 0xF3A000 FM10000_SCHED_BASE */
#define FM10000_SCHED_MCAST_LIMITED_SKEW_MULTICAST_WIDTH 1

#define FM10000_SCHED_RXQ_DATA(index, word)      ((0x000004) * ((index) - 0) + (word) + (0x040000) + (FM10000_SCHED_BASE))
                                                            /* 0xF40000 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_DATA_WIDTH             4
#define FM10000_SCHED_RXQ_DATA_ENTRIES           24576

#define FM10000_SCHED_RXQ_LINK(index)            ((0x000001) * ((index) - 0) + (0x060000) + (FM10000_SCHED_BASE))
                                                            /* 0xF60000 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_LINK_WIDTH             1
#define FM10000_SCHED_RXQ_LINK_ENTRIES           1024

#define FM10000_SCHED_RXQ_STORAGE_POINTERS(index, word) ((0x000002) * ((index) - 0) + (word) + (0x060400) + (FM10000_SCHED_BASE))
                                                            /* 0xF60400 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_WIDTH 2
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_ENTRIES 8

#define FM10000_SCHED_RXQ_FREELIST_INIT()        ((0x060410) + (FM10000_SCHED_BASE))
                                                            /* 0xF60410 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_FREELIST_INIT_WIDTH    1

#define FM10000_SCHED_RXQ_FREELIST_ALLOC()       ((0x060411) + (FM10000_SCHED_BASE))
                                                            /* 0xF60411 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_FREELIST_ALLOC_WIDTH   1

#define FM10000_SCHED_MGMT_TIMER_RXQ()           ((0x060412) + (FM10000_SCHED_BASE))
                                                            /* 0xF60412 FM10000_SCHED_BASE */
#define FM10000_SCHED_MGMT_TIMER_RXQ_WIDTH       1

#define FM10000_SCHED_MGMT_TIMER_LG()            ((0x060413) + (FM10000_SCHED_BASE))
                                                            /* 0xF60413 FM10000_SCHED_BASE */
#define FM10000_SCHED_MGMT_TIMER_LG_WIDTH        1

#define FM10000_SCHED_RXQ_SRAM_CTRL(word)        ((word) + (0x060414) + (FM10000_SCHED_BASE))
                                                            /* 0xF60414 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_SRAM_CTRL_WIDTH        2

#define FM10000_SCHED_TXQ_TAIL0_PERQ(index)      ((0x000001) * ((index) - 0) + (0x060600) + (FM10000_SCHED_BASE))
                                                            /* 0xF60600 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_TAIL0_PERQ_WIDTH       1
#define FM10000_SCHED_TXQ_TAIL0_PERQ_ENTRIES     384

#define FM10000_SCHED_TXQ_TAIL1_PERQ(index)      ((0x000001) * ((index) - 0) + (0x060800) + (FM10000_SCHED_BASE))
                                                            /* 0xF60800 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_TAIL1_PERQ_WIDTH       1
#define FM10000_SCHED_TXQ_TAIL1_PERQ_ENTRIES     384

#define FM10000_SCHED_TXQ_HEAD_PERQ(index)       ((0x000001) * ((index) - 0) + (0x060A00) + (FM10000_SCHED_BASE))
                                                            /* 0xF60A00 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_HEAD_PERQ_WIDTH        1
#define FM10000_SCHED_TXQ_HEAD_PERQ_ENTRIES      384

#define FM10000_SCHED_TXQ_REP_PERQ(index)        ((0x000001) * ((index) - 0) + (0x060C00) + (FM10000_SCHED_BASE))
                                                            /* 0xF60C00 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_REP_PERQ_WIDTH         1
#define FM10000_SCHED_TXQ_REP_PERQ_ENTRIES       384

#define FM10000_SCHED_TXQ_TIME_PERPORT(index)    ((0x000001) * ((index) - 0) + (0x060E00) + (FM10000_SCHED_BASE))
                                                            /* 0xF60E00 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_TIME_PERPORT_WIDTH     1
#define FM10000_SCHED_TXQ_TIME_PERPORT_ENTRIES   48

#define FM10000_SCHED_TXQ_RDY_PERPORT(index)     ((0x000001) * ((index) - 0) + (0x060E40) + (FM10000_SCHED_BASE))
                                                            /* 0xF60E40 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_RDY_PERPORT_WIDTH      1
#define FM10000_SCHED_TXQ_RDY_PERPORT_ENTRIES    48

#define FM10000_SCHED_TXQ_RXTIME_STATE(index)    ((0x000001) * ((index) - 0) + (0x061000) + (FM10000_SCHED_BASE))
                                                            /* 0xF61000 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_RXTIME_STATE_WIDTH     1
#define FM10000_SCHED_TXQ_RXTIME_STATE_ENTRIES   4096

#define FM10000_SCHED_TXQ_FREELIST_INIT()        ((0x062000) + (FM10000_SCHED_BASE))
                                                            /* 0xF62000 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_FREELIST_INIT_WIDTH    1

#define FM10000_SCHED_TXQ_FREELIST_ALLOC()       ((0x062001) + (FM10000_SCHED_BASE))
                                                            /* 0xF62001 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_FREELIST_ALLOC_WIDTH   1

#define FM10000_SCHED_TXQ_SRAM_CTRL(word)        ((word) + (0x062002) + (FM10000_SCHED_BASE))
                                                            /* 0xF62002 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_SRAM_CTRL_WIDTH        2

#define FM10000_SCHED_FIFO_SRAM_CTRL(word)       ((word) + (0x062004) + (FM10000_SCHED_BASE))
                                                            /* 0xF62004 FM10000_SCHED_BASE */
#define FM10000_SCHED_FIFO_SRAM_CTRL_WIDTH       2

#define FM10000_SCHED_IP()                       ((0x062006) + (FM10000_SCHED_BASE))
                                                            /* 0xF62006 FM10000_SCHED_BASE */
#define FM10000_SCHED_IP_WIDTH                   1

#define FM10000_SCHED_IM()                       ((0x062007) + (FM10000_SCHED_BASE))
                                                            /* 0xF62007 FM10000_SCHED_BASE */
#define FM10000_SCHED_IM_WIDTH                   1

#define FM10000_SCHED_RX_LATENCY()               ((0x062008) + (FM10000_SCHED_BASE))
                                                            /* 0xF62008 FM10000_SCHED_BASE */
#define FM10000_SCHED_RX_LATENCY_WIDTH           1

#define FM10000_SCHED_DEBUG_CDC_MON_CTRL(word)   ((word) + (0x06200A) + (FM10000_SCHED_BASE))
                                                            /* 0xF6200A FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_CDC_MON_CTRL_WIDTH   2

#define FM10000_SCHED_DEBUG_CDC_MON_CYC(word)    ((word) + (0x06200C) + (FM10000_SCHED_BASE))
                                                            /* 0xF6200C FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_CDC_MON_CYC_WIDTH    2

#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CFG(word) ((word) + (0x06200E) + (FM10000_SCHED_BASE))
                                                            /* 0xF6200E FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_TOKS(word) ((word) + (0x062010) + (FM10000_SCHED_BASE))
                                                            /* 0xF62010 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CNTR(word) ((word) + (0x062012) + (FM10000_SCHED_BASE))
                                                            /* 0xF62012 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_DATA(word) ((word) + (0x062014) + (FM10000_SCHED_BASE))
                                                            /* 0xF62014 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CFG(word) ((word) + (0x062016) + (FM10000_SCHED_BASE))
                                                            /* 0xF62016 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_TOKS(word) ((word) + (0x062018) + (FM10000_SCHED_BASE))
                                                            /* 0xF62018 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CNTR(word) ((word) + (0x06201A) + (FM10000_SCHED_BASE))
                                                            /* 0xF6201A FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_DATA(word) ((word) + (0x06201C) + (FM10000_SCHED_BASE))
                                                            /* 0xF6201C FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CFG(word) ((word) + (0x06201E) + (FM10000_SCHED_BASE))
                                                            /* 0xF6201E FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_TOKS(word) ((word) + (0x062020) + (FM10000_SCHED_BASE))
                                                            /* 0xF62020 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CNTR(word) ((word) + (0x062022) + (FM10000_SCHED_BASE))
                                                            /* 0xF62022 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_DATA(word) ((word) + (0x062024) + (FM10000_SCHED_BASE))
                                                            /* 0xF62024 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CFG(word) ((word) + (0x062026) + (FM10000_SCHED_BASE))
                                                            /* 0xF62026 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_TOKS(word) ((word) + (0x062028) + (FM10000_SCHED_BASE))
                                                            /* 0xF62028 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CNTR(word) ((word) + (0x06202A) + (FM10000_SCHED_BASE))
                                                            /* 0xF6202A FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_DATA(word) ((word) + (0x06202C) + (FM10000_SCHED_BASE))
                                                            /* 0xF6202C FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_DATA_WIDTH 4

#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CFG(word) ((word) + (0x062030) + (FM10000_SCHED_BASE))
                                                            /* 0xF62030 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_TOKS(word) ((word) + (0x062032) + (FM10000_SCHED_BASE))
                                                            /* 0xF62032 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CNTR(word) ((word) + (0x062034) + (FM10000_SCHED_BASE))
                                                            /* 0xF62034 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_DATA(word) ((word) + (0x062036) + (FM10000_SCHED_BASE))
                                                            /* 0xF62036 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CFG(word) ((word) + (0x062038) + (FM10000_SCHED_BASE))
                                                            /* 0xF62038 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_TOKS(word) ((word) + (0x06203A) + (FM10000_SCHED_BASE))
                                                            /* 0xF6203A FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CNTR(word) ((word) + (0x06203C) + (FM10000_SCHED_BASE))
                                                            /* 0xF6203C FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_DATA(word) ((word) + (0x06203E) + (FM10000_SCHED_BASE))
                                                            /* 0xF6203E FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CFG(word) ((word) + (0x062040) + (FM10000_SCHED_BASE))
                                                            /* 0xF62040 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_TOKS(word) ((word) + (0x062042) + (FM10000_SCHED_BASE))
                                                            /* 0xF62042 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CNTR(word) ((word) + (0x062044) + (FM10000_SCHED_BASE))
                                                            /* 0xF62044 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_DATA(word) ((word) + (0x062046) + (FM10000_SCHED_BASE))
                                                            /* 0xF62046 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_TX_READY_A2S_CFG(word) ((word) + (0x062048) + (FM10000_SCHED_BASE))
                                                            /* 0xF62048 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TX_READY_A2S_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_TX_READY_A2S_TOKS(word) ((word) + (0x06204A) + (FM10000_SCHED_BASE))
                                                            /* 0xF6204A FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TX_READY_A2S_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_TX_READY_A2S_CNTR(word) ((word) + (0x06204C) + (FM10000_SCHED_BASE))
                                                            /* 0xF6204C FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TX_READY_A2S_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_TX_READY_A2S_DATA(word) ((word) + (0x06204E) + (FM10000_SCHED_BASE))
                                                            /* 0xF6204E FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TX_READY_A2S_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CFG(word) ((word) + (0x062050) + (FM10000_SCHED_BASE))
                                                            /* 0xF62050 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_TOKS(word) ((word) + (0x062052) + (FM10000_SCHED_BASE))
                                                            /* 0xF62052 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CNTR(word) ((word) + (0x062054) + (FM10000_SCHED_BASE))
                                                            /* 0xF62054 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_DATA(word) ((word) + (0x062056) + (FM10000_SCHED_BASE))
                                                            /* 0xF62056 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CFG(word) ((word) + (0x062058) + (FM10000_SCHED_BASE))
                                                            /* 0xF62058 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_TOKS(word) ((word) + (0x06205A) + (FM10000_SCHED_BASE))
                                                            /* 0xF6205A FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CNTR(word) ((word) + (0x06205C) + (FM10000_SCHED_BASE))
                                                            /* 0xF6205C FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_DATA(word) ((word) + (0x06205E) + (FM10000_SCHED_BASE))
                                                            /* 0xF6205E FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CFG(word) ((word) + (0x062060) + (FM10000_SCHED_BASE))
                                                            /* 0xF62060 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_TOKS(word) ((word) + (0x062062) + (FM10000_SCHED_BASE))
                                                            /* 0xF62062 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CNTR(word) ((word) + (0x062064) + (FM10000_SCHED_BASE))
                                                            /* 0xF62064 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_DATA(word) ((word) + (0x062066) + (FM10000_SCHED_BASE))
                                                            /* 0xF62066 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CFG(word) ((word) + (0x062068) + (FM10000_SCHED_BASE))
                                                            /* 0xF62068 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_TOKS(word) ((word) + (0x06206A) + (FM10000_SCHED_BASE))
                                                            /* 0xF6206A FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CNTR(word) ((word) + (0x06206C) + (FM10000_SCHED_BASE))
                                                            /* 0xF6206C FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_DATA(word) ((word) + (0x06206E) + (FM10000_SCHED_BASE))
                                                            /* 0xF6206E FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CFG(word) ((word) + (0x062070) + (FM10000_SCHED_BASE))
                                                            /* 0xF62070 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_TOKS(word) ((word) + (0x062072) + (FM10000_SCHED_BASE))
                                                            /* 0xF62072 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CNTR(word) ((word) + (0x062074) + (FM10000_SCHED_BASE))
                                                            /* 0xF62074 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_DATA(word) ((word) + (0x062078) + (FM10000_SCHED_BASE))
                                                            /* 0xF62078 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_DATA_WIDTH 4

#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CFG(word) ((word) + (0x06207C) + (FM10000_SCHED_BASE))
                                                            /* 0xF6207C FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CFG_WIDTH 2

#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_TOKS(word) ((word) + (0x06207E) + (FM10000_SCHED_BASE))
                                                            /* 0xF6207E FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_TOKS_WIDTH 2

#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CNTR(word) ((word) + (0x062080) + (FM10000_SCHED_BASE))
                                                            /* 0xF62080 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CNTR_WIDTH 2

#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_DATA(word) ((word) + (0x062082) + (FM10000_SCHED_BASE))
                                                            /* 0xF62082 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_DATA_WIDTH 2

#define FM10000_SCHED_DEBUG_INTR_S2A_CFG(word)   ((word) + (0x062084) + (FM10000_SCHED_BASE))
                                                            /* 0xF62084 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_INTR_S2A_CFG_WIDTH   2

#define FM10000_SCHED_DEBUG_INTR_S2A_TOKS(word)  ((word) + (0x062086) + (FM10000_SCHED_BASE))
                                                            /* 0xF62086 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_INTR_S2A_TOKS_WIDTH  2

#define FM10000_SCHED_DEBUG_INTR_S2A_CNTR(word)  ((word) + (0x062088) + (FM10000_SCHED_BASE))
                                                            /* 0xF62088 FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_INTR_S2A_CNTR_WIDTH  2

#define FM10000_SCHED_DEBUG_INTR_S2A_DATA(word)  ((word) + (0x06208A) + (FM10000_SCHED_BASE))
                                                            /* 0xF6208A FM10000_SCHED_BASE */
#define FM10000_SCHED_DEBUG_INTR_S2A_DATA_WIDTH  2


/*** Register fields ***/
#define FM10000_AN_73_BASE_PAGE_TX_l_S           0
#define FM10000_AN_73_BASE_PAGE_TX_h_S           4
#define FM10000_AN_73_BASE_PAGE_TX_l_E           5
#define FM10000_AN_73_BASE_PAGE_TX_h_E           9
#define FM10000_AN_73_BASE_PAGE_TX_l_C           10
#define FM10000_AN_73_BASE_PAGE_TX_h_C           12
#define FM10000_AN_73_BASE_PAGE_TX_b_RF          13
#define FM10000_AN_73_BASE_PAGE_TX_b_ACK         14
#define FM10000_AN_73_BASE_PAGE_TX_b_NP          15
#define FM10000_AN_73_BASE_PAGE_TX_l_T           16
#define FM10000_AN_73_BASE_PAGE_TX_h_T           20
#define FM10000_AN_73_BASE_PAGE_TX_l_A           21
#define FM10000_AN_73_BASE_PAGE_TX_h_A           45
#define FM10000_AN_73_BASE_PAGE_TX_l_F           46
#define FM10000_AN_73_BASE_PAGE_TX_h_F           47

#define FM10000_SGMII_AN_TX_CONFIG_b_B0          0
#define FM10000_SGMII_AN_TX_CONFIG_l_Rsrvd9_1    1
#define FM10000_SGMII_AN_TX_CONFIG_h_Rsrvd9_1    9
#define FM10000_SGMII_AN_TX_CONFIG_l_Rsrvd11to10 10
#define FM10000_SGMII_AN_TX_CONFIG_h_Rsrvd11to10 11
#define FM10000_SGMII_AN_TX_CONFIG_b_Rsrvd12     12
#define FM10000_SGMII_AN_TX_CONFIG_b_Rsrvd13     13
#define FM10000_SGMII_AN_TX_CONFIG_b_OneB14      14
#define FM10000_SGMII_AN_TX_CONFIG_b_Rsrvd15     15

#define FM10000_PCS_40GBASER_RX_BIP_STATUS_l_BipCnt 0
#define FM10000_PCS_40GBASER_RX_BIP_STATUS_h_BipCnt 31

#define FM10000_PCS_10GBASER_RX_BER_STATUS_l_BerCnt 0
#define FM10000_PCS_10GBASER_RX_BER_STATUS_h_BerCnt 31

#define FM10000_AN_37_TIMER_CFG_l_TimeScale      0
#define FM10000_AN_37_TIMER_CFG_h_TimeScale      3
#define FM10000_AN_37_TIMER_CFG_l_LinkTimerTimeout 4
#define FM10000_AN_37_TIMER_CFG_h_LinkTimerTimeout 10

#define FM10000_AN_37_NEXT_PAGE_TX_l_MU          0
#define FM10000_AN_37_NEXT_PAGE_TX_h_MU          10
#define FM10000_AN_37_NEXT_PAGE_TX_b_T           11
#define FM10000_AN_37_NEXT_PAGE_TX_b_ACK2        12
#define FM10000_AN_37_NEXT_PAGE_TX_b_MP          13
#define FM10000_AN_37_NEXT_PAGE_TX_b_ACK         14
#define FM10000_AN_37_NEXT_PAGE_TX_b_NP          15

#define FM10000_MP_EEE_CFG_l_GeneralPurpose      0
#define FM10000_MP_EEE_CFG_h_GeneralPurpose      105

#define FM10000_DISPARITY_ERROR_8B10B_l_ErrorCnt 0
#define FM10000_DISPARITY_ERROR_8B10B_h_ErrorCnt 31

#define FM10000_MP_CFG_l_GeneralPurposeField     0
#define FM10000_MP_CFG_h_GeneralPurposeField     47

#define FM10000_AN_37_NEXT_PAGE_RX_l_MU          0
#define FM10000_AN_37_NEXT_PAGE_RX_h_MU          10
#define FM10000_AN_37_NEXT_PAGE_RX_b_T           11
#define FM10000_AN_37_NEXT_PAGE_RX_b_ACK2        12
#define FM10000_AN_37_NEXT_PAGE_RX_b_MP          13
#define FM10000_AN_37_NEXT_PAGE_RX_b_ACK         14
#define FM10000_AN_37_NEXT_PAGE_RX_b_NP          15

#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_b_B0 0
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_l_Rsrvd9to1 1
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_h_Rsrvd9to1 9
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_l_Speed 10
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_h_Speed 11
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_b_Duplex 12
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_b_Rsrvd13 13
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_b_Ack 14
#define FM10000_SGMII_AN_TX_CONFIG_LOOPBACK_b_Link 15

#define FM10000_AN_73_TIMER_CFG_l_TimeScale      0
#define FM10000_AN_73_TIMER_CFG_h_TimeScale      3
#define FM10000_AN_73_TIMER_CFG_l_BreakLinkTimeout 4
#define FM10000_AN_73_TIMER_CFG_h_BreakLinkTimeout 10
#define FM10000_AN_73_TIMER_CFG_l_LinkFailInhibitTimeout 11
#define FM10000_AN_73_TIMER_CFG_h_LinkFailInhibitTimeout 19

#define FM10000_AN_37_PAGE_RX_l_GeneralPurposeField 0
#define FM10000_AN_37_PAGE_RX_h_GeneralPurposeField 15

#define FM10000_AN_73_BASE_PAGE_RX_l_S           0
#define FM10000_AN_73_BASE_PAGE_RX_h_S           4
#define FM10000_AN_73_BASE_PAGE_RX_l_E           5
#define FM10000_AN_73_BASE_PAGE_RX_h_E           9
#define FM10000_AN_73_BASE_PAGE_RX_l_C           10
#define FM10000_AN_73_BASE_PAGE_RX_h_C           12
#define FM10000_AN_73_BASE_PAGE_RX_b_RF          13
#define FM10000_AN_73_BASE_PAGE_RX_b_ACK         14
#define FM10000_AN_73_BASE_PAGE_RX_b_NP          15
#define FM10000_AN_73_BASE_PAGE_RX_l_T           16
#define FM10000_AN_73_BASE_PAGE_RX_h_T           20
#define FM10000_AN_73_BASE_PAGE_RX_l_A           21
#define FM10000_AN_73_BASE_PAGE_RX_h_A           45
#define FM10000_AN_73_BASE_PAGE_RX_l_F           46
#define FM10000_AN_73_BASE_PAGE_RX_h_F           47

#define FM10000_AN_37_BASE_PAGE_RX_l_Rsrvd4to0   0
#define FM10000_AN_37_BASE_PAGE_RX_h_Rsrvd4to0   4
#define FM10000_AN_37_BASE_PAGE_RX_b_FullDuplex  5
#define FM10000_AN_37_BASE_PAGE_RX_b_HalfDuplex  6
#define FM10000_AN_37_BASE_PAGE_RX_b_Pause       7
#define FM10000_AN_37_BASE_PAGE_RX_b_AsmDir      8
#define FM10000_AN_37_BASE_PAGE_RX_l_Rsrvd11to9  9
#define FM10000_AN_37_BASE_PAGE_RX_h_Rsrvd11to9  11
#define FM10000_AN_37_BASE_PAGE_RX_l_RemoteFault 12
#define FM10000_AN_37_BASE_PAGE_RX_h_RemoteFault 13
#define FM10000_AN_37_BASE_PAGE_RX_b_ACK         14
#define FM10000_AN_37_BASE_PAGE_RX_b_NP          15

#define FM10000_AN_73_PAGE_RX_l_GeneralPurposeField 0
#define FM10000_AN_73_PAGE_RX_h_GeneralPurposeField 47

#define FM10000_AN_37_BASE_PAGE_TX_l_Rsrvd4to0   0
#define FM10000_AN_37_BASE_PAGE_TX_h_Rsrvd4to0   4
#define FM10000_AN_37_BASE_PAGE_TX_b_FullDuplex  5
#define FM10000_AN_37_BASE_PAGE_TX_b_HalfDuplex  6
#define FM10000_AN_37_BASE_PAGE_TX_b_Pause       7
#define FM10000_AN_37_BASE_PAGE_TX_b_AsmDir      8
#define FM10000_AN_37_BASE_PAGE_TX_l_Rsrvd11to9  9
#define FM10000_AN_37_BASE_PAGE_TX_h_Rsrvd11to9  11
#define FM10000_AN_37_BASE_PAGE_TX_l_RemoteFault 12
#define FM10000_AN_37_BASE_PAGE_TX_h_RemoteFault 13
#define FM10000_AN_37_BASE_PAGE_TX_b_ACK         14
#define FM10000_AN_37_BASE_PAGE_TX_b_NP          15

#define FM10000_PCS_10GBASER_EEE_CFG_l_Pattern   0
#define FM10000_PCS_10GBASER_EEE_CFG_h_Pattern   31
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTslTime 32
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTslTime 39
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTqlTime 40
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTqlTime 47
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTwlTime 48
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTwlTime 55
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxT1uTime 56
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxT1uTime 63
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTqrTime 64
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTqrTime 71
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTwrTime 72
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTwrTime 79
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTwtfTime 80
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTwtfTime 87
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTslUnit 88
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTslUnit 89
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTqlUnit 90
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTqlUnit 91
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTwlUnit 92
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTwlUnit 93
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxT1uUnit 94
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxT1uUnit 95
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTqrUnit 96
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTqrUnit 97
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTwrUnit 98
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTwrUnit 99
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTwtfUnit 100
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTwtfUnit 101
#define FM10000_PCS_10GBASER_EEE_CFG_b_FilterTrap 102
#define FM10000_PCS_10GBASER_EEE_CFG_b_LostLockMaskEnergy 103
#define FM10000_PCS_10GBASER_EEE_CFG_b_LostLockMaskError 104
#define FM10000_PCS_10GBASER_EEE_CFG_b_LostLockMaskIdle 105

#define FM10000_FATAL_CODE_l_FatalCode           0
#define FM10000_FATAL_CODE_h_FatalCode           7

#define FM10000_LAST_FATAL_CODE_l_FatalCode      0
#define FM10000_LAST_FATAL_CODE_h_FatalCode      7

#define FM10000_FATAL_COUNT_l_ResetCount         0
#define FM10000_FATAL_COUNT_h_ResetCount         7

#define FM10000_SOFT_RESET_b_ColdReset           0
#define FM10000_SOFT_RESET_b_EPLReset            1
#define FM10000_SOFT_RESET_b_SwitchReset         2
#define FM10000_SOFT_RESET_b_SwitchReady         3
#define FM10000_SOFT_RESET_b_PCIeReset_0         4
#define FM10000_SOFT_RESET_b_PCIeReset_1         5
#define FM10000_SOFT_RESET_b_PCIeReset_2         6
#define FM10000_SOFT_RESET_b_PCIeReset_3         7
#define FM10000_SOFT_RESET_b_PCIeReset_4         8
#define FM10000_SOFT_RESET_b_PCIeReset_5         9
#define FM10000_SOFT_RESET_b_PCIeReset_6         10
#define FM10000_SOFT_RESET_b_PCIeReset_7         11
#define FM10000_SOFT_RESET_b_PCIeReset_8         12
#define FM10000_SOFT_RESET_b_PCIeActive_0        13
#define FM10000_SOFT_RESET_b_PCIeActive_1        14
#define FM10000_SOFT_RESET_b_PCIeActive_2        15
#define FM10000_SOFT_RESET_b_PCIeActive_3        16
#define FM10000_SOFT_RESET_b_PCIeActive_4        17
#define FM10000_SOFT_RESET_b_PCIeActive_5        18
#define FM10000_SOFT_RESET_b_PCIeActive_6        19
#define FM10000_SOFT_RESET_b_PCIeActive_7        20
#define FM10000_SOFT_RESET_b_PCIeActive_8        21
#define FM10000_SOFT_RESET_l_PCIeReset           4
#define FM10000_SOFT_RESET_h_PCIeReset           12
#define FM10000_SOFT_RESET_s_PCIeReset           1
#define FM10000_SOFT_RESET_l_PCIeActive          13
#define FM10000_SOFT_RESET_h_PCIeActive          21
#define FM10000_SOFT_RESET_s_PCIeActive          1

#define FM10000_DEVICE_CFG_b_PCIeMode_0          0
#define FM10000_DEVICE_CFG_b_PCIeMode_1          1
#define FM10000_DEVICE_CFG_b_PCIeMode_2          2
#define FM10000_DEVICE_CFG_b_PCIeMode_3          3
#define FM10000_DEVICE_CFG_b_Eth100GDisabled     4
#define FM10000_DEVICE_CFG_l_FeatureCode         5
#define FM10000_DEVICE_CFG_h_FeatureCode         6
#define FM10000_DEVICE_CFG_b_PCIeEnable_0        7
#define FM10000_DEVICE_CFG_b_PCIeEnable_1        8
#define FM10000_DEVICE_CFG_b_PCIeEnable_2        9
#define FM10000_DEVICE_CFG_b_PCIeEnable_3        10
#define FM10000_DEVICE_CFG_b_PCIeEnable_4        11
#define FM10000_DEVICE_CFG_b_PCIeEnable_5        12
#define FM10000_DEVICE_CFG_b_PCIeEnable_6        13
#define FM10000_DEVICE_CFG_b_PCIeEnable_7        14
#define FM10000_DEVICE_CFG_b_PCIeEnable_8        15
#define FM10000_DEVICE_CFG_b_SystimeClockSource  16
#define FM10000_DEVICE_CFG_l_PCIeMode            0
#define FM10000_DEVICE_CFG_h_PCIeMode            3
#define FM10000_DEVICE_CFG_s_PCIeMode            1
#define FM10000_DEVICE_CFG_l_PCIeEnable          7
#define FM10000_DEVICE_CFG_h_PCIeEnable          15
#define FM10000_DEVICE_CFG_s_PCIeEnable          1

#define FM10000_RESET_CFG_l_MasterResetAssertCount 0
#define FM10000_RESET_CFG_h_MasterResetAssertCount 7
#define FM10000_RESET_CFG_l_MasterResetDelayCount 8
#define FM10000_RESET_CFG_h_MasterResetDelayCount 15

#define FM10000_WATCHDOG_CFG_b_FatalResetEnable  0

#define FM10000_MGMT_SCRATCH_l_Data              0
#define FM10000_MGMT_SCRATCH_h_Data              31

#define FM10000_VITAL_PRODUCT_DATA_l_PartNumber  0
#define FM10000_VITAL_PRODUCT_DATA_h_PartNumber  15

#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_0 0
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_1 1
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_2 2
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_3 3
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_4 4
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_5 5
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_6 6
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_7 7
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_8 8
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_0 9
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_1 10
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_2 11
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_3 12
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_4 13
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_5 14
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_6 15
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_7 16
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_8 17
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_0  18
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_1  19
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_2  20
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_3  21
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_4  22
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_5  23
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_6  24
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_7  25
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_8  26
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_TUNNEL_0 27
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_TUNNEL_1 28
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_CORE   29
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_SOFTWARE 30
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_GPIO   31
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_I2C    32
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_MDIO   33
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_CRM    34
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_FH_TAIL 35
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_FH_HEAD 36
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_SBUS_EPL 37
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_SBUS_PCIE 38
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PINS   39
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_FIBM   40
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_BSM    41
#define FM10000_GLOBAL_INTERRUPT_DETECT_l_PCIE_BSM 0
#define FM10000_GLOBAL_INTERRUPT_DETECT_h_PCIE_BSM 8
#define FM10000_GLOBAL_INTERRUPT_DETECT_s_PCIE_BSM 1
#define FM10000_GLOBAL_INTERRUPT_DETECT_l_PCIE   9
#define FM10000_GLOBAL_INTERRUPT_DETECT_h_PCIE   17
#define FM10000_GLOBAL_INTERRUPT_DETECT_s_PCIE   1
#define FM10000_GLOBAL_INTERRUPT_DETECT_l_EPL    18
#define FM10000_GLOBAL_INTERRUPT_DETECT_h_EPL    26
#define FM10000_GLOBAL_INTERRUPT_DETECT_s_EPL    1
#define FM10000_GLOBAL_INTERRUPT_DETECT_l_TUNNEL 27
#define FM10000_GLOBAL_INTERRUPT_DETECT_h_TUNNEL 28
#define FM10000_GLOBAL_INTERRUPT_DETECT_s_TUNNEL 1

#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_0  0
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_1  1
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_2  2
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_3  3
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_4  4
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_5  5
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_6  6
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_7  7
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_8  8
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_0      9
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_1      10
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_2      11
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_3      12
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_4      13
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_5      14
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_6      15
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_7      16
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_8      17
#define FM10000_INTERRUPT_MASK_INT_b_EPL_0       18
#define FM10000_INTERRUPT_MASK_INT_b_EPL_1       19
#define FM10000_INTERRUPT_MASK_INT_b_EPL_2       20
#define FM10000_INTERRUPT_MASK_INT_b_EPL_3       21
#define FM10000_INTERRUPT_MASK_INT_b_EPL_4       22
#define FM10000_INTERRUPT_MASK_INT_b_EPL_5       23
#define FM10000_INTERRUPT_MASK_INT_b_EPL_6       24
#define FM10000_INTERRUPT_MASK_INT_b_EPL_7       25
#define FM10000_INTERRUPT_MASK_INT_b_EPL_8       26
#define FM10000_INTERRUPT_MASK_INT_b_TUNNEL_0    27
#define FM10000_INTERRUPT_MASK_INT_b_TUNNEL_1    28
#define FM10000_INTERRUPT_MASK_INT_b_CORE        29
#define FM10000_INTERRUPT_MASK_INT_b_SOFTWARE    30
#define FM10000_INTERRUPT_MASK_INT_b_GPIO        31
#define FM10000_INTERRUPT_MASK_INT_b_I2C         32
#define FM10000_INTERRUPT_MASK_INT_b_MDIO        33
#define FM10000_INTERRUPT_MASK_INT_b_CRM         34
#define FM10000_INTERRUPT_MASK_INT_b_FH_TAIL     35
#define FM10000_INTERRUPT_MASK_INT_b_FH_HEAD     36
#define FM10000_INTERRUPT_MASK_INT_b_SBUS_EPL    37
#define FM10000_INTERRUPT_MASK_INT_b_SBUS_PCIE   38
#define FM10000_INTERRUPT_MASK_INT_b_PINS        39
#define FM10000_INTERRUPT_MASK_INT_b_FIBM        40
#define FM10000_INTERRUPT_MASK_INT_b_BSM         41
#define FM10000_INTERRUPT_MASK_INT_l_PCIE_BSM    0
#define FM10000_INTERRUPT_MASK_INT_h_PCIE_BSM    8
#define FM10000_INTERRUPT_MASK_INT_s_PCIE_BSM    1
#define FM10000_INTERRUPT_MASK_INT_l_PCIE        9
#define FM10000_INTERRUPT_MASK_INT_h_PCIE        17
#define FM10000_INTERRUPT_MASK_INT_s_PCIE        1
#define FM10000_INTERRUPT_MASK_INT_l_EPL         18
#define FM10000_INTERRUPT_MASK_INT_h_EPL         26
#define FM10000_INTERRUPT_MASK_INT_s_EPL         1
#define FM10000_INTERRUPT_MASK_INT_l_TUNNEL      27
#define FM10000_INTERRUPT_MASK_INT_h_TUNNEL      28
#define FM10000_INTERRUPT_MASK_INT_s_TUNNEL      1

#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_0 0
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_1 1
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_2 2
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_3 3
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_4 4
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_5 5
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_6 6
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_7 7
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_8 8
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_0     9
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_1     10
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_2     11
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_3     12
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_4     13
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_5     14
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_6     15
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_7     16
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_8     17
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_0      18
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_1      19
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_2      20
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_3      21
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_4      22
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_5      23
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_6      24
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_7      25
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_8      26
#define FM10000_INTERRUPT_MASK_PCIE_b_TUNNEL_0   27
#define FM10000_INTERRUPT_MASK_PCIE_b_TUNNEL_1   28
#define FM10000_INTERRUPT_MASK_PCIE_b_CORE       29
#define FM10000_INTERRUPT_MASK_PCIE_b_SOFTWARE   30
#define FM10000_INTERRUPT_MASK_PCIE_b_GPIO       31
#define FM10000_INTERRUPT_MASK_PCIE_b_I2C        32
#define FM10000_INTERRUPT_MASK_PCIE_b_MDIO       33
#define FM10000_INTERRUPT_MASK_PCIE_b_CRM        34
#define FM10000_INTERRUPT_MASK_PCIE_b_FH_TAIL    35
#define FM10000_INTERRUPT_MASK_PCIE_b_FH_HEAD    36
#define FM10000_INTERRUPT_MASK_PCIE_b_SBUS_EPL   37
#define FM10000_INTERRUPT_MASK_PCIE_b_SBUS_PCIE  38
#define FM10000_INTERRUPT_MASK_PCIE_b_PINS       39
#define FM10000_INTERRUPT_MASK_PCIE_b_FIBM       40
#define FM10000_INTERRUPT_MASK_PCIE_b_BSM        41
#define FM10000_INTERRUPT_MASK_PCIE_l_PCIE_BSM   0
#define FM10000_INTERRUPT_MASK_PCIE_h_PCIE_BSM   8
#define FM10000_INTERRUPT_MASK_PCIE_s_PCIE_BSM   1
#define FM10000_INTERRUPT_MASK_PCIE_l_PCIE       9
#define FM10000_INTERRUPT_MASK_PCIE_h_PCIE       17
#define FM10000_INTERRUPT_MASK_PCIE_s_PCIE       1
#define FM10000_INTERRUPT_MASK_PCIE_l_EPL        18
#define FM10000_INTERRUPT_MASK_PCIE_h_EPL        26
#define FM10000_INTERRUPT_MASK_PCIE_s_EPL        1
#define FM10000_INTERRUPT_MASK_PCIE_l_TUNNEL     27
#define FM10000_INTERRUPT_MASK_PCIE_h_TUNNEL     28
#define FM10000_INTERRUPT_MASK_PCIE_s_TUNNEL     1

#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_0 0
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_1 1
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_2 2
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_3 3
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_4 4
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_5 5
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_6 6
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_7 7
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_8 8
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_0     9
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_1     10
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_2     11
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_3     12
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_4     13
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_5     14
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_6     15
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_7     16
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_8     17
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_0      18
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_1      19
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_2      20
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_3      21
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_4      22
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_5      23
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_6      24
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_7      25
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_8      26
#define FM10000_INTERRUPT_MASK_FIBM_b_TUNNEL_0   27
#define FM10000_INTERRUPT_MASK_FIBM_b_TUNNEL_1   28
#define FM10000_INTERRUPT_MASK_FIBM_b_CORE       29
#define FM10000_INTERRUPT_MASK_FIBM_b_SOFTWARE   30
#define FM10000_INTERRUPT_MASK_FIBM_b_GPIO       31
#define FM10000_INTERRUPT_MASK_FIBM_b_I2C        32
#define FM10000_INTERRUPT_MASK_FIBM_b_MDIO       33
#define FM10000_INTERRUPT_MASK_FIBM_b_CRM        34
#define FM10000_INTERRUPT_MASK_FIBM_b_FH_TAIL    35
#define FM10000_INTERRUPT_MASK_FIBM_b_FH_HEAD    36
#define FM10000_INTERRUPT_MASK_FIBM_b_SBUS_EPL   37
#define FM10000_INTERRUPT_MASK_FIBM_b_SBUS_PCIE  38
#define FM10000_INTERRUPT_MASK_FIBM_b_PINS       39
#define FM10000_INTERRUPT_MASK_FIBM_b_FIBM       40
#define FM10000_INTERRUPT_MASK_FIBM_b_BSM        41
#define FM10000_INTERRUPT_MASK_FIBM_l_PCIE_BSM   0
#define FM10000_INTERRUPT_MASK_FIBM_h_PCIE_BSM   8
#define FM10000_INTERRUPT_MASK_FIBM_s_PCIE_BSM   1
#define FM10000_INTERRUPT_MASK_FIBM_l_PCIE       9
#define FM10000_INTERRUPT_MASK_FIBM_h_PCIE       17
#define FM10000_INTERRUPT_MASK_FIBM_s_PCIE       1
#define FM10000_INTERRUPT_MASK_FIBM_l_EPL        18
#define FM10000_INTERRUPT_MASK_FIBM_h_EPL        26
#define FM10000_INTERRUPT_MASK_FIBM_s_EPL        1
#define FM10000_INTERRUPT_MASK_FIBM_l_TUNNEL     27
#define FM10000_INTERRUPT_MASK_FIBM_h_TUNNEL     28
#define FM10000_INTERRUPT_MASK_FIBM_s_TUNNEL     1

#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_0  0
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_1  1
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_2  2
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_3  3
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_4  4
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_5  5
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_6  6
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_7  7
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_8  8
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_0      9
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_1      10
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_2      11
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_3      12
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_4      13
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_5      14
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_6      15
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_7      16
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_8      17
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_0       18
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_1       19
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_2       20
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_3       21
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_4       22
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_5       23
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_6       24
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_7       25
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_8       26
#define FM10000_INTERRUPT_MASK_BSM_b_TUNNEL_0    27
#define FM10000_INTERRUPT_MASK_BSM_b_TUNNEL_1    28
#define FM10000_INTERRUPT_MASK_BSM_b_CORE        29
#define FM10000_INTERRUPT_MASK_BSM_b_SOFTWARE    30
#define FM10000_INTERRUPT_MASK_BSM_b_GPIO        31
#define FM10000_INTERRUPT_MASK_BSM_b_I2C         32
#define FM10000_INTERRUPT_MASK_BSM_b_MDIO        33
#define FM10000_INTERRUPT_MASK_BSM_b_CRM         34
#define FM10000_INTERRUPT_MASK_BSM_b_FH_TAIL     35
#define FM10000_INTERRUPT_MASK_BSM_b_FH_HEAD     36
#define FM10000_INTERRUPT_MASK_BSM_b_SBUS_EPL    37
#define FM10000_INTERRUPT_MASK_BSM_b_SBUS_PCIE   38
#define FM10000_INTERRUPT_MASK_BSM_b_PINS        39
#define FM10000_INTERRUPT_MASK_BSM_b_FIBM        40
#define FM10000_INTERRUPT_MASK_BSM_b_BSM         41
#define FM10000_INTERRUPT_MASK_BSM_l_PCIE_BSM    0
#define FM10000_INTERRUPT_MASK_BSM_h_PCIE_BSM    8
#define FM10000_INTERRUPT_MASK_BSM_s_PCIE_BSM    1
#define FM10000_INTERRUPT_MASK_BSM_l_PCIE        9
#define FM10000_INTERRUPT_MASK_BSM_h_PCIE        17
#define FM10000_INTERRUPT_MASK_BSM_s_PCIE        1
#define FM10000_INTERRUPT_MASK_BSM_l_EPL         18
#define FM10000_INTERRUPT_MASK_BSM_h_EPL         26
#define FM10000_INTERRUPT_MASK_BSM_s_EPL         1
#define FM10000_INTERRUPT_MASK_BSM_l_TUNNEL      27
#define FM10000_INTERRUPT_MASK_BSM_h_TUNNEL      28
#define FM10000_INTERRUPT_MASK_BSM_s_TUNNEL      1

#define FM10000_CORE_INTERRUPT_DETECT_b_MODIFY   0
#define FM10000_CORE_INTERRUPT_DETECT_b_FH_HEAD  1
#define FM10000_CORE_INTERRUPT_DETECT_b_FH_TAIL  2
#define FM10000_CORE_INTERRUPT_DETECT_b_SCHEDULER 3
#define FM10000_CORE_INTERRUPT_DETECT_l_reserved0 4
#define FM10000_CORE_INTERRUPT_DETECT_h_reserved0 28
#define FM10000_CORE_INTERRUPT_DETECT_b_SRAM_ERR 29
#define FM10000_CORE_INTERRUPT_DETECT_b_INGRESS_ERR 30
#define FM10000_CORE_INTERRUPT_DETECT_b_EGRESS_ERR 31

#define FM10000_CORE_INTERRUPT_MASK_b_MODIFY     0
#define FM10000_CORE_INTERRUPT_MASK_b_FH_HEAD    1
#define FM10000_CORE_INTERRUPT_MASK_b_FH_TAIL    2
#define FM10000_CORE_INTERRUPT_MASK_b_SCHEDULER  3
#define FM10000_CORE_INTERRUPT_MASK_l_reserved0  4
#define FM10000_CORE_INTERRUPT_MASK_h_reserved0  28
#define FM10000_CORE_INTERRUPT_MASK_b_SRAM_ERR   29
#define FM10000_CORE_INTERRUPT_MASK_b_INGRESS_ERR 30
#define FM10000_CORE_INTERRUPT_MASK_b_EGRESS_ERR 31

#define FM10000_SRAM_ERR_IP_b_Error_0            0
#define FM10000_SRAM_ERR_IP_b_Error_1            1
#define FM10000_SRAM_ERR_IP_b_Error_2            2
#define FM10000_SRAM_ERR_IP_b_Error_3            3
#define FM10000_SRAM_ERR_IP_b_Error_4            4
#define FM10000_SRAM_ERR_IP_b_Error_5            5
#define FM10000_SRAM_ERR_IP_b_Error_6            6
#define FM10000_SRAM_ERR_IP_b_Error_7            7
#define FM10000_SRAM_ERR_IP_b_Error_8            8
#define FM10000_SRAM_ERR_IP_b_Error_9            9
#define FM10000_SRAM_ERR_IP_b_Error_10           10
#define FM10000_SRAM_ERR_IP_b_Error_11           11
#define FM10000_SRAM_ERR_IP_b_Error_12           12
#define FM10000_SRAM_ERR_IP_b_Error_13           13
#define FM10000_SRAM_ERR_IP_b_Error_14           14
#define FM10000_SRAM_ERR_IP_b_Error_15           15
#define FM10000_SRAM_ERR_IP_b_Error_16           16
#define FM10000_SRAM_ERR_IP_b_Error_17           17
#define FM10000_SRAM_ERR_IP_b_Error_18           18
#define FM10000_SRAM_ERR_IP_b_Error_19           19
#define FM10000_SRAM_ERR_IP_b_Error_20           20
#define FM10000_SRAM_ERR_IP_b_Error_21           21
#define FM10000_SRAM_ERR_IP_b_Error_22           22
#define FM10000_SRAM_ERR_IP_b_Error_23           23
#define FM10000_SRAM_ERR_IP_b_Error_24           24
#define FM10000_SRAM_ERR_IP_b_Error_25           25
#define FM10000_SRAM_ERR_IP_b_Error_26           26
#define FM10000_SRAM_ERR_IP_b_Error_27           27
#define FM10000_SRAM_ERR_IP_b_Error_28           28
#define FM10000_SRAM_ERR_IP_b_Error_29           29
#define FM10000_SRAM_ERR_IP_b_Error_30           30
#define FM10000_SRAM_ERR_IP_b_Error_31           31
#define FM10000_SRAM_ERR_IP_b_Error_32           32
#define FM10000_SRAM_ERR_IP_b_Error_33           33
#define FM10000_SRAM_ERR_IP_b_Error_34           34
#define FM10000_SRAM_ERR_IP_b_Error_35           35
#define FM10000_SRAM_ERR_IP_b_Error_36           36
#define FM10000_SRAM_ERR_IP_b_Error_37           37
#define FM10000_SRAM_ERR_IP_b_Error_38           38
#define FM10000_SRAM_ERR_IP_b_Error_39           39
#define FM10000_SRAM_ERR_IP_b_Error_40           40
#define FM10000_SRAM_ERR_IP_b_Error_41           41
#define FM10000_SRAM_ERR_IP_b_Error_42           42
#define FM10000_SRAM_ERR_IP_b_Error_43           43
#define FM10000_SRAM_ERR_IP_b_Error_44           44
#define FM10000_SRAM_ERR_IP_b_Error_45           45
#define FM10000_SRAM_ERR_IP_b_Error_46           46
#define FM10000_SRAM_ERR_IP_b_Error_47           47
#define FM10000_SRAM_ERR_IP_l_Error              0
#define FM10000_SRAM_ERR_IP_h_Error              47
#define FM10000_SRAM_ERR_IP_s_Error              1

#define FM10000_SRAM_ERR_IM_b_Mask_0             0
#define FM10000_SRAM_ERR_IM_b_Mask_1             1
#define FM10000_SRAM_ERR_IM_b_Mask_2             2
#define FM10000_SRAM_ERR_IM_b_Mask_3             3
#define FM10000_SRAM_ERR_IM_b_Mask_4             4
#define FM10000_SRAM_ERR_IM_b_Mask_5             5
#define FM10000_SRAM_ERR_IM_b_Mask_6             6
#define FM10000_SRAM_ERR_IM_b_Mask_7             7
#define FM10000_SRAM_ERR_IM_b_Mask_8             8
#define FM10000_SRAM_ERR_IM_b_Mask_9             9
#define FM10000_SRAM_ERR_IM_b_Mask_10            10
#define FM10000_SRAM_ERR_IM_b_Mask_11            11
#define FM10000_SRAM_ERR_IM_b_Mask_12            12
#define FM10000_SRAM_ERR_IM_b_Mask_13            13
#define FM10000_SRAM_ERR_IM_b_Mask_14            14
#define FM10000_SRAM_ERR_IM_b_Mask_15            15
#define FM10000_SRAM_ERR_IM_b_Mask_16            16
#define FM10000_SRAM_ERR_IM_b_Mask_17            17
#define FM10000_SRAM_ERR_IM_b_Mask_18            18
#define FM10000_SRAM_ERR_IM_b_Mask_19            19
#define FM10000_SRAM_ERR_IM_b_Mask_20            20
#define FM10000_SRAM_ERR_IM_b_Mask_21            21
#define FM10000_SRAM_ERR_IM_b_Mask_22            22
#define FM10000_SRAM_ERR_IM_b_Mask_23            23
#define FM10000_SRAM_ERR_IM_b_Mask_24            24
#define FM10000_SRAM_ERR_IM_b_Mask_25            25
#define FM10000_SRAM_ERR_IM_b_Mask_26            26
#define FM10000_SRAM_ERR_IM_b_Mask_27            27
#define FM10000_SRAM_ERR_IM_b_Mask_28            28
#define FM10000_SRAM_ERR_IM_b_Mask_29            29
#define FM10000_SRAM_ERR_IM_b_Mask_30            30
#define FM10000_SRAM_ERR_IM_b_Mask_31            31
#define FM10000_SRAM_ERR_IM_b_Mask_32            32
#define FM10000_SRAM_ERR_IM_b_Mask_33            33
#define FM10000_SRAM_ERR_IM_b_Mask_34            34
#define FM10000_SRAM_ERR_IM_b_Mask_35            35
#define FM10000_SRAM_ERR_IM_b_Mask_36            36
#define FM10000_SRAM_ERR_IM_b_Mask_37            37
#define FM10000_SRAM_ERR_IM_b_Mask_38            38
#define FM10000_SRAM_ERR_IM_b_Mask_39            39
#define FM10000_SRAM_ERR_IM_b_Mask_40            40
#define FM10000_SRAM_ERR_IM_b_Mask_41            41
#define FM10000_SRAM_ERR_IM_b_Mask_42            42
#define FM10000_SRAM_ERR_IM_b_Mask_43            43
#define FM10000_SRAM_ERR_IM_b_Mask_44            44
#define FM10000_SRAM_ERR_IM_b_Mask_45            45
#define FM10000_SRAM_ERR_IM_b_Mask_46            46
#define FM10000_SRAM_ERR_IM_b_Mask_47            47
#define FM10000_SRAM_ERR_IM_l_Mask               0
#define FM10000_SRAM_ERR_IM_h_Mask               47
#define FM10000_SRAM_ERR_IM_s_Mask               1

#define FM10000_PINS_STAT_b_PCIE_RESET_N_0       0
#define FM10000_PINS_STAT_b_PCIE_RESET_N_1       1
#define FM10000_PINS_STAT_b_PCIE_RESET_N_2       2
#define FM10000_PINS_STAT_b_PCIE_RESET_N_3       3
#define FM10000_PINS_STAT_b_PCIE_RESET_N_4       4
#define FM10000_PINS_STAT_b_PCIE_RESET_N_5       5
#define FM10000_PINS_STAT_b_PCIE_RESET_N_6       6
#define FM10000_PINS_STAT_b_PCIE_RESET_N_7       7
#define FM10000_PINS_STAT_b_PCIE_RESET_N_8       8
#define FM10000_PINS_STAT_l_PCIE_RESET_N         0
#define FM10000_PINS_STAT_h_PCIE_RESET_N         8
#define FM10000_PINS_STAT_s_PCIE_RESET_N         1

#define FM10000_PINS_IP_l_DataDetectHigh         0
#define FM10000_PINS_IP_h_DataDetectHigh         8
#define FM10000_PINS_IP_l_reserved0              9
#define FM10000_PINS_IP_h_reserved0              15
#define FM10000_PINS_IP_l_DataDetectLow          16
#define FM10000_PINS_IP_h_DataDetectLow          24

#define FM10000_PINS_IM_l_MaskDataDetectHigh     0
#define FM10000_PINS_IM_h_MaskDataDetectHigh     8
#define FM10000_PINS_IM_l_reserved0              9
#define FM10000_PINS_IM_h_reserved0              15
#define FM10000_PINS_IM_l_MaskDataDetectLow      16
#define FM10000_PINS_IM_h_MaskDataDetectLow      24

#define FM10000_SW_IP_l_SoftIP                   0
#define FM10000_SW_IP_h_SoftIP                   31

#define FM10000_SW_IM_l_SoftIM                   0
#define FM10000_SW_IM_h_SoftIM                   31

#define FM10000_SW_TEST_AND_SET_l_Data           0
#define FM10000_SW_TEST_AND_SET_h_Data           15
#define FM10000_SW_TEST_AND_SET_l_Mask           16
#define FM10000_SW_TEST_AND_SET_h_Mask           31

#define FM10000_LSM_CLKOBS_CTRL_l_SelC           0
#define FM10000_LSM_CLKOBS_CTRL_h_SelC           3
#define FM10000_LSM_CLKOBS_CTRL_l_DivC           4
#define FM10000_LSM_CLKOBS_CTRL_h_DivC           5

#define FM10000_VISA_CTRL_b_DRV_ENABLE           0
#define FM10000_VISA_CTRL_l_SLEW_CONFIG          1
#define FM10000_VISA_CTRL_h_SLEW_CONFIG          2

#define FM10000_CHIP_VERSION_l_Version           0
#define FM10000_CHIP_VERSION_h_Version           6

#define FM10000_DEBUG_CTRL_b_DebugEn             0

#define FM10000_BSM_SCRATCH_l_Data               0
#define FM10000_BSM_SCRATCH_h_Data               31

#define FM10000_BSM_CTRL_l_Command               0
#define FM10000_BSM_CTRL_h_Command               3
#define FM10000_BSM_CTRL_b_CommandDone           4
#define FM10000_BSM_CTRL_b_EepromLoadDone        5
#define FM10000_BSM_CTRL_b_EepromError           6
#define FM10000_BSM_CTRL_b_EepromEnable          7
#define FM10000_BSM_CTRL_l_EepromAddr            8
#define FM10000_BSM_CTRL_h_EepromAddr            31

#define FM10000_BSM_ARGS_l_Data                  0
#define FM10000_BSM_ARGS_h_Data                  31

#define FM10000_BSM_ADDR_OFFSET_l_Offset         0
#define FM10000_BSM_ADDR_OFFSET_h_Offset         23

#define FM10000_BSM_COUNTER_l_Counter            0
#define FM10000_BSM_COUNTER_h_Counter            15

#define FM10000_BSM_SRAM_CTRL_l_ErrWrite         0
#define FM10000_BSM_SRAM_CTRL_h_ErrWrite         1
#define FM10000_BSM_SRAM_CTRL_b_CErr             2
#define FM10000_BSM_SRAM_CTRL_b_UErr             3
#define FM10000_BSM_SRAM_CTRL_b_BistDonePass     4
#define FM10000_BSM_SRAM_CTRL_b_BistDoneFail     5

#define FM10000_BSM_IP_b_SramErr_0               0
#define FM10000_BSM_IP_b_SramErr_1               1
#define FM10000_BSM_IP_l_SramErr                 0
#define FM10000_BSM_IP_h_SramErr                 1
#define FM10000_BSM_IP_s_SramErr                 1

#define FM10000_BSM_IM_b_SramErr_0               0
#define FM10000_BSM_IM_b_SramErr_1               1
#define FM10000_BSM_IM_l_SramErr                 0
#define FM10000_BSM_IM_h_SramErr                 1
#define FM10000_BSM_IM_s_SramErr                 1

#define FM10000_PIN_STRAP_STAT_b_ethClkTerm      0
#define FM10000_PIN_STRAP_STAT_b_pcieClkTerm     1
#define FM10000_PIN_STRAP_STAT_b_ieee1588ClkTerm 2

#define FM10000_FUSE_DATA_0_l_Data               0
#define FM10000_FUSE_DATA_0_h_Data               31

#define FM10000_FUSE_DATA_1_l_Data               0
#define FM10000_FUSE_DATA_1_h_Data               31

#define FM10000_BIST_CTRL_b_BistRun_PCIE_0       0
#define FM10000_BIST_CTRL_b_BistRun_PCIE_1       1
#define FM10000_BIST_CTRL_b_BistRun_PCIE_2       2
#define FM10000_BIST_CTRL_b_BistRun_PCIE_3       3
#define FM10000_BIST_CTRL_b_BistRun_PCIE_4       4
#define FM10000_BIST_CTRL_b_BistRun_PCIE_5       5
#define FM10000_BIST_CTRL_b_BistRun_PCIE_6       6
#define FM10000_BIST_CTRL_b_BistRun_PCIE_7       7
#define FM10000_BIST_CTRL_b_BistRun_PCIE_8       8
#define FM10000_BIST_CTRL_b_BistRun_EPL          9
#define FM10000_BIST_CTRL_b_BistRun_FABRIC       10
#define FM10000_BIST_CTRL_b_BistRun_TUNNEL       11
#define FM10000_BIST_CTRL_b_BistRun_BSM          12
#define FM10000_BIST_CTRL_b_BistRun_CRM          13
#define FM10000_BIST_CTRL_b_BistRun_FIBM         14
#define FM10000_BIST_CTRL_b_BistRun_SBM          15
#define FM10000_BIST_CTRL_l_reserved0            16
#define FM10000_BIST_CTRL_h_reserved0            31
#define FM10000_BIST_CTRL_b_BistMode_PCIE_0      32
#define FM10000_BIST_CTRL_b_BistMode_PCIE_1      33
#define FM10000_BIST_CTRL_b_BistMode_PCIE_2      34
#define FM10000_BIST_CTRL_b_BistMode_PCIE_3      35
#define FM10000_BIST_CTRL_b_BistMode_PCIE_4      36
#define FM10000_BIST_CTRL_b_BistMode_PCIE_5      37
#define FM10000_BIST_CTRL_b_BistMode_PCIE_6      38
#define FM10000_BIST_CTRL_b_BistMode_PCIE_7      39
#define FM10000_BIST_CTRL_b_BistMode_PCIE_8      40
#define FM10000_BIST_CTRL_b_BistMode_EPL         41
#define FM10000_BIST_CTRL_b_BistMode_FABRIC      42
#define FM10000_BIST_CTRL_b_BistMode_TUNNEL      43
#define FM10000_BIST_CTRL_b_BistMode_BSM         44
#define FM10000_BIST_CTRL_b_BistMode_CRM         45
#define FM10000_BIST_CTRL_b_BistMode_FIBM        46
#define FM10000_BIST_CTRL_b_BistMode_SBM         47
#define FM10000_BIST_CTRL_l_BistRun_PCIE         0
#define FM10000_BIST_CTRL_h_BistRun_PCIE         8
#define FM10000_BIST_CTRL_s_BistRun_PCIE         1
#define FM10000_BIST_CTRL_l_BistMode_PCIE        32
#define FM10000_BIST_CTRL_h_BistMode_PCIE        40
#define FM10000_BIST_CTRL_s_BistMode_PCIE        1

#define FM10000_REI_CTRL_b_Reset                 0
#define FM10000_REI_CTRL_b_Mode                  1
#define FM10000_REI_CTRL_b_Run                   2
#define FM10000_REI_CTRL_b_AutoLoadEnable        3

#define FM10000_REI_STAT_b_ReiDonePass           0
#define FM10000_REI_STAT_b_ReiDoneFail           1

#define FM10000_BOOT_FSM_DEBUG_l_BSM_PresentState 0
#define FM10000_BOOT_FSM_DEBUG_h_BSM_PresentState 4
#define FM10000_BOOT_FSM_DEBUG_l_BSM_NextState   5
#define FM10000_BOOT_FSM_DEBUG_h_BSM_NextState   9
#define FM10000_BOOT_FSM_DEBUG_b_SbusLoad_PresentState 10
#define FM10000_BOOT_FSM_DEBUG_b_SbusLoad_NextState 11
#define FM10000_BOOT_FSM_DEBUG_l_XbusMaster_PresentState 12
#define FM10000_BOOT_FSM_DEBUG_h_XbusMaster_PresentState 14
#define FM10000_BOOT_FSM_DEBUG_l_XbusMaster_NextState 15
#define FM10000_BOOT_FSM_DEBUG_h_XbusMaster_NextState 17

#define FM10000_GPIO_CFG_l_Dir                   0
#define FM10000_GPIO_CFG_h_Dir                   15
#define FM10000_GPIO_CFG_l_OpenDrain             16
#define FM10000_GPIO_CFG_h_OpenDrain             31

#define FM10000_GPIO_DATA_l_data                 0
#define FM10000_GPIO_DATA_h_data                 15

#define FM10000_GPIO_IP_l_detectHigh             0
#define FM10000_GPIO_IP_h_detectHigh             15
#define FM10000_GPIO_IP_l_detectLow              16
#define FM10000_GPIO_IP_h_detectLow              31

#define FM10000_GPIO_IM_l_detectHighMask         0
#define FM10000_GPIO_IM_h_detectHighMask         15
#define FM10000_GPIO_IM_l_detectLowMask          16
#define FM10000_GPIO_IM_h_detectLowMask          31

#define FM10000_I2C_CFG_b_Enable                 0
#define FM10000_I2C_CFG_l_Addr                   1
#define FM10000_I2C_CFG_h_Addr                   7
#define FM10000_I2C_CFG_l_Divider                8
#define FM10000_I2C_CFG_h_Divider                19
#define FM10000_I2C_CFG_b_InterruptMask          20
#define FM10000_I2C_CFG_l_DebounceFilterCountLimit 21
#define FM10000_I2C_CFG_h_DebounceFilterCountLimit 27

#define FM10000_I2C_DATA_l_Data                  0
#define FM10000_I2C_DATA_h_Data                  31

#define FM10000_I2C_CTRL_l_Addr                  0
#define FM10000_I2C_CTRL_h_Addr                  7
#define FM10000_I2C_CTRL_l_Command               8
#define FM10000_I2C_CTRL_h_Command               9
#define FM10000_I2C_CTRL_l_LengthW               10
#define FM10000_I2C_CTRL_h_LengthW               13
#define FM10000_I2C_CTRL_l_LengthR               14
#define FM10000_I2C_CTRL_h_LengthR               17
#define FM10000_I2C_CTRL_l_LengthSent            18
#define FM10000_I2C_CTRL_h_LengthSent            21
#define FM10000_I2C_CTRL_l_CommandCompleted      22
#define FM10000_I2C_CTRL_h_CommandCompleted      25
#define FM10000_I2C_CTRL_b_InterruptPending      26

#define FM10000_I2C_FSM_DEBUG_l_Master_PresentState 0
#define FM10000_I2C_FSM_DEBUG_h_Master_PresentState 2
#define FM10000_I2C_FSM_DEBUG_l_Master_NextState 3
#define FM10000_I2C_FSM_DEBUG_h_Master_NextState 5
#define FM10000_I2C_FSM_DEBUG_l_Slave_PresentState 6
#define FM10000_I2C_FSM_DEBUG_h_Slave_PresentState 9
#define FM10000_I2C_FSM_DEBUG_l_Slave_NextState  10
#define FM10000_I2C_FSM_DEBUG_h_Slave_NextState  13

#define FM10000_MDIO_CFG_l_Divider               0
#define FM10000_MDIO_CFG_h_Divider               11
#define FM10000_MDIO_CFG_b_Preamble              12
#define FM10000_MDIO_CFG_b_InterruptMask         13

#define FM10000_MDIO_DATA_l_Data                 0
#define FM10000_MDIO_DATA_h_Data                 15

#define FM10000_MDIO_CTRL_l_Register             0
#define FM10000_MDIO_CTRL_h_Register             15
#define FM10000_MDIO_CTRL_l_Device               16
#define FM10000_MDIO_CTRL_h_Device               20
#define FM10000_MDIO_CTRL_l_PhyAddress           21
#define FM10000_MDIO_CTRL_h_PhyAddress           25
#define FM10000_MDIO_CTRL_l_Command              26
#define FM10000_MDIO_CTRL_h_Command              27
#define FM10000_MDIO_CTRL_b_DeviceType           28
#define FM10000_MDIO_CTRL_l_Status               29
#define FM10000_MDIO_CTRL_h_Status               30
#define FM10000_MDIO_CTRL_b_InterruptPending     31

#define FM10000_MDIO_FSM_DEBUG_l_MDIO_PresentState 0
#define FM10000_MDIO_FSM_DEBUG_h_MDIO_PresentState 3
#define FM10000_MDIO_FSM_DEBUG_l_MDIO_NextState  4
#define FM10000_MDIO_FSM_DEBUG_h_MDIO_NextState  7

#define FM10000_SPI_TX_DATA_l_Data               0
#define FM10000_SPI_TX_DATA_h_Data               31

#define FM10000_SPI_RX_DATA_l_Data               0
#define FM10000_SPI_RX_DATA_h_Data               31

#define FM10000_SPI_HEADER_l_Data                0
#define FM10000_SPI_HEADER_h_Data                31

#define FM10000_SPI_CTRL_l_Freq                  0
#define FM10000_SPI_CTRL_h_Freq                  9
#define FM10000_SPI_CTRL_b_Enable                10
#define FM10000_SPI_CTRL_l_Command               11
#define FM10000_SPI_CTRL_h_Command               14
#define FM10000_SPI_CTRL_l_HeaderSize            15
#define FM10000_SPI_CTRL_h_HeaderSize            16
#define FM10000_SPI_CTRL_l_DataSize              17
#define FM10000_SPI_CTRL_h_DataSize              18
#define FM10000_SPI_CTRL_l_DataShiftMethod       19
#define FM10000_SPI_CTRL_h_DataShiftMethod       20
#define FM10000_SPI_CTRL_b_Busy                  21
#define FM10000_SPI_CTRL_b_Selected              22
#define FM10000_SPI_CTRL_b_DirIO2                23
#define FM10000_SPI_CTRL_b_DirIO3                24
#define FM10000_SPI_CTRL_b_PinIO2                25
#define FM10000_SPI_CTRL_b_PinIO3                26

#define FM10000_SPI_FSM_DEBUG_l_SPI_PresentState 0
#define FM10000_SPI_FSM_DEBUG_h_SPI_PresentState 2
#define FM10000_SPI_FSM_DEBUG_l_SPI_NextState    3
#define FM10000_SPI_FSM_DEBUG_h_SPI_NextState    5

#define FM10000_LED_CFG_l_LEDFreq                0
#define FM10000_LED_CFG_h_LEDFreq                23
#define FM10000_LED_CFG_b_LEDEnable              24

#define FM10000_LED_FSM_DEBUG_l_LedCount_PresentState 0
#define FM10000_LED_FSM_DEBUG_h_LedCount_PresentState 7
#define FM10000_LED_FSM_DEBUG_l_LedCount_NextState 8
#define FM10000_LED_FSM_DEBUG_h_LedCount_NextState 15

#define FM10000_SCAN_DATA_IN_l_ScanData          0
#define FM10000_SCAN_DATA_IN_h_ScanData          24
#define FM10000_SCAN_DATA_IN_b_ShiftIn           25
#define FM10000_SCAN_DATA_IN_b_ShiftOut          26
#define FM10000_SCAN_DATA_IN_b_UpdateNodes       27
#define FM10000_SCAN_DATA_IN_b_Inject            28
#define FM10000_SCAN_DATA_IN_b_Drain             29
#define FM10000_SCAN_DATA_IN_b_Passthru          30
#define FM10000_SCAN_DATA_IN_b_Single            31

#define FM10000_SCAN_DATA_OUT_l_ScanData         0
#define FM10000_SCAN_DATA_OUT_h_ScanData         24
#define FM10000_SCAN_DATA_OUT_b_ShiftIn          25
#define FM10000_SCAN_DATA_OUT_b_ShiftOut         26
#define FM10000_SCAN_DATA_OUT_b_Err              27
#define FM10000_SCAN_DATA_OUT_b_Inject           28
#define FM10000_SCAN_DATA_OUT_b_Drain            29
#define FM10000_SCAN_DATA_OUT_b_Passthru         30
#define FM10000_SCAN_DATA_OUT_b_Single           31

#define FM10000_SCAN_STATUS_l_ReqCount           0
#define FM10000_SCAN_STATUS_h_ReqCount           3
#define FM10000_SCAN_STATUS_l_RespCount          4
#define FM10000_SCAN_STATUS_h_RespCount          7
#define FM10000_SCAN_STATUS_b_CountsAreEqual     8
#define FM10000_SCAN_STATUS_b_RequestDropped     9

#define FM10000_MGMT2JTAG_b_TestTck              0
#define FM10000_MGMT2JTAG_b_TestTms              1
#define FM10000_MGMT2JTAG_b_TestTdi              2
#define FM10000_MGMT2JTAG_b_TestTrstl            3
#define FM10000_MGMT2JTAG_b_TestTdo              4
#define FM10000_MGMT2JTAG_l_StallCycles          5
#define FM10000_MGMT2JTAG_h_StallCycles          9

#define FM10000_CRM_DATA_l_Data                  0
#define FM10000_CRM_DATA_h_Data                  31

#define FM10000_CRM_CTRL_b_Run                   0
#define FM10000_CRM_CTRL_l_FirstCommandIndex     1
#define FM10000_CRM_CTRL_h_FirstCommandIndex     6
#define FM10000_CRM_CTRL_l_LastCommandIndex      7
#define FM10000_CRM_CTRL_h_LastCommandIndex      12
#define FM10000_CRM_CTRL_b_ContinuousRun         13
#define FM10000_CRM_CTRL_l_TickPrescale          14
#define FM10000_CRM_CTRL_h_TickPrescale          18
#define FM10000_CRM_CTRL_l_TimeoutPrescale       19
#define FM10000_CRM_CTRL_h_TimeoutPrescale       23

#define FM10000_CRM_STATUS_b_Running             0
#define FM10000_CRM_STATUS_l_CommandIndex        1
#define FM10000_CRM_STATUS_h_CommandIndex        6

#define FM10000_CRM_TIME_l_Tick                  0
#define FM10000_CRM_TIME_h_Tick                  31

#define FM10000_CRM_SRAM_CTRL_l_ErrWrite_0       0
#define FM10000_CRM_SRAM_CTRL_h_ErrWrite_0       1
#define FM10000_CRM_SRAM_CTRL_l_ErrWrite_1       2
#define FM10000_CRM_SRAM_CTRL_h_ErrWrite_1       3
#define FM10000_CRM_SRAM_CTRL_l_ErrWrite_2       4
#define FM10000_CRM_SRAM_CTRL_h_ErrWrite_2       5
#define FM10000_CRM_SRAM_CTRL_l_ErrWrite_3       6
#define FM10000_CRM_SRAM_CTRL_h_ErrWrite_3       7
#define FM10000_CRM_SRAM_CTRL_l_ErrWrite_4       8
#define FM10000_CRM_SRAM_CTRL_h_ErrWrite_4       9
#define FM10000_CRM_SRAM_CTRL_l_ErrWrite_5       10
#define FM10000_CRM_SRAM_CTRL_h_ErrWrite_5       11
#define FM10000_CRM_SRAM_CTRL_l_ErrWrite_6       12
#define FM10000_CRM_SRAM_CTRL_h_ErrWrite_6       13
#define FM10000_CRM_SRAM_CTRL_b_CErr_0           14
#define FM10000_CRM_SRAM_CTRL_b_CErr_1           15
#define FM10000_CRM_SRAM_CTRL_b_CErr_2           16
#define FM10000_CRM_SRAM_CTRL_b_CErr_3           17
#define FM10000_CRM_SRAM_CTRL_b_CErr_4           18
#define FM10000_CRM_SRAM_CTRL_b_CErr_5           19
#define FM10000_CRM_SRAM_CTRL_b_CErr_6           20
#define FM10000_CRM_SRAM_CTRL_b_UErr_0           21
#define FM10000_CRM_SRAM_CTRL_b_UErr_1           22
#define FM10000_CRM_SRAM_CTRL_b_UErr_2           23
#define FM10000_CRM_SRAM_CTRL_b_UErr_3           24
#define FM10000_CRM_SRAM_CTRL_b_UErr_4           25
#define FM10000_CRM_SRAM_CTRL_b_UErr_5           26
#define FM10000_CRM_SRAM_CTRL_b_UErr_6           27
#define FM10000_CRM_SRAM_CTRL_b_BistDonePass_0   28
#define FM10000_CRM_SRAM_CTRL_b_BistDonePass_1   29
#define FM10000_CRM_SRAM_CTRL_b_BistDonePass_2   30
#define FM10000_CRM_SRAM_CTRL_b_BistDonePass_3   31
#define FM10000_CRM_SRAM_CTRL_b_BistDonePass_4   32
#define FM10000_CRM_SRAM_CTRL_b_BistDonePass_5   33
#define FM10000_CRM_SRAM_CTRL_b_BistDonePass_6   34
#define FM10000_CRM_SRAM_CTRL_b_BistDoneFail_0   35
#define FM10000_CRM_SRAM_CTRL_b_BistDoneFail_1   36
#define FM10000_CRM_SRAM_CTRL_b_BistDoneFail_2   37
#define FM10000_CRM_SRAM_CTRL_b_BistDoneFail_3   38
#define FM10000_CRM_SRAM_CTRL_b_BistDoneFail_4   39
#define FM10000_CRM_SRAM_CTRL_b_BistDoneFail_5   40
#define FM10000_CRM_SRAM_CTRL_b_BistDoneFail_6   41
#define FM10000_CRM_SRAM_CTRL_l_ErrWrite         0
#define FM10000_CRM_SRAM_CTRL_h_ErrWrite         13
#define FM10000_CRM_SRAM_CTRL_s_ErrWrite         2
#define FM10000_CRM_SRAM_CTRL_l_CErr             14
#define FM10000_CRM_SRAM_CTRL_h_CErr             20
#define FM10000_CRM_SRAM_CTRL_s_CErr             1
#define FM10000_CRM_SRAM_CTRL_l_UErr             21
#define FM10000_CRM_SRAM_CTRL_h_UErr             27
#define FM10000_CRM_SRAM_CTRL_s_UErr             1
#define FM10000_CRM_SRAM_CTRL_l_BistDonePass     28
#define FM10000_CRM_SRAM_CTRL_h_BistDonePass     34
#define FM10000_CRM_SRAM_CTRL_s_BistDonePass     1
#define FM10000_CRM_SRAM_CTRL_l_BistDoneFail     35
#define FM10000_CRM_SRAM_CTRL_h_BistDoneFail     41
#define FM10000_CRM_SRAM_CTRL_s_BistDoneFail     1

#define FM10000_CRM_IP_b_InterruptPending_0      0
#define FM10000_CRM_IP_b_InterruptPending_1      1
#define FM10000_CRM_IP_b_InterruptPending_2      2
#define FM10000_CRM_IP_b_InterruptPending_3      3
#define FM10000_CRM_IP_b_InterruptPending_4      4
#define FM10000_CRM_IP_b_InterruptPending_5      5
#define FM10000_CRM_IP_b_InterruptPending_6      6
#define FM10000_CRM_IP_b_InterruptPending_7      7
#define FM10000_CRM_IP_b_InterruptPending_8      8
#define FM10000_CRM_IP_b_InterruptPending_9      9
#define FM10000_CRM_IP_b_InterruptPending_10     10
#define FM10000_CRM_IP_b_InterruptPending_11     11
#define FM10000_CRM_IP_b_InterruptPending_12     12
#define FM10000_CRM_IP_b_InterruptPending_13     13
#define FM10000_CRM_IP_b_InterruptPending_14     14
#define FM10000_CRM_IP_b_InterruptPending_15     15
#define FM10000_CRM_IP_b_InterruptPending_16     16
#define FM10000_CRM_IP_b_InterruptPending_17     17
#define FM10000_CRM_IP_b_InterruptPending_18     18
#define FM10000_CRM_IP_b_InterruptPending_19     19
#define FM10000_CRM_IP_b_InterruptPending_20     20
#define FM10000_CRM_IP_b_InterruptPending_21     21
#define FM10000_CRM_IP_b_InterruptPending_22     22
#define FM10000_CRM_IP_b_InterruptPending_23     23
#define FM10000_CRM_IP_b_InterruptPending_24     24
#define FM10000_CRM_IP_b_InterruptPending_25     25
#define FM10000_CRM_IP_b_InterruptPending_26     26
#define FM10000_CRM_IP_b_InterruptPending_27     27
#define FM10000_CRM_IP_b_InterruptPending_28     28
#define FM10000_CRM_IP_b_InterruptPending_29     29
#define FM10000_CRM_IP_b_InterruptPending_30     30
#define FM10000_CRM_IP_b_InterruptPending_31     31
#define FM10000_CRM_IP_b_InterruptPending_32     32
#define FM10000_CRM_IP_b_InterruptPending_33     33
#define FM10000_CRM_IP_b_InterruptPending_34     34
#define FM10000_CRM_IP_b_InterruptPending_35     35
#define FM10000_CRM_IP_b_InterruptPending_36     36
#define FM10000_CRM_IP_b_InterruptPending_37     37
#define FM10000_CRM_IP_b_InterruptPending_38     38
#define FM10000_CRM_IP_b_InterruptPending_39     39
#define FM10000_CRM_IP_b_InterruptPending_40     40
#define FM10000_CRM_IP_b_InterruptPending_41     41
#define FM10000_CRM_IP_b_InterruptPending_42     42
#define FM10000_CRM_IP_b_InterruptPending_43     43
#define FM10000_CRM_IP_b_InterruptPending_44     44
#define FM10000_CRM_IP_b_InterruptPending_45     45
#define FM10000_CRM_IP_b_InterruptPending_46     46
#define FM10000_CRM_IP_b_InterruptPending_47     47
#define FM10000_CRM_IP_b_InterruptPending_48     48
#define FM10000_CRM_IP_b_InterruptPending_49     49
#define FM10000_CRM_IP_b_InterruptPending_50     50
#define FM10000_CRM_IP_b_InterruptPending_51     51
#define FM10000_CRM_IP_b_InterruptPending_52     52
#define FM10000_CRM_IP_b_InterruptPending_53     53
#define FM10000_CRM_IP_b_InterruptPending_54     54
#define FM10000_CRM_IP_b_InterruptPending_55     55
#define FM10000_CRM_IP_b_InterruptPending_56     56
#define FM10000_CRM_IP_b_InterruptPending_57     57
#define FM10000_CRM_IP_b_InterruptPending_58     58
#define FM10000_CRM_IP_b_InterruptPending_59     59
#define FM10000_CRM_IP_b_InterruptPending_60     60
#define FM10000_CRM_IP_b_InterruptPending_61     61
#define FM10000_CRM_IP_b_InterruptPending_62     62
#define FM10000_CRM_IP_b_InterruptPending_63     63
#define FM10000_CRM_IP_b_SramErr_0               64
#define FM10000_CRM_IP_b_SramErr_1               65
#define FM10000_CRM_IP_l_InterruptPending        0
#define FM10000_CRM_IP_h_InterruptPending        63
#define FM10000_CRM_IP_s_InterruptPending        1
#define FM10000_CRM_IP_l_SramErr                 64
#define FM10000_CRM_IP_h_SramErr                 65
#define FM10000_CRM_IP_s_SramErr                 1

#define FM10000_CRM_IM_b_InterruptMask_0         0
#define FM10000_CRM_IM_b_InterruptMask_1         1
#define FM10000_CRM_IM_b_InterruptMask_2         2
#define FM10000_CRM_IM_b_InterruptMask_3         3
#define FM10000_CRM_IM_b_InterruptMask_4         4
#define FM10000_CRM_IM_b_InterruptMask_5         5
#define FM10000_CRM_IM_b_InterruptMask_6         6
#define FM10000_CRM_IM_b_InterruptMask_7         7
#define FM10000_CRM_IM_b_InterruptMask_8         8
#define FM10000_CRM_IM_b_InterruptMask_9         9
#define FM10000_CRM_IM_b_InterruptMask_10        10
#define FM10000_CRM_IM_b_InterruptMask_11        11
#define FM10000_CRM_IM_b_InterruptMask_12        12
#define FM10000_CRM_IM_b_InterruptMask_13        13
#define FM10000_CRM_IM_b_InterruptMask_14        14
#define FM10000_CRM_IM_b_InterruptMask_15        15
#define FM10000_CRM_IM_b_InterruptMask_16        16
#define FM10000_CRM_IM_b_InterruptMask_17        17
#define FM10000_CRM_IM_b_InterruptMask_18        18
#define FM10000_CRM_IM_b_InterruptMask_19        19
#define FM10000_CRM_IM_b_InterruptMask_20        20
#define FM10000_CRM_IM_b_InterruptMask_21        21
#define FM10000_CRM_IM_b_InterruptMask_22        22
#define FM10000_CRM_IM_b_InterruptMask_23        23
#define FM10000_CRM_IM_b_InterruptMask_24        24
#define FM10000_CRM_IM_b_InterruptMask_25        25
#define FM10000_CRM_IM_b_InterruptMask_26        26
#define FM10000_CRM_IM_b_InterruptMask_27        27
#define FM10000_CRM_IM_b_InterruptMask_28        28
#define FM10000_CRM_IM_b_InterruptMask_29        29
#define FM10000_CRM_IM_b_InterruptMask_30        30
#define FM10000_CRM_IM_b_InterruptMask_31        31
#define FM10000_CRM_IM_b_InterruptMask_32        32
#define FM10000_CRM_IM_b_InterruptMask_33        33
#define FM10000_CRM_IM_b_InterruptMask_34        34
#define FM10000_CRM_IM_b_InterruptMask_35        35
#define FM10000_CRM_IM_b_InterruptMask_36        36
#define FM10000_CRM_IM_b_InterruptMask_37        37
#define FM10000_CRM_IM_b_InterruptMask_38        38
#define FM10000_CRM_IM_b_InterruptMask_39        39
#define FM10000_CRM_IM_b_InterruptMask_40        40
#define FM10000_CRM_IM_b_InterruptMask_41        41
#define FM10000_CRM_IM_b_InterruptMask_42        42
#define FM10000_CRM_IM_b_InterruptMask_43        43
#define FM10000_CRM_IM_b_InterruptMask_44        44
#define FM10000_CRM_IM_b_InterruptMask_45        45
#define FM10000_CRM_IM_b_InterruptMask_46        46
#define FM10000_CRM_IM_b_InterruptMask_47        47
#define FM10000_CRM_IM_b_InterruptMask_48        48
#define FM10000_CRM_IM_b_InterruptMask_49        49
#define FM10000_CRM_IM_b_InterruptMask_50        50
#define FM10000_CRM_IM_b_InterruptMask_51        51
#define FM10000_CRM_IM_b_InterruptMask_52        52
#define FM10000_CRM_IM_b_InterruptMask_53        53
#define FM10000_CRM_IM_b_InterruptMask_54        54
#define FM10000_CRM_IM_b_InterruptMask_55        55
#define FM10000_CRM_IM_b_InterruptMask_56        56
#define FM10000_CRM_IM_b_InterruptMask_57        57
#define FM10000_CRM_IM_b_InterruptMask_58        58
#define FM10000_CRM_IM_b_InterruptMask_59        59
#define FM10000_CRM_IM_b_InterruptMask_60        60
#define FM10000_CRM_IM_b_InterruptMask_61        61
#define FM10000_CRM_IM_b_InterruptMask_62        62
#define FM10000_CRM_IM_b_InterruptMask_63        63
#define FM10000_CRM_IM_b_SramErr_0               64
#define FM10000_CRM_IM_b_SramErr_1               65
#define FM10000_CRM_IM_l_InterruptMask           0
#define FM10000_CRM_IM_h_InterruptMask           63
#define FM10000_CRM_IM_s_InterruptMask           1
#define FM10000_CRM_IM_l_SramErr                 64
#define FM10000_CRM_IM_h_SramErr                 65
#define FM10000_CRM_IM_s_SramErr                 1

#define FM10000_CRM_COMMAND_l_Command            0
#define FM10000_CRM_COMMAND_h_Command            2
#define FM10000_CRM_COMMAND_l_DataIndex          3
#define FM10000_CRM_COMMAND_h_DataIndex          13
#define FM10000_CRM_COMMAND_l_Count              14
#define FM10000_CRM_COMMAND_h_Count              33

#define FM10000_CRM_REGISTER_l_BaseAddress       0
#define FM10000_CRM_REGISTER_h_BaseAddress       23
#define FM10000_CRM_REGISTER_l_Size              24
#define FM10000_CRM_REGISTER_h_Size              25
#define FM10000_CRM_REGISTER_l_BlockSize1Shift   26
#define FM10000_CRM_REGISTER_h_BlockSize1Shift   29
#define FM10000_CRM_REGISTER_l_Stride1Shift      30
#define FM10000_CRM_REGISTER_h_Stride1Shift      33
#define FM10000_CRM_REGISTER_l_BlockSize2Shift   34
#define FM10000_CRM_REGISTER_h_BlockSize2Shift   37
#define FM10000_CRM_REGISTER_l_Stride2Shift      38
#define FM10000_CRM_REGISTER_h_Stride2Shift      41

#define FM10000_CRM_PERIOD_l_Interval            0
#define FM10000_CRM_PERIOD_h_Interval            31
#define FM10000_CRM_PERIOD_l_LastTick            32
#define FM10000_CRM_PERIOD_h_LastTick            63

#define FM10000_CRM_PARAM_l_Data                 0
#define FM10000_CRM_PARAM_h_Data                 31

#define FM10000_CRM_FSM_DEBUG_l_Master_PresentState 0
#define FM10000_CRM_FSM_DEBUG_h_Master_PresentState 4
#define FM10000_CRM_FSM_DEBUG_l_Master_NextState 5
#define FM10000_CRM_FSM_DEBUG_h_Master_NextState 9

#define FM10000_PLL_PCIE_CTRL_b_Nreset           0
#define FM10000_PLL_PCIE_CTRL_b_Enable           1
#define FM10000_PLL_PCIE_CTRL_b_Halt             2
#define FM10000_PLL_PCIE_CTRL_l_RefDiv           3
#define FM10000_PLL_PCIE_CTRL_h_RefDiv           8
#define FM10000_PLL_PCIE_CTRL_b_FbDiv4           9
#define FM10000_PLL_PCIE_CTRL_l_FbDiv255         10
#define FM10000_PLL_PCIE_CTRL_h_FbDiv255         17
#define FM10000_PLL_PCIE_CTRL_l_OutDiv           18
#define FM10000_PLL_PCIE_CTRL_h_OutDiv           23
#define FM10000_PLL_PCIE_CTRL_l_OutMuxSel        24
#define FM10000_PLL_PCIE_CTRL_h_OutMuxSel        26

#define FM10000_PLL_PCIE_STAT_b_PllLocked        0
#define FM10000_PLL_PCIE_STAT_b_PllFreqChange    1
#define FM10000_PLL_PCIE_STAT_l_MiscCtrl         2
#define FM10000_PLL_PCIE_STAT_h_MiscCtrl         9

#define FM10000_SBUS_PCIE_CFG_b_SBUS_ControllerReset 0
#define FM10000_SBUS_PCIE_CFG_b_RomEnable        1
#define FM10000_SBUS_PCIE_CFG_b_RomBusy          2
#define FM10000_SBUS_PCIE_CFG_b_BistDonePass     3
#define FM10000_SBUS_PCIE_CFG_b_BistDoneFail     4

#define FM10000_SBUS_PCIE_COMMAND_l_Register     0
#define FM10000_SBUS_PCIE_COMMAND_h_Register     7
#define FM10000_SBUS_PCIE_COMMAND_l_Address      8
#define FM10000_SBUS_PCIE_COMMAND_h_Address      15
#define FM10000_SBUS_PCIE_COMMAND_l_Op           16
#define FM10000_SBUS_PCIE_COMMAND_h_Op           23
#define FM10000_SBUS_PCIE_COMMAND_b_Execute      24
#define FM10000_SBUS_PCIE_COMMAND_b_Busy         25
#define FM10000_SBUS_PCIE_COMMAND_l_ResultCode   26
#define FM10000_SBUS_PCIE_COMMAND_h_ResultCode   28

#define FM10000_SBUS_PCIE_REQUEST_l_Data         0
#define FM10000_SBUS_PCIE_REQUEST_h_Data         31

#define FM10000_SBUS_PCIE_RESPONSE_l_Data        0
#define FM10000_SBUS_PCIE_RESPONSE_h_Data        31

#define FM10000_SBUS_PCIE_SPICO_IN_b_Interrupt   0
#define FM10000_SBUS_PCIE_SPICO_IN_l_GeneralPurposeIn 1
#define FM10000_SBUS_PCIE_SPICO_IN_h_GeneralPurposeIn 16

#define FM10000_SBUS_PCIE_SPICO_OUT_l_GeneralPurposeOut 0
#define FM10000_SBUS_PCIE_SPICO_OUT_h_GeneralPurposeOut 15

#define FM10000_SBUS_PCIE_IP_l_DataDetectHigh    0
#define FM10000_SBUS_PCIE_IP_h_DataDetectHigh    15
#define FM10000_SBUS_PCIE_IP_l_DataDetectLow     16
#define FM10000_SBUS_PCIE_IP_h_DataDetectLow     31

#define FM10000_SBUS_PCIE_IM_l_MaskDataDetectHigh 0
#define FM10000_SBUS_PCIE_IM_h_MaskDataDetectHigh 15
#define FM10000_SBUS_PCIE_IM_l_MaskDataDetectLow 16
#define FM10000_SBUS_PCIE_IM_h_MaskDataDetectLow 31

#define FM10000_SBUS_PCIE_FSM_DEBUG_l_SbusReq_PresentState 0
#define FM10000_SBUS_PCIE_FSM_DEBUG_h_SbusReq_PresentState 1
#define FM10000_SBUS_PCIE_FSM_DEBUG_l_SbusReq_NextState 2
#define FM10000_SBUS_PCIE_FSM_DEBUG_h_SbusReq_NextState 3

#define FM10000_SYSTIME_CFG_l_reserved0          0
#define FM10000_SYSTIME_CFG_h_reserved0          3
#define FM10000_SYSTIME_CFG_l_STEP               4
#define FM10000_SYSTIME_CFG_h_STEP               7
#define FM10000_SYSTIME_CFG_b_CaptureHigh_0      8
#define FM10000_SYSTIME_CFG_b_CaptureHigh_1      9
#define FM10000_SYSTIME_CFG_b_CaptureHigh_2      10
#define FM10000_SYSTIME_CFG_b_CaptureHigh_3      11
#define FM10000_SYSTIME_CFG_b_CaptureLow_0       12
#define FM10000_SYSTIME_CFG_b_CaptureLow_1       13
#define FM10000_SYSTIME_CFG_b_CaptureLow_2       14
#define FM10000_SYSTIME_CFG_b_CaptureLow_3       15
#define FM10000_SYSTIME_CFG_l_reserved1          16
#define FM10000_SYSTIME_CFG_h_reserved1          23
#define FM10000_SYSTIME_CFG_l_Adjust             24
#define FM10000_SYSTIME_CFG_h_Adjust             61
#define FM10000_SYSTIME_CFG_b_reserved2          62
#define FM10000_SYSTIME_CFG_b_Dir                63
#define FM10000_SYSTIME_CFG_l_CaptureHigh        8
#define FM10000_SYSTIME_CFG_h_CaptureHigh        11
#define FM10000_SYSTIME_CFG_s_CaptureHigh        1
#define FM10000_SYSTIME_CFG_l_CaptureLow         12
#define FM10000_SYSTIME_CFG_h_CaptureLow         15
#define FM10000_SYSTIME_CFG_s_CaptureLow         1

#define FM10000_SYSTIME_l_CurrentTime            0
#define FM10000_SYSTIME_h_CurrentTime            63

#define FM10000_SYSTIME0_l_Time0                 0
#define FM10000_SYSTIME0_h_Time0                 63

#define FM10000_SYSTIME_PULSE_l_Period           0
#define FM10000_SYSTIME_PULSE_h_Period           31

#define FM10000_SYSTIME_CAPTURE_l_SampleTime     0
#define FM10000_SYSTIME_CAPTURE_h_SampleTime     63

#define FM10000_TESTCTRL_TICK_CFG_l_Ticks        0
#define FM10000_TESTCTRL_TICK_CFG_h_Ticks        15

#define FM10000_TESTCTRL_TICK_CNT_l_Count        0
#define FM10000_TESTCTRL_TICK_CNT_h_Count        15

#define FM10000_TESTCTRL_CLK_CNT_l_Count         0
#define FM10000_TESTCTRL_CLK_CNT_h_Count         31

#define FM10000_TESTCTRL_START_b_Start           0

#define FM10000_FIBM_CFG_b_disableIbm            0
#define FM10000_FIBM_CFG_b_padIbmResponse        1
#define FM10000_FIBM_CFG_b_ibmGlortEn            2
#define FM10000_FIBM_CFG_b_interruptGlortEn      3
#define FM10000_FIBM_CFG_l_requestType           4
#define FM10000_FIBM_CFG_h_requestType           7
#define FM10000_FIBM_CFG_l_responseType          8
#define FM10000_FIBM_CFG_h_responseType          11
#define FM10000_FIBM_CFG_l_interruptType         12
#define FM10000_FIBM_CFG_h_interruptType         15
#define FM10000_FIBM_CFG_b_append4bytes          16
#define FM10000_FIBM_CFG_b_ignoreLast4Bytes      17
#define FM10000_FIBM_CFG_b_tagPosition           18
#define FM10000_FIBM_CFG_l_debug                 19
#define FM10000_FIBM_CFG_h_debug                 22
#define FM10000_FIBM_CFG_b_muxSelect             23
#define FM10000_FIBM_CFG_b_aplCfgActive          24

#define FM10000_FIBM_SGLORT_l_SGlort             0
#define FM10000_FIBM_SGLORT_h_SGlort             15

#define FM10000_FIBM_INT_l_interruptGlort        0
#define FM10000_FIBM_INT_h_interruptGlort        15
#define FM10000_FIBM_INT_l_interruptInterval     16
#define FM10000_FIBM_INT_h_interruptInterval     31

#define FM10000_FIBM_INT_FRAME_l_etherType       0
#define FM10000_FIBM_INT_FRAME_h_etherType       15
#define FM10000_FIBM_INT_FRAME_l_islSysPri       16
#define FM10000_FIBM_INT_FRAME_h_islSysPri       19
#define FM10000_FIBM_INT_FRAME_l_islUserBits     20
#define FM10000_FIBM_INT_FRAME_h_islUserBits     27

#define FM10000_FIBM_INT_FRAME_DMAC_l_MacAddress 0
#define FM10000_FIBM_INT_FRAME_DMAC_h_MacAddress 47

#define FM10000_FIBM_INT_FRAME_SMAC_l_MacAddress 0
#define FM10000_FIBM_INT_FRAME_SMAC_h_MacAddress 47

#define FM10000_FIBM_REQUEST_CTR_l_Counter       0
#define FM10000_FIBM_REQUEST_CTR_h_Counter       31

#define FM10000_FIBM_DROP_CTR_l_Counter          0
#define FM10000_FIBM_DROP_CTR_h_Counter          31

#define FM10000_FIBM_RESPONSE_CTR_l_Counter      0
#define FM10000_FIBM_RESPONSE_CTR_h_Counter      31

#define FM10000_FIBM_INTR_CTR_0_l_Counter        0
#define FM10000_FIBM_INTR_CTR_0_h_Counter        31

#define FM10000_FIBM_INTR_CTR_1_l_Counter        0
#define FM10000_FIBM_INTR_CTR_1_h_Counter        31

#define FM10000_FIBM_SRAM_CTRL_l_ErrWrite        0
#define FM10000_FIBM_SRAM_CTRL_h_ErrWrite        1
#define FM10000_FIBM_SRAM_CTRL_b_CErr            2
#define FM10000_FIBM_SRAM_CTRL_b_UErr            3
#define FM10000_FIBM_SRAM_CTRL_b_BistDonePass    4
#define FM10000_FIBM_SRAM_CTRL_b_BistDoneFail    5

#define FM10000_FIBM_IP_b_PtiTxCorrupt           0
#define FM10000_FIBM_IP_b_SramErr_0              1
#define FM10000_FIBM_IP_b_SramErr_1              2
#define FM10000_FIBM_IP_l_SramErr                1
#define FM10000_FIBM_IP_h_SramErr                2
#define FM10000_FIBM_IP_s_SramErr                1

#define FM10000_FIBM_IM_b_PtiTxCorrupt           0
#define FM10000_FIBM_IM_b_SramErr_0              1
#define FM10000_FIBM_IM_b_SramErr_1              2
#define FM10000_FIBM_IM_l_SramErr                1
#define FM10000_FIBM_IM_h_SramErr                2
#define FM10000_FIBM_IM_s_SramErr                1

#define FM10000_FIBM_SCRATCH_0_l_scratch0        0
#define FM10000_FIBM_SCRATCH_0_h_scratch0        31

#define FM10000_FIBM_SCRATCH_1_l_scratch1        0
#define FM10000_FIBM_SCRATCH_1_h_scratch1        31

#define FM10000_FIBM_SCRATCH_2_l_scratch2        0
#define FM10000_FIBM_SCRATCH_2_h_scratch2        31

#define FM10000_FIBM_SCRATCH_3_l_scratch3        0
#define FM10000_FIBM_SCRATCH_3_h_scratch3        31

#define FM10000_FIBM_SCRATCH_4_l_scratch4        0
#define FM10000_FIBM_SCRATCH_4_h_scratch4        31

#define FM10000_FIBM_SCRATCH_5_l_scratch5        0
#define FM10000_FIBM_SCRATCH_5_h_scratch5        31

#define FM10000_FIBM_SCRATCH_6_l_scratch6        0
#define FM10000_FIBM_SCRATCH_6_h_scratch6        31

#define FM10000_FIBM_SCRATCH_7_l_scratch7        0
#define FM10000_FIBM_SCRATCH_7_h_scratch7        31

#define FM10000_FIBM_SCRATCH_8_l_scratch8        0
#define FM10000_FIBM_SCRATCH_8_h_scratch8        31

#define FM10000_FIBM_SCRATCH_9_l_scratch9        0
#define FM10000_FIBM_SCRATCH_9_h_scratch9        31

#define FM10000_FIBM_SCRATCH_10_l_scratch10      0
#define FM10000_FIBM_SCRATCH_10_h_scratch10      31

#define FM10000_FIBM_SCRATCH_11_l_scratch11      0
#define FM10000_FIBM_SCRATCH_11_h_scratch11      31

#define FM10000_FIBM_SCRATCH_12_l_scratch12      0
#define FM10000_FIBM_SCRATCH_12_h_scratch12      31

#define FM10000_FIBM_SCRATCH_13_l_scratch13      0
#define FM10000_FIBM_SCRATCH_13_h_scratch13      31

#define FM10000_FIBM_SCRATCH_14_l_scratch14      0
#define FM10000_FIBM_SCRATCH_14_h_scratch14      31

#define FM10000_FIBM_SCRATCH_15_l_scratch15      0
#define FM10000_FIBM_SCRATCH_15_h_scratch15      31

#define FM10000_PTI_TX_CTRL_l_Mark               0
#define FM10000_PTI_TX_CTRL_h_Mark               1
#define FM10000_PTI_TX_CTRL_l_Info               2
#define FM10000_PTI_TX_CTRL_h_Info               3
#define FM10000_PTI_TX_CTRL_l_Len                4
#define FM10000_PTI_TX_CTRL_h_Len                7
#define FM10000_PTI_TX_CTRL_b_TxValid            8
#define FM10000_PTI_TX_CTRL_b_TxEnable           9

#define FM10000_PTI_TX_DATA0_l_Data              0
#define FM10000_PTI_TX_DATA0_h_Data              31

#define FM10000_PTI_TX_DATA1_l_Data              0
#define FM10000_PTI_TX_DATA1_h_Data              31

#define FM10000_PTI_TX_CNT_l_Count               0
#define FM10000_PTI_TX_CNT_h_Count               31

#define FM10000_PTI_RX_CTRL_l_Mark               0
#define FM10000_PTI_RX_CTRL_h_Mark               1
#define FM10000_PTI_RX_CTRL_l_Info               2
#define FM10000_PTI_RX_CTRL_h_Info               3
#define FM10000_PTI_RX_CTRL_l_Len                4
#define FM10000_PTI_RX_CTRL_h_Len                7
#define FM10000_PTI_RX_CTRL_b_RxValid            8
#define FM10000_PTI_RX_CTRL_b_RxEnable           9
#define FM10000_PTI_RX_CTRL_b_ContinuousDrain    10

#define FM10000_PTI_RX_DATA0_l_Data              0
#define FM10000_PTI_RX_DATA0_h_Data              31

#define FM10000_PTI_RX_DATA1_l_Data              0
#define FM10000_PTI_RX_DATA1_h_Data              31

#define FM10000_PTI_RX_CNT_l_Count               0
#define FM10000_PTI_RX_CNT_h_Count               31

#define FM10000_FIBM_PORT_CDC_STATUS_b_Tx0Valid  0
#define FM10000_FIBM_PORT_CDC_STATUS_b_Tx0Enable 1
#define FM10000_FIBM_PORT_CDC_STATUS_b_Tx1Valid  2
#define FM10000_FIBM_PORT_CDC_STATUS_b_Tx1Enable 3
#define FM10000_FIBM_PORT_CDC_STATUS_b_Rx0Valid  4
#define FM10000_FIBM_PORT_CDC_STATUS_b_Rx0Enable 5
#define FM10000_FIBM_PORT_CDC_STATUS_b_Rx1Valid  6
#define FM10000_FIBM_PORT_CDC_STATUS_b_Rx1Enable 7

#define FM10000_FIBM_FSM_DEBUG_l_IBM_PresentState 0
#define FM10000_FIBM_FSM_DEBUG_h_IBM_PresentState 5
#define FM10000_FIBM_FSM_DEBUG_l_IBM_NextState   6
#define FM10000_FIBM_FSM_DEBUG_h_IBM_NextState   11

#define FM10000_PORT_STATUS_l_LinkFaultDebounced 0
#define FM10000_PORT_STATUS_h_LinkFaultDebounced 2
#define FM10000_PORT_STATUS_l_LinkFaultMac       3
#define FM10000_PORT_STATUS_h_LinkFaultMac       5
#define FM10000_PORT_STATUS_l_LinkFaultRx        6
#define FM10000_PORT_STATUS_h_LinkFaultRx        8
#define FM10000_PORT_STATUS_b_RxLinkUp           9
#define FM10000_PORT_STATUS_b_HeartbeatOk        10
#define FM10000_PORT_STATUS_b_HiBer              11
#define FM10000_PORT_STATUS_b_Transmitting       12
#define FM10000_PORT_STATUS_b_Receiving          13
#define FM10000_PORT_STATUS_b_SerXmit            14
#define FM10000_PORT_STATUS_b_TxLpIdle           15
#define FM10000_PORT_STATUS_b_RxLpIdle           16
#define FM10000_PORT_STATUS_b_EeeSlPcSilent      17
#define FM10000_PORT_STATUS_l_Pcs                18
#define FM10000_PORT_STATUS_h_Pcs                21

#define FM10000_AN_IM_b_An73TransmitDisable      0
#define FM10000_AN_IM_b_An73AbilityDetect        1
#define FM10000_AN_IM_b_An73AcknowledgeDetect    2
#define FM10000_AN_IM_b_An73CompleteAcknowledge  3
#define FM10000_AN_IM_b_An73NextPageWait         4
#define FM10000_AN_IM_b_An73AnGoodCheck          5
#define FM10000_AN_IM_b_An73AnGood               6
#define FM10000_AN_IM_b_An73ReceiveIdle          7
#define FM10000_AN_IM_b_An73MrPageRx             8
#define FM10000_AN_IM_b_An37AnEnable             9
#define FM10000_AN_IM_b_An37AnRestart            10
#define FM10000_AN_IM_b_An37AnDisableLinkOk      11
#define FM10000_AN_IM_b_An37AbilityDetect        12
#define FM10000_AN_IM_b_An37AcknowledgeDetect    13
#define FM10000_AN_IM_b_An37CompleteAcknowledge  14
#define FM10000_AN_IM_b_An37NextPageWait         15
#define FM10000_AN_IM_b_An37IdleDetect           16
#define FM10000_AN_IM_b_An37LinkOk               17
#define FM10000_AN_IM_b_An37MrPageRx             18

#define FM10000_LINK_IM_b_LinkFaultDebounced     0
#define FM10000_LINK_IM_b_LinkFaultRx            1
#define FM10000_LINK_IM_b_RxLinkUp               2
#define FM10000_LINK_IM_b_Rx8b10bCommaDet        3
#define FM10000_LINK_IM_b_Rx8b10bDisparityErr    4
#define FM10000_LINK_IM_b_Rx8b10bOutOfBandErr    5
#define FM10000_LINK_IM_b_Pcs1000basexSyncStatus 6
#define FM10000_LINK_IM_b_Pcs10gbaserBlockLock   7
#define FM10000_LINK_IM_b_PcsBaserHiBer          8
#define FM10000_LINK_IM_b_PcsMlBaserBlockLockAllLanes 9
#define FM10000_LINK_IM_b_PcsMlBaserAlignStatus  10
#define FM10000_LINK_IM_b_MacRxFrame             11
#define FM10000_LINK_IM_b_MacRxFaultSequence     12
#define FM10000_LINK_IM_b_ErrorTxFcs             13
#define FM10000_LINK_IM_b_ErrorRxPreamble        14
#define FM10000_LINK_IM_b_ErrorRxCode            15
#define FM10000_LINK_IM_b_ErrorRxFrame           16
#define FM10000_LINK_IM_b_ErrorRxFcs             17
#define FM10000_LINK_IM_b_ErrorRxOversize        18
#define FM10000_LINK_IM_b_ErrorRxJabber          19
#define FM10000_LINK_IM_b_ErrorRxUndersize       20
#define FM10000_LINK_IM_b_ErrorRxRunt            21
#define FM10000_LINK_IM_b_ErrorRxOverrun         22
#define FM10000_LINK_IM_b_ErrorTxUnderrun        23
#define FM10000_LINK_IM_b_EgressTimeStamp        24
#define FM10000_LINK_IM_b_LpiWakeError           25
#define FM10000_LINK_IM_b_LpIdleIndicate         26
#define FM10000_LINK_IM_b_EeePcSilent            27
#define FM10000_LINK_IM_b_Cl91HiSer              28
#define FM10000_LINK_IM_b_TxFrameError           29

#define FM10000_AN_IP_b_An73TransmitDisable      0
#define FM10000_AN_IP_b_An73AbilityDetect        1
#define FM10000_AN_IP_b_An73AcknowledgeDetect    2
#define FM10000_AN_IP_b_An73CompleteAcknowledge  3
#define FM10000_AN_IP_b_An73NextPageWait         4
#define FM10000_AN_IP_b_An73AnGoodCheck          5
#define FM10000_AN_IP_b_An73AnGood               6
#define FM10000_AN_IP_b_An73ReceiveIdle          7
#define FM10000_AN_IP_b_An73MrPageRx             8
#define FM10000_AN_IP_b_An37AnEnable             9
#define FM10000_AN_IP_b_An37AnRestart            10
#define FM10000_AN_IP_b_An37AnDisableLinkOk      11
#define FM10000_AN_IP_b_An37AbilityDetect        12
#define FM10000_AN_IP_b_An37AcknowledgeDetect    13
#define FM10000_AN_IP_b_An37CompleteAcknowledge  14
#define FM10000_AN_IP_b_An37NextPageWait         15
#define FM10000_AN_IP_b_An37IdleDetect           16
#define FM10000_AN_IP_b_An37LinkOk               17
#define FM10000_AN_IP_b_An37MrPageRx             18

#define FM10000_LINK_IP_b_LinkFaultDebounced     0
#define FM10000_LINK_IP_b_LinkFaultRx            1
#define FM10000_LINK_IP_b_RxLinkUp               2
#define FM10000_LINK_IP_b_Rx8b10bCommaDet        3
#define FM10000_LINK_IP_b_Rx8b10bDisparityErr    4
#define FM10000_LINK_IP_b_Rx8b10bOutOfBandErr    5
#define FM10000_LINK_IP_b_Pcs1000basexSyncStatus 6
#define FM10000_LINK_IP_b_Pcs10gbaserBlockLock   7
#define FM10000_LINK_IP_b_PcsBaserHiBer          8
#define FM10000_LINK_IP_b_PcsMlBaserBlockLockAllLanes 9
#define FM10000_LINK_IP_b_PcsMlBaserAlignStatus  10
#define FM10000_LINK_IP_b_MacRxFrame             11
#define FM10000_LINK_IP_b_MacRxSequenceOrFsig    12
#define FM10000_LINK_IP_b_ErrorTxFcs             13
#define FM10000_LINK_IP_b_ErrorRxPreamble        14
#define FM10000_LINK_IP_b_ErrorRxCode            15
#define FM10000_LINK_IP_b_ErrorRxFrame           16
#define FM10000_LINK_IP_b_ErrorRxFcs             17
#define FM10000_LINK_IP_b_ErrorRxOversize        18
#define FM10000_LINK_IP_b_ErrorRxJabber          19
#define FM10000_LINK_IP_b_ErrorRxUndersize       20
#define FM10000_LINK_IP_b_ErrorRxRunt            21
#define FM10000_LINK_IP_b_ErrorRxOverrun         22
#define FM10000_LINK_IP_b_ErrorTxUnderrun        23
#define FM10000_LINK_IP_b_EgressTimeStamp        24
#define FM10000_LINK_IP_b_LpiWakeError           25
#define FM10000_LINK_IP_b_LpIdleIndicate         26
#define FM10000_LINK_IP_b_EeePcSilent            27
#define FM10000_LINK_IP_b_Cl91HiSer              28
#define FM10000_LINK_IP_b_TxFrameError           29

#define FM10000_AN_73_NEXT_PAGE_TX_l_MU          0
#define FM10000_AN_73_NEXT_PAGE_TX_h_MU          10
#define FM10000_AN_73_NEXT_PAGE_TX_b_T           11
#define FM10000_AN_73_NEXT_PAGE_TX_b_ACK2        12
#define FM10000_AN_73_NEXT_PAGE_TX_b_MP          13
#define FM10000_AN_73_NEXT_PAGE_TX_b_ACK         14
#define FM10000_AN_73_NEXT_PAGE_TX_b_NP          15
#define FM10000_AN_73_NEXT_PAGE_TX_l_U           16
#define FM10000_AN_73_NEXT_PAGE_TX_h_U           47

#define FM10000_SGMII_AN_RX_CONFIG_b_B0          0
#define FM10000_SGMII_AN_RX_CONFIG_l_Rsrvd9to1   1
#define FM10000_SGMII_AN_RX_CONFIG_h_Rsrvd9to1   9
#define FM10000_SGMII_AN_RX_CONFIG_l_Speed       10
#define FM10000_SGMII_AN_RX_CONFIG_h_Speed       11
#define FM10000_SGMII_AN_RX_CONFIG_b_Duplex      12
#define FM10000_SGMII_AN_RX_CONFIG_b_Rsrvd13     13
#define FM10000_SGMII_AN_RX_CONFIG_b_Ack         14
#define FM10000_SGMII_AN_RX_CONFIG_b_Link        15

#define FM10000_AN_73_NEXT_PAGE_RX_l_MU          0
#define FM10000_AN_73_NEXT_PAGE_RX_h_MU          10
#define FM10000_AN_73_NEXT_PAGE_RX_b_T           11
#define FM10000_AN_73_NEXT_PAGE_RX_b_ACK2        12
#define FM10000_AN_73_NEXT_PAGE_RX_b_MP          13
#define FM10000_AN_73_NEXT_PAGE_RX_b_ACK         14
#define FM10000_AN_73_NEXT_PAGE_RX_b_NP          15
#define FM10000_AN_73_NEXT_PAGE_RX_l_U           16
#define FM10000_AN_73_NEXT_PAGE_RX_h_U           47

#define FM10000_LINK_RULES_l_FaultTimeScaleUp    0
#define FM10000_LINK_RULES_h_FaultTimeScaleUp    3
#define FM10000_LINK_RULES_l_FaultTicksUp        4
#define FM10000_LINK_RULES_h_FaultTicksUp        8
#define FM10000_LINK_RULES_l_FaultTimeScaleDown  9
#define FM10000_LINK_RULES_h_FaultTimeScaleDown  12
#define FM10000_LINK_RULES_l_FaultTicksDown      13
#define FM10000_LINK_RULES_h_FaultTicksDown      17
#define FM10000_LINK_RULES_l_HeartbeatTimeScale  18
#define FM10000_LINK_RULES_h_HeartbeatTimeScale  21

#define FM10000_MAC_CFG_l_TxAntiBubbleWatermark  0
#define FM10000_MAC_CFG_h_TxAntiBubbleWatermark  5
#define FM10000_MAC_CFG_l_TxRateFifoWatermark    6
#define FM10000_MAC_CFG_h_TxRateFifoWatermark    9
#define FM10000_MAC_CFG_l_TxRateFifoFastInc      10
#define FM10000_MAC_CFG_h_TxRateFifoFastInc      17
#define FM10000_MAC_CFG_l_TxRateFifoSlowInc      18
#define FM10000_MAC_CFG_h_TxRateFifoSlowInc      25
#define FM10000_MAC_CFG_l_TxIdleMinIfgBytes      26
#define FM10000_MAC_CFG_h_TxIdleMinIfgBytes      31
#define FM10000_MAC_CFG_l_TxClockCompensationTimeout 32
#define FM10000_MAC_CFG_h_TxClockCompensationTimeout 47
#define FM10000_MAC_CFG_b_TxClockCompensationEnable 48
#define FM10000_MAC_CFG_l_TxFaultMode            49
#define FM10000_MAC_CFG_h_TxFaultMode            51
#define FM10000_MAC_CFG_l_TxPcActTimeScale       52
#define FM10000_MAC_CFG_h_TxPcActTimeScale       55
#define FM10000_MAC_CFG_l_TxPcActTimeout         56
#define FM10000_MAC_CFG_h_TxPcActTimeout         63
#define FM10000_MAC_CFG_l_TxDrainMode            64
#define FM10000_MAC_CFG_h_TxDrainMode            65
#define FM10000_MAC_CFG_l_TxMinColumns           66
#define FM10000_MAC_CFG_h_TxMinColumns           71
#define FM10000_MAC_CFG_l_TxSegMinSpacing        72
#define FM10000_MAC_CFG_h_TxSegMinSpacing        83
#define FM10000_MAC_CFG_l_TxSegMaxCredit         84
#define FM10000_MAC_CFG_h_TxSegMaxCredit         95
#define FM10000_MAC_CFG_l_TxSegSize              96
#define FM10000_MAC_CFG_h_TxSegSize              107
#define FM10000_MAC_CFG_b_TxLpIdleRequest        108
#define FM10000_MAC_CFG_b_TxLpiAutomatic         109
#define FM10000_MAC_CFG_l_TxLpiTimeout           110
#define FM10000_MAC_CFG_h_TxLpiTimeout           117
#define FM10000_MAC_CFG_l_TxLpiTimescale         118
#define FM10000_MAC_CFG_h_TxLpiTimescale         119
#define FM10000_MAC_CFG_l_TxLpiHoldTimeout       120
#define FM10000_MAC_CFG_h_TxLpiHoldTimeout       127
#define FM10000_MAC_CFG_l_TxLpiHoldTimescale     128
#define FM10000_MAC_CFG_h_TxLpiHoldTimescale     129
#define FM10000_MAC_CFG_l_TxFcsMode              130
#define FM10000_MAC_CFG_h_TxFcsMode              132
#define FM10000_MAC_CFG_b_TxObeyLint             133
#define FM10000_MAC_CFG_b_TxIdleEnableDic        134
#define FM10000_MAC_CFG_b_CjpatEnable            135
#define FM10000_MAC_CFG_l_RxMinFrameLength       136
#define FM10000_MAC_CFG_h_RxMinFrameLength       143
#define FM10000_MAC_CFG_l_RxMaxFrameLength       144
#define FM10000_MAC_CFG_h_RxMaxFrameLength       159
#define FM10000_MAC_CFG_l_StartCharD             160
#define FM10000_MAC_CFG_h_StartCharD             167
#define FM10000_MAC_CFG_b_Ieee1588Enable         168
#define FM10000_MAC_CFG_b_FcsStart               169
#define FM10000_MAC_CFG_b_PreambleMode           170
#define FM10000_MAC_CFG_b_CounterWrap            171
#define FM10000_MAC_CFG_b_LinkFaultDisable       172
#define FM10000_MAC_CFG_b_RxDrain                173
#define FM10000_MAC_CFG_b_RxFcsForceBad          174
#define FM10000_MAC_CFG_b_RxIgnoreCodeErrors     175
#define FM10000_MAC_CFG_b_RxIgnoreUndersizeErrors 176
#define FM10000_MAC_CFG_b_RxIgnoreOversizeErrors 177
#define FM10000_MAC_CFG_b_RxIgnoreFcsErrors      178
#define FM10000_MAC_CFG_b_RxIgnorePreambleErrors 179
#define FM10000_MAC_CFG_b_RxIgnoreIfgErrors      180
#define FM10000_MAC_CFG_l_ErrWrite               181
#define FM10000_MAC_CFG_h_ErrWrite               182
#define FM10000_MAC_CFG_l_RxMinEventRate         183
#define FM10000_MAC_CFG_h_RxMinEventRate         186
#define FM10000_MAC_CFG_l_RxPcRequest            187
#define FM10000_MAC_CFG_h_RxPcRequest            191
#define FM10000_MAC_CFG_l_RxPcSegSize            192
#define FM10000_MAC_CFG_h_RxPcSegSize            196

#define FM10000_RX_MAC_DEBUG_STATUS_l_AbFulls    0
#define FM10000_RX_MAC_DEBUG_STATUS_h_AbFulls    1
#define FM10000_RX_MAC_DEBUG_STATUS_l_CdcStalls  2
#define FM10000_RX_MAC_DEBUG_STATUS_h_CdcStalls  3
#define FM10000_RX_MAC_DEBUG_STATUS_l_FifoOverruns 4
#define FM10000_RX_MAC_DEBUG_STATUS_h_FifoOverruns 5
#define FM10000_RX_MAC_DEBUG_STATUS_b_Alt        6

#define FM10000_RX_MAC_DEBUG_ALARM_l_AbFulls     0
#define FM10000_RX_MAC_DEBUG_ALARM_h_AbFulls     1
#define FM10000_RX_MAC_DEBUG_ALARM_l_CdcStalls   2
#define FM10000_RX_MAC_DEBUG_ALARM_h_CdcStalls   3
#define FM10000_RX_MAC_DEBUG_ALARM_l_FifoOverruns 4
#define FM10000_RX_MAC_DEBUG_ALARM_h_FifoOverruns 5

#define FM10000_TX_SEQUENCE_l_TxSequenceD        0
#define FM10000_TX_SEQUENCE_h_TxSequenceD        31
#define FM10000_TX_SEQUENCE_l_TxSequenceK        32
#define FM10000_TX_SEQUENCE_h_TxSequenceK        35

#define FM10000_RX_SEQUENCE_l_RxSequenceD        0
#define FM10000_RX_SEQUENCE_h_RxSequenceD        31
#define FM10000_RX_SEQUENCE_l_RxSequenceK        32
#define FM10000_RX_SEQUENCE_h_RxSequenceK        35

#define FM10000_MAC_1588_STATUS_l_EgressTimeStamp 0
#define FM10000_MAC_1588_STATUS_h_EgressTimeStamp 31
#define FM10000_MAC_1588_STATUS_l_IngressTimeStamp 32
#define FM10000_MAC_1588_STATUS_h_IngressTimeStamp 63

#define FM10000_WAKE_ERROR_COUNTER_l_WakeError   0
#define FM10000_WAKE_ERROR_COUNTER_h_WakeError   15

#define FM10000_MAC_OVERSIZE_COUNTER_l_FrameErrCntOversize 0
#define FM10000_MAC_OVERSIZE_COUNTER_h_FrameErrCntOversize 31

#define FM10000_MAC_JABBER_COUNTER_l_FrameErrCntJabber 0
#define FM10000_MAC_JABBER_COUNTER_h_FrameErrCntJabber 31

#define FM10000_MAC_UNDERSIZE_COUNTER_l_FrameErrCntUndersize 0
#define FM10000_MAC_UNDERSIZE_COUNTER_h_FrameErrCntUndersize 31

#define FM10000_MAC_RUNT_COUNTER_l_FrameErrCntRunt 0
#define FM10000_MAC_RUNT_COUNTER_h_FrameErrCntRunt 31

#define FM10000_MAC_OVERRUN_COUNTER_l_FrameErrCntOverrun 0
#define FM10000_MAC_OVERRUN_COUNTER_h_FrameErrCntOverrun 31

#define FM10000_MAC_UNDERRUN_COUNTER_l_UnderrunCnt 0
#define FM10000_MAC_UNDERRUN_COUNTER_h_UnderrunCnt 31

#define FM10000_MAC_CODE_ERROR_COUNTER_l_CodeErrorCnt 0
#define FM10000_MAC_CODE_ERROR_COUNTER_h_CodeErrorCnt 31

#define FM10000_EPL_TX_FRAME_ERROR_COUNTER_l_TxFrameErrorCnt 0
#define FM10000_EPL_TX_FRAME_ERROR_COUNTER_h_TxFrameErrorCnt 31

#define FM10000_MAC_LINK_COUNTER_l_NoFault       0
#define FM10000_MAC_LINK_COUNTER_h_NoFault       11
#define FM10000_MAC_LINK_COUNTER_l_LocalFault    12
#define FM10000_MAC_LINK_COUNTER_h_LocalFault    21
#define FM10000_MAC_LINK_COUNTER_l_RemoteFault   22
#define FM10000_MAC_LINK_COUNTER_h_RemoteFault   31

#define FM10000_PCS_1000BASEX_CFG_b_LsMaskSeenI1orI2 0
#define FM10000_PCS_1000BASEX_CFG_b_DisableCheckEnd 1
#define FM10000_PCS_1000BASEX_CFG_b_IgnoreDisparityError 2
#define FM10000_PCS_1000BASEX_CFG_b_Tx_8b10bDisparityReset 3
#define FM10000_PCS_1000BASEX_CFG_b_Tx_8b10bInjectDisparityErr 4
#define FM10000_PCS_1000BASEX_CFG_b_EnEee        5

#define FM10000_PCS_1000BASEX_RX_STATUS_l_State  0
#define FM10000_PCS_1000BASEX_RX_STATUS_h_State  4
#define FM10000_PCS_1000BASEX_RX_STATUS_b_Rx8b10bCommaDet 5
#define FM10000_PCS_1000BASEX_RX_STATUS_b_Rx8b10bDisparityErr 6
#define FM10000_PCS_1000BASEX_RX_STATUS_b_Rx8b10bOutOfBandErr 7
#define FM10000_PCS_1000BASEX_RX_STATUS_b_DecodeCarrierDetect 8
#define FM10000_PCS_1000BASEX_RX_STATUS_b_CodeSyncStatus 9
#define FM10000_PCS_1000BASEX_RX_STATUS_b_SyncStatus 10
#define FM10000_PCS_1000BASEX_RX_STATUS_b_RxLpiActive 11
#define FM10000_PCS_1000BASEX_RX_STATUS_b_RxQuiet 12
#define FM10000_PCS_1000BASEX_RX_STATUS_b_EnableCgalign 13
#define FM10000_PCS_1000BASEX_RX_STATUS_l_LastBad10bCode 14
#define FM10000_PCS_1000BASEX_RX_STATUS_h_LastBad10bCode 23

#define FM10000_PCS_1000BASEX_TX_STATUS_l_CodeGrpState 0
#define FM10000_PCS_1000BASEX_TX_STATUS_h_CodeGrpState 3
#define FM10000_PCS_1000BASEX_TX_STATUS_l_TxOsetState 4
#define FM10000_PCS_1000BASEX_TX_STATUS_h_TxOsetState 7
#define FM10000_PCS_1000BASEX_TX_STATUS_l_TxOset 8
#define FM10000_PCS_1000BASEX_TX_STATUS_h_TxOset 10
#define FM10000_PCS_1000BASEX_TX_STATUS_l_TxLpiState 11
#define FM10000_PCS_1000BASEX_TX_STATUS_h_TxLpiState 12

#define FM10000_PCS_10GBASER_CFG_b_ScramblerBypass 0
#define FM10000_PCS_10GBASER_CFG_b_DescramblerBypass 1
#define FM10000_PCS_10GBASER_CFG_b_LsMaskSeenI   2
#define FM10000_PCS_10GBASER_CFG_b_LsMaskHiBer   3
#define FM10000_PCS_10GBASER_CFG_b_EnEee         4

#define FM10000_PCS_10GBASER_RX_STATUS_b_RxBlockLock 0
#define FM10000_PCS_10GBASER_RX_STATUS_b_BlockLock 1
#define FM10000_PCS_10GBASER_RX_STATUS_b_HiBer   2
#define FM10000_PCS_10GBASER_RX_STATUS_l_BerCnt  3
#define FM10000_PCS_10GBASER_RX_STATUS_h_BerCnt  10
#define FM10000_PCS_10GBASER_RX_STATUS_b_RxMode  11
#define FM10000_PCS_10GBASER_RX_STATUS_b_RxLpiActive 12
#define FM10000_PCS_10GBASER_RX_STATUS_l_RxLpiState 13
#define FM10000_PCS_10GBASER_RX_STATUS_h_RxLpiState 15

#define FM10000_PCS_10GBASER_TX_STATUS_l_TxState 0
#define FM10000_PCS_10GBASER_TX_STATUS_h_TxState 2
#define FM10000_PCS_10GBASER_TX_STATUS_l_TxMode  3
#define FM10000_PCS_10GBASER_TX_STATUS_h_TxMode  4
#define FM10000_PCS_10GBASER_TX_STATUS_l_TxLpiState 5
#define FM10000_PCS_10GBASER_TX_STATUS_h_TxLpiState 7
#define FM10000_PCS_10GBASER_TX_STATUS_b_GbAlarm 8

#define FM10000_AN_37_CFG_b_MrAnEnable           0
#define FM10000_AN_37_CFG_b_NpEnable             1
#define FM10000_AN_37_CFG_b_ToggleNpLoaded       2

#define FM10000_AN_37_STATUS_l_CurrentLcw        0
#define FM10000_AN_37_STATUS_h_CurrentLcw        15
#define FM10000_AN_37_STATUS_b_MrAnComplete      16
#define FM10000_AN_37_STATUS_l_State             17
#define FM10000_AN_37_STATUS_h_State             20
#define FM10000_AN_37_STATUS_b_AbilityMatch      21
#define FM10000_AN_37_STATUS_b_AcknowledgeMatch  22
#define FM10000_AN_37_STATUS_b_ConsistencyMatch  23
#define FM10000_AN_37_STATUS_b_IdleMatch         24
#define FM10000_AN_37_STATUS_b_LinkTimerDone     25
#define FM10000_AN_37_STATUS_l_Rudi              26
#define FM10000_AN_37_STATUS_h_Rudi              27
#define FM10000_AN_37_STATUS_b_AnSyncStatus      28

#define FM10000_AN_73_CFG_b_MrAutonegEnable      0
#define FM10000_AN_73_CFG_b_IgnoreNonceMatch     1
#define FM10000_AN_73_CFG_b_IncompatibleLink     2
#define FM10000_AN_73_CFG_b_ClrNonceCnt          3
#define FM10000_AN_73_CFG_b_TxNextPageLoaded     4

#define FM10000_SGMII_AN_TIMER_CFG_l_TimeScale   0
#define FM10000_SGMII_AN_TIMER_CFG_h_TimeScale   3
#define FM10000_SGMII_AN_TIMER_CFG_l_LinkTimerTimeout 4
#define FM10000_SGMII_AN_TIMER_CFG_h_LinkTimerTimeout 10

#define FM10000_AN_73_STATUS_l_RxPageCount       0
#define FM10000_AN_73_STATUS_h_RxPageCount       5
#define FM10000_AN_73_STATUS_l_State             6
#define FM10000_AN_73_STATUS_h_State             8
#define FM10000_AN_73_STATUS_l_TxNonce           9
#define FM10000_AN_73_STATUS_h_TxNonce           13
#define FM10000_AN_73_STATUS_b_AbilityMatch      14
#define FM10000_AN_73_STATUS_b_AckNonceMatch     15
#define FM10000_AN_73_STATUS_b_AcknowledgeMatch  16
#define FM10000_AN_73_STATUS_b_AnLinkGood        17
#define FM10000_AN_73_STATUS_b_AnReceiveIdle     18
#define FM10000_AN_73_STATUS_b_BasePage          19
#define FM10000_AN_73_STATUS_b_CompleteAck       20
#define FM10000_AN_73_STATUS_b_ConsistencyMatch  21
#define FM10000_AN_73_STATUS_b_MrAutonegComplete 22
#define FM10000_AN_73_STATUS_b_MrLpAutonegAble   23
#define FM10000_AN_73_STATUS_b_NonceMatch        24
#define FM10000_AN_73_STATUS_b_NpRx              25
#define FM10000_AN_73_STATUS_b_ToggleRx          26
#define FM10000_AN_73_STATUS_b_ToggleTx          27
#define FM10000_AN_73_STATUS_b_TransmitAbility   28
#define FM10000_AN_73_STATUS_b_TransmitAck       29
#define FM10000_AN_73_STATUS_b_TransmitDisable   30

#define FM10000_AN_73_TX_LCW_l_TxLinkCodeWord    0
#define FM10000_AN_73_TX_LCW_h_TxLinkCodeWord    47

#define FM10000_AN_73_RX_LCW_l_AbilityMatchWord  0
#define FM10000_AN_73_RX_LCW_h_AbilityMatchWord  47

#define FM10000_PCSL_CFG_l_SlipTime              0
#define FM10000_PCSL_CFG_h_SlipTime              7
#define FM10000_PCSL_CFG_b_RxBitSlipEnable       8
#define FM10000_PCSL_CFG_b_RxBitSlipInitial      9
#define FM10000_PCSL_CFG_b_RxGbNarrow            10
#define FM10000_PCSL_CFG_b_TxGbNarrow            11

#define FM10000_PCSL_DEBUG_ALARM_b_TxGbAlarm     0
#define FM10000_PCSL_DEBUG_ALARM_b_RxGbAlarm     1
#define FM10000_PCSL_DEBUG_ALARM_b_RxGbHigh      2
#define FM10000_PCSL_DEBUG_ALARM_b_RxFifoFull    3
#define FM10000_PCSL_DEBUG_ALARM_b_RxFifoOverflow 4

#define FM10000_PCSL_DEBUG_STATUS_l_RxPopState   0
#define FM10000_PCSL_DEBUG_STATUS_h_RxPopState   2
#define FM10000_PCSL_DEBUG_STATUS_l_RxFecSyncState 3
#define FM10000_PCSL_DEBUG_STATUS_h_RxFecSyncState 5
#define FM10000_PCSL_DEBUG_STATUS_l_RxCl82AmState 6
#define FM10000_PCSL_DEBUG_STATUS_h_RxCl82AmState 8
#define FM10000_PCSL_DEBUG_STATUS_b_RxLaneActive 9
#define FM10000_PCSL_DEBUG_STATUS_b_Cl49Pcs10gbaserBlockLock 10
#define FM10000_PCSL_DEBUG_STATUS_b_Cl82Pcs40gbaserBlockLock 11
#define FM10000_PCSL_DEBUG_STATUS_b_Cl82Pcs40gbaserAmLock 12
#define FM10000_PCSL_DEBUG_STATUS_b_Cl82Pcs40gbaserAlignStatus 13
#define FM10000_PCSL_DEBUG_STATUS_b_Cl82Pcs100gbaserBlockLock 14
#define FM10000_PCSL_DEBUG_STATUS_b_Cl82Pcs100gbaserAmLock 15
#define FM10000_PCSL_DEBUG_STATUS_b_Cl82Pcs100gbaserAlignStatus 16
#define FM10000_PCSL_DEBUG_STATUS_b_Cl91Pcs100gbaserAmpsLock 17
#define FM10000_PCSL_DEBUG_STATUS_b_Cl91Pcs100gbaserAligned 18

#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTslTime 0
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTslTime 7
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTqlTime 8
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTqlTime 15
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTulTime 16
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTulTime 23
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTqrTime 24
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTqrTime 31
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTwrTime 32
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTwrTime 39
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTwtfTime 40
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTwtfTime 47
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTslUnit 48
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTslUnit 49
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTqlUnit 50
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTqlUnit 51
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTulUnit 52
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTulUnit 53
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTqrUnit 54
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTqrUnit 55
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTwrUnit 56
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTwrUnit 57
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTwtfUnit 58
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTwtfUnit 59
#define FM10000_PCS_1000BASEX_EEE_CFG_b_FilterTrap 60
#define FM10000_PCS_1000BASEX_EEE_CFG_b_LostSignalMaskSignal 61
#define FM10000_PCS_1000BASEX_EEE_CFG_b_LostSignalMaskError 62
#define FM10000_PCS_1000BASEX_EEE_CFG_b_LostSignalMaskSync 63
#define FM10000_PCS_1000BASEX_EEE_CFG_l_Rsrvd105to64 64
#define FM10000_PCS_1000BASEX_EEE_CFG_h_Rsrvd105to64 105

#define FM10000_MP_STATUS_l_ErrorCnt             0
#define FM10000_MP_STATUS_h_ErrorCnt             31

#define FM10000_LANE_CFG_b_EeeHwRxQuiet          0
#define FM10000_LANE_CFG_b_EeeHwTxQuiet          1
#define FM10000_LANE_CFG_b_EeeHwLpiDisable       2
#define FM10000_LANE_CFG_b_RefClockADiv          3
#define FM10000_LANE_CFG_b_RefClockASource       4
#define FM10000_LANE_CFG_b_RefClockBDiv          5
#define FM10000_LANE_CFG_b_RefClockBSource       6
#define FM10000_LANE_CFG_l_ErrWriteTx            7
#define FM10000_LANE_CFG_h_ErrWriteTx            8
#define FM10000_LANE_CFG_l_ErrWriteRx            9
#define FM10000_LANE_CFG_h_ErrWriteRx            10
#define FM10000_LANE_CFG_b_LoopbackRxToTx        11

#define FM10000_LANE_SERDES_CFG_l_CoreToCntl     0
#define FM10000_LANE_SERDES_CFG_h_CoreToCntl     15

#define FM10000_LANE_ENERGY_DETECT_CFG_l_EdOverride 0
#define FM10000_LANE_ENERGY_DETECT_CFG_h_EdOverride 1
#define FM10000_LANE_ENERGY_DETECT_CFG_b_EdMaskRxSignalOk 2
#define FM10000_LANE_ENERGY_DETECT_CFG_b_EdMaskRxRdy 3
#define FM10000_LANE_ENERGY_DETECT_CFG_b_EdMaskRxActivity 4
#define FM10000_LANE_ENERGY_DETECT_CFG_b_EdMaskEnergyDetect 5

#define FM10000_LANE_ACTIVITY_CFG_l_ActTime      0
#define FM10000_LANE_ACTIVITY_CFG_h_ActTime      5
#define FM10000_LANE_ACTIVITY_CFG_b_ActMode      6

#define FM10000_LANE_SIGNAL_DETECT_CFG_l_SdOverride 0
#define FM10000_LANE_SIGNAL_DETECT_CFG_h_SdOverride 1
#define FM10000_LANE_SIGNAL_DETECT_CFG_b_SdMaskRxSignalOk 2
#define FM10000_LANE_SIGNAL_DETECT_CFG_b_SdMaskRxRdy 3
#define FM10000_LANE_SIGNAL_DETECT_CFG_b_SdMaskRxActivity 4
#define FM10000_LANE_SIGNAL_DETECT_CFG_b_SdMaskEnergyDetect 5

#define FM10000_LANE_STATUS_b_RxSignalDetect     0
#define FM10000_LANE_STATUS_b_RxEnergyDetect     1
#define FM10000_LANE_STATUS_b_LoopbackRxToTx     2
#define FM10000_LANE_STATUS_b_TxCdcFifoBistPass  3
#define FM10000_LANE_STATUS_b_TxCdcFifoBistFail  4
#define FM10000_LANE_STATUS_b_RxCdcFifoBistPass  5
#define FM10000_LANE_STATUS_b_RxCdcFifoBistFail  6

#define FM10000_LANE_SERDES_STATUS_l_AnalogToCore 0
#define FM10000_LANE_SERDES_STATUS_h_AnalogToCore 7
#define FM10000_LANE_SERDES_STATUS_l_CoreStatus  8
#define FM10000_LANE_SERDES_STATUS_h_CoreStatus  23
#define FM10000_LANE_SERDES_STATUS_b_RxRdy       24
#define FM10000_LANE_SERDES_STATUS_b_TxRdy       25
#define FM10000_LANE_SERDES_STATUS_b_RxIdleDetect 26
#define FM10000_LANE_SERDES_STATUS_b_RxActivity  27

#define FM10000_SERDES_IM_b_CoreStatus0          0
#define FM10000_SERDES_IM_b_CoreStatus1          1
#define FM10000_SERDES_IM_b_CoreStatus2          2
#define FM10000_SERDES_IM_b_CoreStatus3          3
#define FM10000_SERDES_IM_b_RxSignalOk           4
#define FM10000_SERDES_IM_b_CoreStatus5          5
#define FM10000_SERDES_IM_b_CoreStatus6          6
#define FM10000_SERDES_IM_b_CoreStatus7          7
#define FM10000_SERDES_IM_b_CoreStatus8          8
#define FM10000_SERDES_IM_b_CoreStatus9          9
#define FM10000_SERDES_IM_b_CoreStatus10         10
#define FM10000_SERDES_IM_b_CoreStatus11         11
#define FM10000_SERDES_IM_b_CoreStatus12         12
#define FM10000_SERDES_IM_b_CoreStatus13         13
#define FM10000_SERDES_IM_b_CoreStatus14         14
#define FM10000_SERDES_IM_b_CoreStatus15         15
#define FM10000_SERDES_IM_b_TxRdy                16
#define FM10000_SERDES_IM_b_RxEnergyDetect       17
#define FM10000_SERDES_IM_b_RxSignalDetect       18
#define FM10000_SERDES_IM_b_RxRdy                19
#define FM10000_SERDES_IM_b_RxActivity           20
#define FM10000_SERDES_IM_b_RxIdleDetect         21
#define FM10000_SERDES_IM_b_SaiComplete          22
#define FM10000_SERDES_IM_b_SaiRequestError      23
#define FM10000_SERDES_IM_b_TxCdcFifoUErr        24
#define FM10000_SERDES_IM_b_TxCdcFifoError       25
#define FM10000_SERDES_IM_b_RxCdcFifoUErr        26
#define FM10000_SERDES_IM_b_RxCdcFifoError       27
#define FM10000_SERDES_IM_b_SlipRequest          28
#define FM10000_SERDES_IM_b_AnalogIp             29

#define FM10000_SERDES_IP_b_CoreStatus0          0
#define FM10000_SERDES_IP_b_CoreStatus1          1
#define FM10000_SERDES_IP_b_CoreStatus2          2
#define FM10000_SERDES_IP_b_CoreStatus3          3
#define FM10000_SERDES_IP_b_RxSignalOk           4
#define FM10000_SERDES_IP_b_CoreStatus5          5
#define FM10000_SERDES_IP_b_CoreStatus6          6
#define FM10000_SERDES_IP_b_CoreStatus7          7
#define FM10000_SERDES_IP_b_CoreStatus8          8
#define FM10000_SERDES_IP_b_CoreStatus9          9
#define FM10000_SERDES_IP_b_CoreStatus10         10
#define FM10000_SERDES_IP_b_CoreStatus11         11
#define FM10000_SERDES_IP_b_CoreStatus12         12
#define FM10000_SERDES_IP_b_CoreStatus13         13
#define FM10000_SERDES_IP_b_CoreStatus14         14
#define FM10000_SERDES_IP_b_CoreStatus15         15
#define FM10000_SERDES_IP_b_TxRdy                16
#define FM10000_SERDES_IP_b_RxEnergyDetect       17
#define FM10000_SERDES_IP_b_RxSignalDetect       18
#define FM10000_SERDES_IP_b_RxRdy                19
#define FM10000_SERDES_IP_b_RxActivity           20
#define FM10000_SERDES_IP_b_RxIdleDetect         21
#define FM10000_SERDES_IP_b_SaiComplete          22
#define FM10000_SERDES_IP_b_SaiRequestError      23
#define FM10000_SERDES_IP_b_TxCdcFifoUErr        24
#define FM10000_SERDES_IP_b_TxCdcFifoError       25
#define FM10000_SERDES_IP_b_RxCdcFifoUErr        26
#define FM10000_SERDES_IP_b_RxCdcFifoError       27
#define FM10000_SERDES_IP_b_SlipRequest          28
#define FM10000_SERDES_IP_b_AnalogIp             29

#define FM10000_LANE_ANALOG_IM_b_AnalogToCore0   0
#define FM10000_LANE_ANALOG_IM_b_AnalogToCore1   1
#define FM10000_LANE_ANALOG_IM_b_AnalogToCore2   2
#define FM10000_LANE_ANALOG_IM_b_AnalogToCore3   3
#define FM10000_LANE_ANALOG_IM_b_AnalogToCore4   4
#define FM10000_LANE_ANALOG_IM_b_AnalogToCore5   5
#define FM10000_LANE_ANALOG_IM_b_AnalogToCore6   6
#define FM10000_LANE_ANALOG_IM_b_AnalogToCore7   7

#define FM10000_LANE_ANALOG_IP_b_AnalogToCore0   0
#define FM10000_LANE_ANALOG_IP_b_AnalogToCore1   1
#define FM10000_LANE_ANALOG_IP_b_AnalogToCore2   2
#define FM10000_LANE_ANALOG_IP_b_AnalogToCore3   3
#define FM10000_LANE_ANALOG_IP_b_AnalogToCore4   4
#define FM10000_LANE_ANALOG_IP_b_AnalogToCore5   5
#define FM10000_LANE_ANALOG_IP_b_AnalogToCore6   6
#define FM10000_LANE_ANALOG_IP_b_AnalogToCore7   7

#define FM10000_LANE_SAI_CFG_l_Code              0
#define FM10000_LANE_SAI_CFG_h_Code              15
#define FM10000_LANE_SAI_CFG_l_Data              16
#define FM10000_LANE_SAI_CFG_h_Data              31
#define FM10000_LANE_SAI_CFG_l_ResultPattern     32
#define FM10000_LANE_SAI_CFG_h_ResultPattern     47
#define FM10000_LANE_SAI_CFG_l_ResultMode        48
#define FM10000_LANE_SAI_CFG_h_ResultMode        49
#define FM10000_LANE_SAI_CFG_b_Request           50

#define FM10000_LANE_SAI_STATUS_l_Result         0
#define FM10000_LANE_SAI_STATUS_h_Result         15
#define FM10000_LANE_SAI_STATUS_b_Complete       16
#define FM10000_LANE_SAI_STATUS_b_AccessRequest  17
#define FM10000_LANE_SAI_STATUS_b_InProgress     18
#define FM10000_LANE_SAI_STATUS_b_Busy           19
#define FM10000_LANE_SAI_STATUS_b_RequestError   20

#define FM10000_EPL_DEBUG_PC_A2S_0_CFG_l_Mode    0
#define FM10000_EPL_DEBUG_PC_A2S_0_CFG_h_Mode    1
#define FM10000_EPL_DEBUG_PC_A2S_0_CFG_b_VeMuxSel 2
#define FM10000_EPL_DEBUG_PC_A2S_0_CFG_l_CntCase 3
#define FM10000_EPL_DEBUG_PC_A2S_0_CFG_h_CntCase 5

#define FM10000_EPL_DEBUG_PC_A2S_1_CFG_l_Mode    0
#define FM10000_EPL_DEBUG_PC_A2S_1_CFG_h_Mode    1
#define FM10000_EPL_DEBUG_PC_A2S_1_CFG_b_VeMuxSel 2
#define FM10000_EPL_DEBUG_PC_A2S_1_CFG_l_CntCase 3
#define FM10000_EPL_DEBUG_PC_A2S_1_CFG_h_CntCase 5

#define FM10000_EPL_DEBUG_PC_A2S_TOKS_0_b_NTokens 0

#define FM10000_EPL_DEBUG_PC_A2S_TOKS_1_b_NTokens 0

#define FM10000_EPL_DEBUG_PC_A2S_CNTR_0_l_Count  0
#define FM10000_EPL_DEBUG_PC_A2S_CNTR_0_h_Count  3

#define FM10000_EPL_DEBUG_PC_A2S_CNTR_1_l_Count  0
#define FM10000_EPL_DEBUG_PC_A2S_CNTR_1_h_Count  3

#define FM10000_EPL_DEBUG_PC_A2S_DATA_0_l_Data   0
#define FM10000_EPL_DEBUG_PC_A2S_DATA_0_h_Data   19

#define FM10000_EPL_DEBUG_PC_A2S_DATA_1_l_Data   0
#define FM10000_EPL_DEBUG_PC_A2S_DATA_1_h_Data   19

#define FM10000_EPL_DEBUG_PC_S2A_0_CFG_l_Mode    0
#define FM10000_EPL_DEBUG_PC_S2A_0_CFG_h_Mode    1
#define FM10000_EPL_DEBUG_PC_S2A_0_CFG_b_VeMuxSel 2
#define FM10000_EPL_DEBUG_PC_S2A_0_CFG_l_CntCase 3
#define FM10000_EPL_DEBUG_PC_S2A_0_CFG_h_CntCase 5

#define FM10000_EPL_DEBUG_PC_S2A_1_CFG_l_Mode    0
#define FM10000_EPL_DEBUG_PC_S2A_1_CFG_h_Mode    1
#define FM10000_EPL_DEBUG_PC_S2A_1_CFG_b_VeMuxSel 2
#define FM10000_EPL_DEBUG_PC_S2A_1_CFG_l_CntCase 3
#define FM10000_EPL_DEBUG_PC_S2A_1_CFG_h_CntCase 5

#define FM10000_EPL_DEBUG_PC_S2A_TOKS_0_b_NTokens 0

#define FM10000_EPL_DEBUG_PC_S2A_TOKS_1_b_NTokens 0

#define FM10000_EPL_DEBUG_PC_S2A_CNTR_0_l_Count  0
#define FM10000_EPL_DEBUG_PC_S2A_CNTR_0_h_Count  3

#define FM10000_EPL_DEBUG_PC_S2A_CNTR_1_l_Count  0
#define FM10000_EPL_DEBUG_PC_S2A_CNTR_1_h_Count  3

#define FM10000_EPL_DEBUG_PC_S2A_DATA_0_l_Data   0
#define FM10000_EPL_DEBUG_PC_S2A_DATA_0_h_Data   19

#define FM10000_EPL_DEBUG_PC_S2A_DATA_1_l_Data   0
#define FM10000_EPL_DEBUG_PC_S2A_DATA_1_h_Data   19

#define FM10000_EPL_IP_l_AnPortInterrupt         0
#define FM10000_EPL_IP_h_AnPortInterrupt         3
#define FM10000_EPL_IP_l_LinkPortInterrupt       4
#define FM10000_EPL_IP_h_LinkPortInterrupt       7
#define FM10000_EPL_IP_l_SerdesInterrupt         8
#define FM10000_EPL_IP_h_SerdesInterrupt         11
#define FM10000_EPL_IP_b_ErrorInterrupt          12

#define FM10000_EPL_ERROR_IP_b_JitterFifoUErrP0  0
#define FM10000_EPL_ERROR_IP_b_JitterFifoCErrP0  1
#define FM10000_EPL_ERROR_IP_b_JitterFifoUErrP1  2
#define FM10000_EPL_ERROR_IP_b_JitterFifoCErrP1  3
#define FM10000_EPL_ERROR_IP_b_JitterFifoUErrP2  4
#define FM10000_EPL_ERROR_IP_b_JitterFifoCErrP2  5
#define FM10000_EPL_ERROR_IP_b_JitterFifoUErrP3  6
#define FM10000_EPL_ERROR_IP_b_JitterFifoCErrP3  7
#define FM10000_EPL_ERROR_IP_b_RsSafFifoUErr     8

#define FM10000_EPL_ERROR_IM_b_JitterFifoUErrP0  0
#define FM10000_EPL_ERROR_IM_b_JitterFifoCErrP0  1
#define FM10000_EPL_ERROR_IM_b_JitterFifoUErrP1  2
#define FM10000_EPL_ERROR_IM_b_JitterFifoCErrP1  3
#define FM10000_EPL_ERROR_IM_b_JitterFifoUErrP2  4
#define FM10000_EPL_ERROR_IM_b_JitterFifoCErrP2  5
#define FM10000_EPL_ERROR_IM_b_JitterFifoUErrP3  6
#define FM10000_EPL_ERROR_IM_b_JitterFifoCErrP3  7
#define FM10000_EPL_ERROR_IM_b_RsSafFifoUErr     8

#define FM10000_EPL_BIST_STATUS_l_JitterFifoBistPass 0
#define FM10000_EPL_BIST_STATUS_h_JitterFifoBistPass 3
#define FM10000_EPL_BIST_STATUS_l_JitterFifoBistFail 4
#define FM10000_EPL_BIST_STATUS_h_JitterFifoBistFail 7
#define FM10000_EPL_BIST_STATUS_b_RsSafFifoBistPass 8
#define FM10000_EPL_BIST_STATUS_b_RsSafFifoBistFail 9

#define FM10000_EPL_CFG_A_b_SpeedUp              0
#define FM10000_EPL_CFG_A_l_Timeout              1
#define FM10000_EPL_CFG_A_h_Timeout              6
#define FM10000_EPL_CFG_A_b_Active_0             7
#define FM10000_EPL_CFG_A_b_Active_1             8
#define FM10000_EPL_CFG_A_b_Active_2             9
#define FM10000_EPL_CFG_A_b_Active_3             10
#define FM10000_EPL_CFG_A_l_SkewTolerance        11
#define FM10000_EPL_CFG_A_h_SkewTolerance        16
#define FM10000_EPL_CFG_A_l_Active               7
#define FM10000_EPL_CFG_A_h_Active               10
#define FM10000_EPL_CFG_A_s_Active               1

#define FM10000_EPL_CFG_B_l_Port0PcsSel          0
#define FM10000_EPL_CFG_B_h_Port0PcsSel          3
#define FM10000_EPL_CFG_B_l_Port1PcsSel          4
#define FM10000_EPL_CFG_B_h_Port1PcsSel          7
#define FM10000_EPL_CFG_B_l_Port2PcsSel          8
#define FM10000_EPL_CFG_B_h_Port2PcsSel          11
#define FM10000_EPL_CFG_B_l_Port3PcsSel          12
#define FM10000_EPL_CFG_B_h_Port3PcsSel          15
#define FM10000_EPL_CFG_B_l_QplMode              16
#define FM10000_EPL_CFG_B_h_QplMode              18

#define FM10000_EPL_LED_STATUS_b_Port0Reset      0
#define FM10000_EPL_LED_STATUS_b_Port0LinkUp     1
#define FM10000_EPL_LED_STATUS_b_Port0LocalFault 2
#define FM10000_EPL_LED_STATUS_b_Port0RemoteFault 3
#define FM10000_EPL_LED_STATUS_b_Port0Transmitting 4
#define FM10000_EPL_LED_STATUS_b_Port0Receiving  5
#define FM10000_EPL_LED_STATUS_b_Port1Reset      6
#define FM10000_EPL_LED_STATUS_b_Port1LinkUp     7
#define FM10000_EPL_LED_STATUS_b_Port1LocalFault 8
#define FM10000_EPL_LED_STATUS_b_Port1RemoteFault 9
#define FM10000_EPL_LED_STATUS_b_Port1Transmitting 10
#define FM10000_EPL_LED_STATUS_b_Port1Receiving  11
#define FM10000_EPL_LED_STATUS_b_Port2Reset      12
#define FM10000_EPL_LED_STATUS_b_Port2LinkUp     13
#define FM10000_EPL_LED_STATUS_b_Port2LocalFault 14
#define FM10000_EPL_LED_STATUS_b_Port2RemoteFault 15
#define FM10000_EPL_LED_STATUS_b_Port2Transmitting 16
#define FM10000_EPL_LED_STATUS_b_Port2Receiving  17
#define FM10000_EPL_LED_STATUS_b_Port3Reset      18
#define FM10000_EPL_LED_STATUS_b_Port3LinkUp     19
#define FM10000_EPL_LED_STATUS_b_Port3LocalFault 20
#define FM10000_EPL_LED_STATUS_b_Port3RemoteFault 21
#define FM10000_EPL_LED_STATUS_b_Port3Transmitting 22
#define FM10000_EPL_LED_STATUS_b_Port3Receiving  23

#define FM10000_EPL_FIFO_ERROR_STATUS_b_TxFifoErrorA 0
#define FM10000_EPL_FIFO_ERROR_STATUS_b_TxFifoErrorB 1
#define FM10000_EPL_FIFO_ERROR_STATUS_b_TxFifoErrorC 2
#define FM10000_EPL_FIFO_ERROR_STATUS_b_TxFifoErrorD 3
#define FM10000_EPL_FIFO_ERROR_STATUS_b_RxFifoErrorA 4
#define FM10000_EPL_FIFO_ERROR_STATUS_b_RxFifoErrorB 5
#define FM10000_EPL_FIFO_ERROR_STATUS_b_RxFifoErrorC 6
#define FM10000_EPL_FIFO_ERROR_STATUS_b_RxFifoErrorD 7

#define FM10000_EPL_TX_FIFO_RD_STATUS_l_ReadPtrA 0
#define FM10000_EPL_TX_FIFO_RD_STATUS_h_ReadPtrA 3
#define FM10000_EPL_TX_FIFO_RD_STATUS_l_ReadPtrB 4
#define FM10000_EPL_TX_FIFO_RD_STATUS_h_ReadPtrB 7
#define FM10000_EPL_TX_FIFO_RD_STATUS_l_ReadPtrC 8
#define FM10000_EPL_TX_FIFO_RD_STATUS_h_ReadPtrC 11
#define FM10000_EPL_TX_FIFO_RD_STATUS_l_ReadPtrD 12
#define FM10000_EPL_TX_FIFO_RD_STATUS_h_ReadPtrD 15

#define FM10000_EPL_TX_FIFO_WR_STATUS_l_WritePtrA 0
#define FM10000_EPL_TX_FIFO_WR_STATUS_h_WritePtrA 3
#define FM10000_EPL_TX_FIFO_WR_STATUS_l_WritePtrB 4
#define FM10000_EPL_TX_FIFO_WR_STATUS_h_WritePtrB 7
#define FM10000_EPL_TX_FIFO_WR_STATUS_l_WritePtrC 8
#define FM10000_EPL_TX_FIFO_WR_STATUS_h_WritePtrC 11
#define FM10000_EPL_TX_FIFO_WR_STATUS_l_WritePtrD 12
#define FM10000_EPL_TX_FIFO_WR_STATUS_h_WritePtrD 15

#define FM10000_EPL_TX_FIFO_A_STATUS_l_ReadPtrA  0
#define FM10000_EPL_TX_FIFO_A_STATUS_h_ReadPtrA  3
#define FM10000_EPL_TX_FIFO_A_STATUS_l_WritePtrA 4
#define FM10000_EPL_TX_FIFO_A_STATUS_h_WritePtrA 7

#define FM10000_EPL_TX_FIFO_B_STATUS_l_ReadPtrB  0
#define FM10000_EPL_TX_FIFO_B_STATUS_h_ReadPtrB  3
#define FM10000_EPL_TX_FIFO_B_STATUS_l_WritePtrB 4
#define FM10000_EPL_TX_FIFO_B_STATUS_h_WritePtrB 7

#define FM10000_EPL_TX_FIFO_C_STATUS_l_ReadPtrC  0
#define FM10000_EPL_TX_FIFO_C_STATUS_h_ReadPtrC  3
#define FM10000_EPL_TX_FIFO_C_STATUS_l_WritePtrC 4
#define FM10000_EPL_TX_FIFO_C_STATUS_h_WritePtrC 7

#define FM10000_EPL_TX_FIFO_D_STATUS_l_ReadPtrD  0
#define FM10000_EPL_TX_FIFO_D_STATUS_h_ReadPtrD  3
#define FM10000_EPL_TX_FIFO_D_STATUS_l_WritePtrD 4
#define FM10000_EPL_TX_FIFO_D_STATUS_h_WritePtrD 7

#define FM10000_EPL_RX_FIFO_RD_STATUS_l_ReadPtrA 0
#define FM10000_EPL_RX_FIFO_RD_STATUS_h_ReadPtrA 6
#define FM10000_EPL_RX_FIFO_RD_STATUS_l_ReadPtrB 7
#define FM10000_EPL_RX_FIFO_RD_STATUS_h_ReadPtrB 13
#define FM10000_EPL_RX_FIFO_RD_STATUS_l_ReadPtrC 14
#define FM10000_EPL_RX_FIFO_RD_STATUS_h_ReadPtrC 20
#define FM10000_EPL_RX_FIFO_RD_STATUS_l_ReadPtrD 21
#define FM10000_EPL_RX_FIFO_RD_STATUS_h_ReadPtrD 27

#define FM10000_EPL_RX_FIFO_WR_STATUS_l_WritePtrA 0
#define FM10000_EPL_RX_FIFO_WR_STATUS_h_WritePtrA 6
#define FM10000_EPL_RX_FIFO_WR_STATUS_l_WritePtrB 7
#define FM10000_EPL_RX_FIFO_WR_STATUS_h_WritePtrB 13
#define FM10000_EPL_RX_FIFO_WR_STATUS_l_WritePtrC 14
#define FM10000_EPL_RX_FIFO_WR_STATUS_h_WritePtrC 20
#define FM10000_EPL_RX_FIFO_WR_STATUS_l_WritePtrD 21
#define FM10000_EPL_RX_FIFO_WR_STATUS_h_WritePtrD 27

#define FM10000_EPL_RX_FIFO_A_STATUS_l_ReadPtrA  0
#define FM10000_EPL_RX_FIFO_A_STATUS_h_ReadPtrA  6
#define FM10000_EPL_RX_FIFO_A_STATUS_l_WritePtrA 7
#define FM10000_EPL_RX_FIFO_A_STATUS_h_WritePtrA 13

#define FM10000_EPL_RX_FIFO_B_STATUS_l_ReadPtrB  0
#define FM10000_EPL_RX_FIFO_B_STATUS_h_ReadPtrB  6
#define FM10000_EPL_RX_FIFO_B_STATUS_l_WritePtrB 7
#define FM10000_EPL_RX_FIFO_B_STATUS_h_WritePtrB 13

#define FM10000_EPL_RX_FIFO_C_STATUS_l_ReadPtrC  0
#define FM10000_EPL_RX_FIFO_C_STATUS_h_ReadPtrC  6
#define FM10000_EPL_RX_FIFO_C_STATUS_l_WritePtrC 7
#define FM10000_EPL_RX_FIFO_C_STATUS_h_WritePtrC 13

#define FM10000_EPL_RX_FIFO_D_STATUS_l_ReadPtrD  0
#define FM10000_EPL_RX_FIFO_D_STATUS_h_ReadPtrD  6
#define FM10000_EPL_RX_FIFO_D_STATUS_l_WritePtrD 7
#define FM10000_EPL_RX_FIFO_D_STATUS_h_WritePtrD 13

#define FM10000_PCS_ML_BASER_CFG_l_AmTimeout     0
#define FM10000_PCS_ML_BASER_CFG_h_AmTimeout     15
#define FM10000_PCS_ML_BASER_CFG_b_AmSoonEn      16
#define FM10000_PCS_ML_BASER_CFG_l_Lane0Sel      17
#define FM10000_PCS_ML_BASER_CFG_h_Lane0Sel      18
#define FM10000_PCS_ML_BASER_CFG_l_Lane1Sel      19
#define FM10000_PCS_ML_BASER_CFG_h_Lane1Sel      20
#define FM10000_PCS_ML_BASER_CFG_l_Lane2Sel      21
#define FM10000_PCS_ML_BASER_CFG_h_Lane2Sel      22
#define FM10000_PCS_ML_BASER_CFG_l_Lane3Sel      23
#define FM10000_PCS_ML_BASER_CFG_h_Lane3Sel      24
#define FM10000_PCS_ML_BASER_CFG_b_ManualLaneSel 25
#define FM10000_PCS_ML_BASER_CFG_b_ScramblerBypass 26
#define FM10000_PCS_ML_BASER_CFG_b_DescramblerBypass 27
#define FM10000_PCS_ML_BASER_CFG_b_UseCl91Align  28
#define FM10000_PCS_ML_BASER_CFG_b_LsMaskSeenI   29
#define FM10000_PCS_ML_BASER_CFG_b_LsMaskHiBer   30

#define FM10000_PCS_ML_BASER_RX_STATUS_l_MapLaneA 0
#define FM10000_PCS_ML_BASER_RX_STATUS_h_MapLaneA 1
#define FM10000_PCS_ML_BASER_RX_STATUS_l_MapLaneB 2
#define FM10000_PCS_ML_BASER_RX_STATUS_h_MapLaneB 3
#define FM10000_PCS_ML_BASER_RX_STATUS_l_MapLaneC 4
#define FM10000_PCS_ML_BASER_RX_STATUS_h_MapLaneC 5
#define FM10000_PCS_ML_BASER_RX_STATUS_l_MapLaneD 6
#define FM10000_PCS_ML_BASER_RX_STATUS_h_MapLaneD 7
#define FM10000_PCS_ML_BASER_RX_STATUS_b_BlockLockLaneA 8
#define FM10000_PCS_ML_BASER_RX_STATUS_b_BlockLockLaneB 9
#define FM10000_PCS_ML_BASER_RX_STATUS_b_BlockLockLaneC 10
#define FM10000_PCS_ML_BASER_RX_STATUS_b_BlockLockLaneD 11
#define FM10000_PCS_ML_BASER_RX_STATUS_l_BerCnt  12
#define FM10000_PCS_ML_BASER_RX_STATUS_h_BerCnt  19
#define FM10000_PCS_ML_BASER_RX_STATUS_b_HiBer   20
#define FM10000_PCS_ML_BASER_RX_STATUS_b_AlignStatus 21
#define FM10000_PCS_ML_BASER_RX_STATUS_b_AmLockLaneA 22
#define FM10000_PCS_ML_BASER_RX_STATUS_b_AmLockLaneB 23
#define FM10000_PCS_ML_BASER_RX_STATUS_b_AmLockLaneC 24
#define FM10000_PCS_ML_BASER_RX_STATUS_b_AmLockLaneD 25

#define FM10000_PCS_ML_ALARM_b_RsRxGbAlarm       0
#define FM10000_PCS_ML_ALARM_b_RsTxGbAlarm       1
#define FM10000_PCS_ML_ALARM_b_Cl91HiSer         2

#define FM10000_PCS_100GBASER_BIP_0_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_0_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_1_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_1_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_2_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_2_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_3_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_3_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_4_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_4_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_5_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_5_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_6_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_6_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_7_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_7_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_8_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_8_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_9_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_9_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_10_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_10_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_11_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_11_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_12_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_12_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_13_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_13_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_14_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_14_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_15_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_15_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_16_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_16_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_17_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_17_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_18_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_18_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BIP_19_l_BipErrorCount 0
#define FM10000_PCS_100GBASER_BIP_19_h_BipErrorCount 15

#define FM10000_PCS_100GBASER_BLOCK_LOCK_l_BlockLock 0
#define FM10000_PCS_100GBASER_BLOCK_LOCK_h_BlockLock 19

#define FM10000_PCS_100GBASER_AMPS_LOCK_l_AmpsLock 0
#define FM10000_PCS_100GBASER_AMPS_LOCK_h_AmpsLock 19

#define FM10000_RS_FEC_UNCORRECTED_l_UncorrectedCwCount 0
#define FM10000_RS_FEC_UNCORRECTED_h_UncorrectedCwCount 31

#define FM10000_RS_FEC_CFG_l_ErrWrite            0
#define FM10000_RS_FEC_CFG_h_ErrWrite            1
#define FM10000_RS_FEC_CFG_l_AmCounter           2
#define FM10000_RS_FEC_CFG_h_AmCounter           19
#define FM10000_RS_FEC_CFG_l_HiSerK              20
#define FM10000_RS_FEC_CFG_h_HiSerK              31
#define FM10000_RS_FEC_CFG_l_SerErrorInjectTime  32
#define FM10000_RS_FEC_CFG_h_SerErrorInjectTime  39
#define FM10000_RS_FEC_CFG_b_EnableInbandSer     40
#define FM10000_RS_FEC_CFG_b_EnableSaf           41
#define FM10000_RS_FEC_CFG_b_ErrorAbility        42
#define FM10000_RS_FEC_CFG_b_RestartLock         43
#define FM10000_RS_FEC_CFG_b_MaskSmRestartLock   44
#define FM10000_RS_FEC_CFG_b_MaskAligned         45

#define FM10000_RS_FEC_STATUS_b_HiSer            0
#define FM10000_RS_FEC_STATUS_b_HiSerCorrupt     1
#define FM10000_RS_FEC_STATUS_b_AlignStatus      2
#define FM10000_RS_FEC_STATUS_l_FecAlignState    3
#define FM10000_RS_FEC_STATUS_h_FecAlignState    5

#define FM10000_EPL_SYSTIME_l_CurrentTime        0
#define FM10000_EPL_SYSTIME_h_CurrentTime        31

#define FM10000_EPL_SYSTIME0_l_Time0             0
#define FM10000_EPL_SYSTIME0_h_Time0             31

#define FM10000_EPL_SYSTIME_CFG_l_Step           0
#define FM10000_EPL_SYSTIME_CFG_h_Step           3

#define FM10000_EPL_DEBUG_TX_PC_l_TxPcE          0
#define FM10000_EPL_DEBUG_TX_PC_h_TxPcE          7
#define FM10000_EPL_DEBUG_TX_PC_l_TxPcV          8
#define FM10000_EPL_DEBUG_TX_PC_h_TxPcV          15
#define FM10000_EPL_DEBUG_TX_PC_b_TxAlt          16

#define FM10000_EPL_DEBUG_RX_PC_l_RxPcE          0
#define FM10000_EPL_DEBUG_RX_PC_h_RxPcE          7
#define FM10000_EPL_DEBUG_RX_PC_l_RxPcV          8
#define FM10000_EPL_DEBUG_RX_PC_h_RxPcV          15
#define FM10000_EPL_DEBUG_RX_PC_l_RxAlt          16
#define FM10000_EPL_DEBUG_RX_PC_h_RxAlt          19

#define FM10000_EPL_DEBUG_TX_FIFO_l_LFcsRecordEs 0
#define FM10000_EPL_DEBUG_TX_FIFO_h_LFcsRecordEs 3
#define FM10000_EPL_DEBUG_TX_FIFO_l_LFcsRecordVs 4
#define FM10000_EPL_DEBUG_TX_FIFO_h_LFcsRecordVs 7
#define FM10000_EPL_DEBUG_TX_FIFO_l_RFcsRecordEs 8
#define FM10000_EPL_DEBUG_TX_FIFO_h_RFcsRecordEs 11
#define FM10000_EPL_DEBUG_TX_FIFO_l_RFcsRecordVs 12
#define FM10000_EPL_DEBUG_TX_FIFO_h_RFcsRecordVs 15
#define FM10000_EPL_DEBUG_TX_FIFO_l_LPcEs        16
#define FM10000_EPL_DEBUG_TX_FIFO_h_LPcEs        19
#define FM10000_EPL_DEBUG_TX_FIFO_l_LPcVs        20
#define FM10000_EPL_DEBUG_TX_FIFO_h_LPcVs        23
#define FM10000_EPL_DEBUG_TX_FIFO_l_RPcEs        24
#define FM10000_EPL_DEBUG_TX_FIFO_h_RPcEs        27
#define FM10000_EPL_DEBUG_TX_FIFO_l_RPcVs        28
#define FM10000_EPL_DEBUG_TX_FIFO_h_RPcVs        31
#define FM10000_EPL_DEBUG_TX_FIFO_l_SlHaveTails  32
#define FM10000_EPL_DEBUG_TX_FIFO_h_SlHaveTails  35
#define FM10000_EPL_DEBUG_TX_FIFO_l_SlStartOks   36
#define FM10000_EPL_DEBUG_TX_FIFO_h_SlStartOks   39
#define FM10000_EPL_DEBUG_TX_FIFO_l_Jf3Depth     40
#define FM10000_EPL_DEBUG_TX_FIFO_h_Jf3Depth     45
#define FM10000_EPL_DEBUG_TX_FIFO_l_Jf2Depth     46
#define FM10000_EPL_DEBUG_TX_FIFO_h_Jf2Depth     51
#define FM10000_EPL_DEBUG_TX_FIFO_l_Jf1Depth     52
#define FM10000_EPL_DEBUG_TX_FIFO_h_Jf1Depth     57
#define FM10000_EPL_DEBUG_TX_FIFO_l_Jf0Depth     58
#define FM10000_EPL_DEBUG_TX_FIFO_h_Jf0Depth     63
#define FM10000_EPL_DEBUG_TX_FIFO_l_CrcFifoFulls 64
#define FM10000_EPL_DEBUG_TX_FIFO_h_CrcFifoFulls 67
#define FM10000_EPL_DEBUG_TX_FIFO_l_LWpcEs       68
#define FM10000_EPL_DEBUG_TX_FIFO_h_LWpcEs       69
#define FM10000_EPL_DEBUG_TX_FIFO_l_LWpcVs       70
#define FM10000_EPL_DEBUG_TX_FIFO_h_LWpcVs       71
#define FM10000_EPL_DEBUG_TX_FIFO_l_RWpcEs       72
#define FM10000_EPL_DEBUG_TX_FIFO_h_RWpcEs       73
#define FM10000_EPL_DEBUG_TX_FIFO_l_RWpcVs       74
#define FM10000_EPL_DEBUG_TX_FIFO_h_RWpcVs       75
#define FM10000_EPL_DEBUG_TX_FIFO_b_LWpFcsRecordE 76
#define FM10000_EPL_DEBUG_TX_FIFO_b_LWpFcsRecordV 77
#define FM10000_EPL_DEBUG_TX_FIFO_b_RWpFcsRecordE 78
#define FM10000_EPL_DEBUG_TX_FIFO_b_RWpFcsRecordV 79
#define FM10000_EPL_DEBUG_TX_FIFO_l_MlHaveTails  80
#define FM10000_EPL_DEBUG_TX_FIFO_h_MlHaveTails  81
#define FM10000_EPL_DEBUG_TX_FIFO_l_MlStartOks   82
#define FM10000_EPL_DEBUG_TX_FIFO_h_MlStartOks   83

#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_l_fcsRecords 0
#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_h_fcsRecords 3
#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_l_Pcs     4
#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_h_Pcs     7
#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_l_Wps     8
#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_h_Wps     9
#define FM10000_EPL_DEBUG_TX_FIFO_FLOW_b_MlFcsRecord 10

#define FM10000_EPL_DEBUG_TX_FIFO_CFG_b_MonEn    0
#define FM10000_EPL_DEBUG_TX_FIFO_CFG_b_VeMuxSel 1
#define FM10000_EPL_DEBUG_TX_FIFO_CFG_l_CntCase  2
#define FM10000_EPL_DEBUG_TX_FIFO_CFG_h_CntCase  4

#define FM10000_EPL_DEBUG_CDC_MON_CTRL_b_CdcMonEn 0

#define FM10000_EPL_DEBUG_INTR_CFG_l_Mode        0
#define FM10000_EPL_DEBUG_INTR_CFG_h_Mode        1
#define FM10000_EPL_DEBUG_INTR_CFG_b_VeMuxSel    2
#define FM10000_EPL_DEBUG_INTR_CFG_l_CntCase     3
#define FM10000_EPL_DEBUG_INTR_CFG_h_CntCase     5

#define FM10000_EPL_DEBUG_INTR_TOKS_b_NTokens    0

#define FM10000_EPL_DEBUG_INTR_CNTR_l_Count      0
#define FM10000_EPL_DEBUG_INTR_CNTR_h_Count      3

#define FM10000_EPL_DEBUG_INTR_DATA_b_Data       0

#define FM10000_PLL_EPL_CTRL_b_Nreset            0
#define FM10000_PLL_EPL_CTRL_b_Enable            1
#define FM10000_PLL_EPL_CTRL_b_Halt              2
#define FM10000_PLL_EPL_CTRL_l_RefDiv            3
#define FM10000_PLL_EPL_CTRL_h_RefDiv            8
#define FM10000_PLL_EPL_CTRL_b_FbDiv4            9
#define FM10000_PLL_EPL_CTRL_l_FbDiv255          10
#define FM10000_PLL_EPL_CTRL_h_FbDiv255          17
#define FM10000_PLL_EPL_CTRL_l_OutDiv            18
#define FM10000_PLL_EPL_CTRL_h_OutDiv            23
#define FM10000_PLL_EPL_CTRL_l_OutMuxSel         24
#define FM10000_PLL_EPL_CTRL_h_OutMuxSel         26

#define FM10000_PLL_EPL_STAT_b_PllLocked         0
#define FM10000_PLL_EPL_STAT_b_PllFreqChange     1
#define FM10000_PLL_EPL_STAT_l_MiscCtrl          2
#define FM10000_PLL_EPL_STAT_h_MiscCtrl          9

#define FM10000_PLL_FABRIC_CTRL_b_Nreset         0
#define FM10000_PLL_FABRIC_CTRL_b_Enable         1
#define FM10000_PLL_FABRIC_CTRL_b_Halt           2
#define FM10000_PLL_FABRIC_CTRL_l_RefDiv         3
#define FM10000_PLL_FABRIC_CTRL_h_RefDiv         8
#define FM10000_PLL_FABRIC_CTRL_b_FbDiv4         9
#define FM10000_PLL_FABRIC_CTRL_l_FbDiv255       10
#define FM10000_PLL_FABRIC_CTRL_h_FbDiv255       17
#define FM10000_PLL_FABRIC_CTRL_l_OutDiv         18
#define FM10000_PLL_FABRIC_CTRL_h_OutDiv         23
#define FM10000_PLL_FABRIC_CTRL_l_OutMuxSel      24
#define FM10000_PLL_FABRIC_CTRL_h_OutMuxSel      26

#define FM10000_PLL_FABRIC_STAT_b_PllLocked      0
#define FM10000_PLL_FABRIC_STAT_b_PllFreqChange  1
#define FM10000_PLL_FABRIC_STAT_l_MiscCtrl       2
#define FM10000_PLL_FABRIC_STAT_h_MiscCtrl       9

#define FM10000_PLL_FABRIC_LOCK_l_FeatureCode    0
#define FM10000_PLL_FABRIC_LOCK_h_FeatureCode    3
#define FM10000_PLL_FABRIC_LOCK_l_FreqSel        4
#define FM10000_PLL_FABRIC_LOCK_h_FreqSel        7

#define FM10000_SBUS_EPL_CFG_b_SBUS_ControllerReset 0
#define FM10000_SBUS_EPL_CFG_b_RomEnable         1
#define FM10000_SBUS_EPL_CFG_b_RomBusy           2
#define FM10000_SBUS_EPL_CFG_b_BistDonePass      3
#define FM10000_SBUS_EPL_CFG_b_BistDoneFail      4

#define FM10000_SBUS_EPL_COMMAND_l_Register      0
#define FM10000_SBUS_EPL_COMMAND_h_Register      7
#define FM10000_SBUS_EPL_COMMAND_l_Address       8
#define FM10000_SBUS_EPL_COMMAND_h_Address       15
#define FM10000_SBUS_EPL_COMMAND_l_Op            16
#define FM10000_SBUS_EPL_COMMAND_h_Op            23
#define FM10000_SBUS_EPL_COMMAND_b_Execute       24
#define FM10000_SBUS_EPL_COMMAND_b_Busy          25
#define FM10000_SBUS_EPL_COMMAND_l_ResultCode    26
#define FM10000_SBUS_EPL_COMMAND_h_ResultCode    28

#define FM10000_SBUS_EPL_REQUEST_l_Data          0
#define FM10000_SBUS_EPL_REQUEST_h_Data          31

#define FM10000_SBUS_EPL_RESPONSE_l_Data         0
#define FM10000_SBUS_EPL_RESPONSE_h_Data         31

#define FM10000_SBUS_EPL_SPICO_IN_b_Interrupt    0
#define FM10000_SBUS_EPL_SPICO_IN_l_GeneralPurposeIn 1
#define FM10000_SBUS_EPL_SPICO_IN_h_GeneralPurposeIn 16

#define FM10000_SBUS_EPL_SPICO_OUT_l_GeneralPurposeOut 0
#define FM10000_SBUS_EPL_SPICO_OUT_h_GeneralPurposeOut 15

#define FM10000_SBUS_EPL_IP_l_DataDetectHigh     0
#define FM10000_SBUS_EPL_IP_h_DataDetectHigh     15
#define FM10000_SBUS_EPL_IP_l_DataDetectLow      16
#define FM10000_SBUS_EPL_IP_h_DataDetectLow      31

#define FM10000_SBUS_EPL_IM_l_MaskDataDetectHigh 0
#define FM10000_SBUS_EPL_IM_h_MaskDataDetectHigh 15
#define FM10000_SBUS_EPL_IM_l_MaskDataDetectLow  16
#define FM10000_SBUS_EPL_IM_h_MaskDataDetectLow  31

#define FM10000_SBUS_EPL_FSM_DEBUG_l_SbusReq_PresentState 0
#define FM10000_SBUS_EPL_FSM_DEBUG_h_SbusReq_PresentState 1
#define FM10000_SBUS_EPL_FSM_DEBUG_l_SbusReq_NextState 2
#define FM10000_SBUS_EPL_FSM_DEBUG_h_SbusReq_NextState 3

#define FM10000_ETHCLK_CFG_l_Divider             0
#define FM10000_ETHCLK_CFG_h_Divider             15
#define FM10000_ETHCLK_CFG_b_EnableDivider       16
#define FM10000_ETHCLK_CFG_b_EnableClockOut      17

#define FM10000_ETHCLK_RATIO_l_M                 0
#define FM10000_ETHCLK_RATIO_h_M                 11
#define FM10000_ETHCLK_RATIO_l_N                 12
#define FM10000_ETHCLK_RATIO_h_N                 23

#define FM10000_PM_CLKOBS_CTRL_l_SelA            0
#define FM10000_PM_CLKOBS_CTRL_h_SelA            3
#define FM10000_PM_CLKOBS_CTRL_l_DivA            4
#define FM10000_PM_CLKOBS_CTRL_h_DivA            5
#define FM10000_PM_CLKOBS_CTRL_l_SelB            6
#define FM10000_PM_CLKOBS_CTRL_h_SelB            9
#define FM10000_PM_CLKOBS_CTRL_l_DivB            10
#define FM10000_PM_CLKOBS_CTRL_h_DivB            11

#define FM10000_PM_DEBUG_CDC_MON_CTRL_b_CntMode  0

#define FM10000_PM_DEBUG_CDC_MON_CYC_l_Cycles    0
#define FM10000_PM_DEBUG_CDC_MON_CYC_h_Cycles    31

#define FM10000_PM_DEBUG_INTR_S2A_CFG_l_Mode     0
#define FM10000_PM_DEBUG_INTR_S2A_CFG_h_Mode     1
#define FM10000_PM_DEBUG_INTR_S2A_CFG_b_VeMuxSel 2
#define FM10000_PM_DEBUG_INTR_S2A_CFG_l_CntCase  3
#define FM10000_PM_DEBUG_INTR_S2A_CFG_h_CntCase  5

#define FM10000_PM_DEBUG_INTR_S2A_TOKS_l_NTokens 0
#define FM10000_PM_DEBUG_INTR_S2A_TOKS_h_NTokens 23

#define FM10000_PM_DEBUG_INTR_S2A_CNTR_l_Count   0
#define FM10000_PM_DEBUG_INTR_S2A_CNTR_h_Count   31

#define FM10000_PM_DEBUG_INTR_S2A_DATA_b_Data    0

#define FM10000_PCIE_CTRL_b_LTSSM_ENABLE         0
#define FM10000_PCIE_CTRL_b_REQ_RETRY_EN         1
#define FM10000_PCIE_CTRL_b_BAR4_Allowed         2
#define FM10000_PCIE_CTRL_b_reserved0            3
#define FM10000_PCIE_CTRL_b_RxLaneflipEn         4
#define FM10000_PCIE_CTRL_b_TxLaneflipEn         5

#define FM10000_PCIE_CTRL_EXT_b_NS_DIS           0
#define FM10000_PCIE_CTRL_EXT_b_RO_DIS           1
#define FM10000_PCIE_CTRL_EXT_b_SwitchLoopback   2

#define FM10000_PCIE_EXVET_l_EthernetType        0
#define FM10000_PCIE_EXVET_h_EthernetType        15
#define FM10000_PCIE_EXVET_l_TagSize             16
#define FM10000_PCIE_EXVET_h_TagSize             17
#define FM10000_PCIE_EXVET_b_AfterVLAN           18

#define FM10000_PCIE_GCR_l_Reserved1             0
#define FM10000_PCIE_GCR_h_Reserved1             8
#define FM10000_PCIE_GCR_l_Reserved2             9
#define FM10000_PCIE_GCR_h_Reserved2             17
#define FM10000_PCIE_GCR_b_PCIeCapabilityVersion 18

#define FM10000_PCIE_FACTPS_l_Func0PowerState    0
#define FM10000_PCIE_FACTPS_h_Func0PowerState    1
#define FM10000_PCIE_FACTPS_b_reserved0          2
#define FM10000_PCIE_FACTPS_b_Func0Aux_En        3

#define FM10000_PCIE_GCR_EXT_b_APBACD            0

#define FM10000_PCIE_EICR_b_PCA_Fault            0
#define FM10000_PCIE_EICR_b_RHI_Fault            1
#define FM10000_PCIE_EICR_b_THI_Fault            2
#define FM10000_PCIE_EICR_b_RPP_Fault            3
#define FM10000_PCIE_EICR_b_TPP_Fault            4
#define FM10000_PCIE_EICR_b_FUM_Fault            5
#define FM10000_PCIE_EICR_b_MailBox              6
#define FM10000_PCIE_EICR_b_SwitchReady          7
#define FM10000_PCIE_EICR_b_SwitchNotReady       8
#define FM10000_PCIE_EICR_b_SwitchInterrupt      9
#define FM10000_PCIE_EICR_b_SramError            10
#define FM10000_PCIE_EICR_b_VFLR                 11
#define FM10000_PCIE_EICR_b_MaxHoldTime          12
#define FM10000_PCIE_EICR_b_VisaTrap             13

#define FM10000_PCIE_EIMR_l_Mask_0               0
#define FM10000_PCIE_EIMR_h_Mask_0               1
#define FM10000_PCIE_EIMR_l_Mask_1               2
#define FM10000_PCIE_EIMR_h_Mask_1               3
#define FM10000_PCIE_EIMR_l_Mask_2               4
#define FM10000_PCIE_EIMR_h_Mask_2               5
#define FM10000_PCIE_EIMR_l_Mask_3               6
#define FM10000_PCIE_EIMR_h_Mask_3               7
#define FM10000_PCIE_EIMR_l_Mask_4               8
#define FM10000_PCIE_EIMR_h_Mask_4               9
#define FM10000_PCIE_EIMR_l_Mask_5               10
#define FM10000_PCIE_EIMR_h_Mask_5               11
#define FM10000_PCIE_EIMR_l_Mask_6               12
#define FM10000_PCIE_EIMR_h_Mask_6               13
#define FM10000_PCIE_EIMR_l_Mask_7               14
#define FM10000_PCIE_EIMR_h_Mask_7               15
#define FM10000_PCIE_EIMR_l_Mask_8               16
#define FM10000_PCIE_EIMR_h_Mask_8               17
#define FM10000_PCIE_EIMR_l_Mask_9               18
#define FM10000_PCIE_EIMR_h_Mask_9               19
#define FM10000_PCIE_EIMR_l_Mask_10              20
#define FM10000_PCIE_EIMR_h_Mask_10              21
#define FM10000_PCIE_EIMR_l_Mask_11              22
#define FM10000_PCIE_EIMR_h_Mask_11              23
#define FM10000_PCIE_EIMR_l_Mask_12              24
#define FM10000_PCIE_EIMR_h_Mask_12              25
#define FM10000_PCIE_EIMR_l_Mask_13              26
#define FM10000_PCIE_EIMR_h_Mask_13              27
#define FM10000_PCIE_EIMR_l_Mask_14              28
#define FM10000_PCIE_EIMR_h_Mask_14              29
#define FM10000_PCIE_EIMR_l_Mask_15              30
#define FM10000_PCIE_EIMR_h_Mask_15              31
#define FM10000_PCIE_EIMR_l_Mask                 0
#define FM10000_PCIE_EIMR_h_Mask                 31
#define FM10000_PCIE_EIMR_s_Mask                 2

#define FM10000_PCIE_PCA_FAULT_l_Address         0
#define FM10000_PCIE_PCA_FAULT_h_Address         63
#define FM10000_PCIE_PCA_FAULT_l_FaultSpecificInfo 64
#define FM10000_PCIE_PCA_FAULT_h_FaultSpecificInfo 95
#define FM10000_PCIE_PCA_FAULT_l_FaultType       96
#define FM10000_PCIE_PCA_FAULT_h_FaultType       103
#define FM10000_PCIE_PCA_FAULT_l_VF              104
#define FM10000_PCIE_PCA_FAULT_h_VF              109
#define FM10000_PCIE_PCA_FAULT_b_PF              110
#define FM10000_PCIE_PCA_FAULT_b_Valid           111

#define FM10000_PCIE_RHI_FAULT_l_Reserved        0
#define FM10000_PCIE_RHI_FAULT_h_Reserved        111

#define FM10000_PCIE_THI_FAULT_l_Address         0
#define FM10000_PCIE_THI_FAULT_h_Address         63
#define FM10000_PCIE_THI_FAULT_l_FaultSpecificInfo 64
#define FM10000_PCIE_THI_FAULT_h_FaultSpecificInfo 95
#define FM10000_PCIE_THI_FAULT_l_FaultType       96
#define FM10000_PCIE_THI_FAULT_h_FaultType       103
#define FM10000_PCIE_THI_FAULT_l_VF              104
#define FM10000_PCIE_THI_FAULT_h_VF              109
#define FM10000_PCIE_THI_FAULT_b_PF              110
#define FM10000_PCIE_THI_FAULT_b_Valid           111

#define FM10000_PCIE_RPP_FAULT_l_Reserved        0
#define FM10000_PCIE_RPP_FAULT_h_Reserved        111

#define FM10000_PCIE_TPP_FAULT_l_Reserved        0
#define FM10000_PCIE_TPP_FAULT_h_Reserved        111

#define FM10000_PCIE_FUM_FAULT_l_Address         0
#define FM10000_PCIE_FUM_FAULT_h_Address         63
#define FM10000_PCIE_FUM_FAULT_l_FaultSpecificInfo 64
#define FM10000_PCIE_FUM_FAULT_h_FaultSpecificInfo 95
#define FM10000_PCIE_FUM_FAULT_l_FaultType       96
#define FM10000_PCIE_FUM_FAULT_h_FaultType       103
#define FM10000_PCIE_FUM_FAULT_l_VF              104
#define FM10000_PCIE_FUM_FAULT_h_VF              109
#define FM10000_PCIE_FUM_FAULT_b_PF              110
#define FM10000_PCIE_FUM_FAULT_b_Valid           111

#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_0       0
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_1       1
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_2       2
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_3       3
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_4       4
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_5       5
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_6       6
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_7       7
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_8       8
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_9       9
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_10      10
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_11      11
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_12      12
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_13      13
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_14      14
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_15      15
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_16      16
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_17      17
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_18      18
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_19      19
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_20      20
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_21      21
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_22      22
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_23      23
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_24      24
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_25      25
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_26      26
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_27      27
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_28      28
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_29      29
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_30      30
#define FM10000_PCIE_MAXHOLDQ_b_MaxHoldQ_31      31
#define FM10000_PCIE_MAXHOLDQ_l_MaxHoldQ         0
#define FM10000_PCIE_MAXHOLDQ_h_MaxHoldQ         31
#define FM10000_PCIE_MAXHOLDQ_s_MaxHoldQ         1

#define FM10000_PCIE_SM_AREA_l_SerialNumber      0
#define FM10000_PCIE_SM_AREA_h_SerialNumber      63

#define FM10000_PCIE_DGLORTMAP_l_Value           0
#define FM10000_PCIE_DGLORTMAP_h_Value           15
#define FM10000_PCIE_DGLORTMAP_l_Mask            16
#define FM10000_PCIE_DGLORTMAP_h_Mask            31

#define FM10000_PCIE_DGLORTDEC_l_Qlength         0
#define FM10000_PCIE_DGLORTDEC_h_Qlength         3
#define FM10000_PCIE_DGLORTDEC_l_VSIlength       4
#define FM10000_PCIE_DGLORTDEC_h_VSIlength       6
#define FM10000_PCIE_DGLORTDEC_l_VSIbase         7
#define FM10000_PCIE_DGLORTDEC_h_VSIbase         13
#define FM10000_PCIE_DGLORTDEC_l_PClength        14
#define FM10000_PCIE_DGLORTDEC_h_PClength        15
#define FM10000_PCIE_DGLORTDEC_l_Qbase           16
#define FM10000_PCIE_DGLORTDEC_h_Qbase           23
#define FM10000_PCIE_DGLORTDEC_l_RSSlength       24
#define FM10000_PCIE_DGLORTDEC_h_RSSlength       26
#define FM10000_PCIE_DGLORTDEC_b_InnerRSS        27

#define FM10000_PCIE_TUNNEL_CFG_l_VXLAN_PORT     0
#define FM10000_PCIE_TUNNEL_CFG_h_VXLAN_PORT     15
#define FM10000_PCIE_TUNNEL_CFG_l_Protocol_Type  16
#define FM10000_PCIE_TUNNEL_CFG_h_Protocol_Type  31
#define FM10000_PCIE_TUNNEL_CFG_l_NGE_PORT       32
#define FM10000_PCIE_TUNNEL_CFG_h_NGE_PORT       47

#define FM10000_PCIE_SWPRI_MAP_l_pc              0
#define FM10000_PCIE_SWPRI_MAP_h_pc              2

#define FM10000_PCIE_RSSRK_l_K0                  0
#define FM10000_PCIE_RSSRK_h_K0                  7
#define FM10000_PCIE_RSSRK_l_K1                  8
#define FM10000_PCIE_RSSRK_h_K1                  15
#define FM10000_PCIE_RSSRK_l_K2                  16
#define FM10000_PCIE_RSSRK_h_K2                  23
#define FM10000_PCIE_RSSRK_l_K3                  24
#define FM10000_PCIE_RSSRK_h_K3                  31

#define FM10000_PCIE_RETA_l_Entry0               0
#define FM10000_PCIE_RETA_h_Entry0               7
#define FM10000_PCIE_RETA_l_Entry1               8
#define FM10000_PCIE_RETA_h_Entry1               15
#define FM10000_PCIE_RETA_l_Entry2               16
#define FM10000_PCIE_RETA_h_Entry2               23
#define FM10000_PCIE_RETA_l_Entry3               24
#define FM10000_PCIE_RETA_h_Entry3               31

#define FM10000_PCIE_TC_CREDIT_l_Credit          0
#define FM10000_PCIE_TC_CREDIT_h_Credit          20
#define FM10000_PCIE_TC_CREDIT_l_reserved0       21
#define FM10000_PCIE_TC_CREDIT_h_reserved0       23
#define FM10000_PCIE_TC_CREDIT_l_IntervalLeft    24
#define FM10000_PCIE_TC_CREDIT_h_IntervalLeft    31

#define FM10000_PCIE_TC_MAXCREDIT_l_MaxCredit    0
#define FM10000_PCIE_TC_MAXCREDIT_h_MaxCredit    19

#define FM10000_PCIE_TC_RATE_l_Quanta            0
#define FM10000_PCIE_TC_RATE_h_Quanta            15
#define FM10000_PCIE_TC_RATE_l_Interval          16
#define FM10000_PCIE_TC_RATE_h_Interval          23

#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_0  0
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_1  1
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_2  2
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_3  3
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_4  4
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_5  5
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_6  6
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_7  7
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_8  8
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_9  9
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_10 10
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_11 11
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_12 12
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_13 13
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_14 14
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_15 15
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_16 16
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_17 17
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_18 18
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_19 19
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_20 20
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_21 21
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_22 22
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_23 23
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_24 24
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_25 25
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_26 26
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_27 27
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_28 28
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_29 29
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_30 30
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_31 31
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_32 32
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_33 33
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_34 34
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_35 35
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_36 36
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_37 37
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_38 38
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_39 39
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_40 40
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_41 41
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_42 42
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_43 43
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_44 44
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_45 45
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_46 46
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_47 47
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_48 48
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_49 49
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_50 50
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_51 51
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_52 52
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_53 53
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_54 54
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_55 55
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_56 56
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_57 57
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_58 58
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_59 59
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_60 60
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_61 61
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_62 62
#define FM10000_PCIE_TC_RATE_STATUS_b_Allowed_63 63
#define FM10000_PCIE_TC_RATE_STATUS_l_Allowed    0
#define FM10000_PCIE_TC_RATE_STATUS_h_Allowed    63
#define FM10000_PCIE_TC_RATE_STATUS_s_Allowed    1

#define FM10000_PCIE_PAUSE_b_TxPause_0           0
#define FM10000_PCIE_PAUSE_b_TxPause_1           1
#define FM10000_PCIE_PAUSE_b_TxPause_2           2
#define FM10000_PCIE_PAUSE_b_TxPause_3           3
#define FM10000_PCIE_PAUSE_b_TxPause_4           4
#define FM10000_PCIE_PAUSE_b_TxPause_5           5
#define FM10000_PCIE_PAUSE_b_TxPause_6           6
#define FM10000_PCIE_PAUSE_b_TxPause_7           7
#define FM10000_PCIE_PAUSE_b_RxPause_0           8
#define FM10000_PCIE_PAUSE_b_RxPause_1           9
#define FM10000_PCIE_PAUSE_b_RxPause_2           10
#define FM10000_PCIE_PAUSE_b_RxPause_3           11
#define FM10000_PCIE_PAUSE_b_RxPause_4           12
#define FM10000_PCIE_PAUSE_b_RxPause_5           13
#define FM10000_PCIE_PAUSE_b_RxPause_6           14
#define FM10000_PCIE_PAUSE_b_RxPause_7           15
#define FM10000_PCIE_PAUSE_l_TxPause             0
#define FM10000_PCIE_PAUSE_h_TxPause             7
#define FM10000_PCIE_PAUSE_s_TxPause             1
#define FM10000_PCIE_PAUSE_l_RxPause             8
#define FM10000_PCIE_PAUSE_h_RxPause             15
#define FM10000_PCIE_PAUSE_s_RxPause             1

#define FM10000_PCIE_DMA_CTRL_b_TxEnable         0
#define FM10000_PCIE_DMA_CTRL_b_TxHostPending    1
#define FM10000_PCIE_DMA_CTRL_b_TxData           2
#define FM10000_PCIE_DMA_CTRL_b_TxActive         3
#define FM10000_PCIE_DMA_CTRL_b_RxEnable         4
#define FM10000_PCIE_DMA_CTRL_b_RxHostPending    5
#define FM10000_PCIE_DMA_CTRL_b_RxData           6
#define FM10000_PCIE_DMA_CTRL_b_RxActive         7
#define FM10000_PCIE_DMA_CTRL_b_RxDescSize       8
#define FM10000_PCIE_DMA_CTRL_l_MinMSS           9
#define FM10000_PCIE_DMA_CTRL_h_MinMSS           22
#define FM10000_PCIE_DMA_CTRL_l_MaxHoldTime      23
#define FM10000_PCIE_DMA_CTRL_h_MaxHoldTime      27
#define FM10000_PCIE_DMA_CTRL_b_reserved0        28
#define FM10000_PCIE_DMA_CTRL_b_DataPathReset    29
#define FM10000_PCIE_DMA_CTRL_l_MaxNumOfQs       30
#define FM10000_PCIE_DMA_CTRL_h_MaxNumOfQs       31

#define FM10000_PCIE_DMA_CTRL2_l_reserved0       0
#define FM10000_PCIE_DMA_CTRL2_h_reserved0       4
#define FM10000_PCIE_DMA_CTRL2_l_TxFrameSpacing  5
#define FM10000_PCIE_DMA_CTRL2_h_TxFrameSpacing  12
#define FM10000_PCIE_DMA_CTRL2_b_SwitchReady     13
#define FM10000_PCIE_DMA_CTRL2_l_RxDescReadPrio  14
#define FM10000_PCIE_DMA_CTRL2_h_RxDescReadPrio  16
#define FM10000_PCIE_DMA_CTRL2_l_TxDescReadPrio  17
#define FM10000_PCIE_DMA_CTRL2_h_TxDescReadPrio  19
#define FM10000_PCIE_DMA_CTRL2_l_TxDataReadPrio  20
#define FM10000_PCIE_DMA_CTRL2_h_TxDataReadPrio  22

#define FM10000_PCIE_DTXTCPFLGL_l_TCP_flg_first_seg 0
#define FM10000_PCIE_DTXTCPFLGL_h_TCP_flg_first_seg 11
#define FM10000_PCIE_DTXTCPFLGL_l_reserved0      12
#define FM10000_PCIE_DTXTCPFLGL_h_reserved0      15
#define FM10000_PCIE_DTXTCPFLGL_l_TCP_Flg_mid_seg 16
#define FM10000_PCIE_DTXTCPFLGL_h_TCP_Flg_mid_seg 27

#define FM10000_PCIE_DTXTCPFLGH_l_TCP_Flg_lst_seg 0
#define FM10000_PCIE_DTXTCPFLGH_h_TCP_Flg_lst_seg 11

#define FM10000_PCIE_TPH_CTRL_l_reserved0        0
#define FM10000_PCIE_TPH_CTRL_h_reserved0        6
#define FM10000_PCIE_TPH_CTRL_b_DisableReadHint  7
#define FM10000_PCIE_TPH_CTRL_l_DescPH           8
#define FM10000_PCIE_TPH_CTRL_h_DescPH           9
#define FM10000_PCIE_TPH_CTRL_l_DataPH           10
#define FM10000_PCIE_TPH_CTRL_h_DataPH           11

#define FM10000_PCIE_MRQC_b_TcpIPv4              0
#define FM10000_PCIE_MRQC_b_IPv4                 1
#define FM10000_PCIE_MRQC_l_reserved0            2
#define FM10000_PCIE_MRQC_h_reserved0            3
#define FM10000_PCIE_MRQC_b_IPv6                 4
#define FM10000_PCIE_MRQC_b_TcpIPv6              5
#define FM10000_PCIE_MRQC_b_UdpIPv4              6
#define FM10000_PCIE_MRQC_b_UdpIPv6              7

#define FM10000_PCIE_TQMAP_l_PhysicalQueue       0
#define FM10000_PCIE_TQMAP_h_PhysicalQueue       7

#define FM10000_PCIE_RQMAP_l_PhysicalQueue       0
#define FM10000_PCIE_RQMAP_h_PhysicalQueue       7

#define FM10000_PCIE_STATS_TIMEOUT_l_Timeout     0
#define FM10000_PCIE_STATS_TIMEOUT_h_Timeout     31

#define FM10000_PCIE_STATS_UR_l_Timeout          0
#define FM10000_PCIE_STATS_UR_h_Timeout          31

#define FM10000_PCIE_STATS_CA_l_Timeout          0
#define FM10000_PCIE_STATS_CA_h_Timeout          31

#define FM10000_PCIE_STATS_UM_l_Timeout          0
#define FM10000_PCIE_STATS_UM_h_Timeout          31

#define FM10000_PCIE_STATS_XEC_l_XEC             0
#define FM10000_PCIE_STATS_XEC_h_XEC             31

#define FM10000_PCIE_STATS_VLAN_DROP_l_Drop      0
#define FM10000_PCIE_STATS_VLAN_DROP_h_Drop      31

#define FM10000_PCIE_STATS_LOOPBACK_DROP_l_Drop  0
#define FM10000_PCIE_STATS_LOOPBACK_DROP_h_Drop  31

#define FM10000_PCIE_STATS_NODESC_DROP_l_Drop    0
#define FM10000_PCIE_STATS_NODESC_DROP_h_Drop    31

#define FM10000_PCIE_RRTIME_CFG_l_UnitID         0
#define FM10000_PCIE_RRTIME_CFG_h_UnitID         7
#define FM10000_PCIE_RRTIME_CFG_l_FilterType     8
#define FM10000_PCIE_RRTIME_CFG_h_FilterType     9
#define FM10000_PCIE_RRTIME_CFG_l_TransactionType 10
#define FM10000_PCIE_RRTIME_CFG_h_TransactionType 12
#define FM10000_PCIE_RRTIME_CFG_b_ResetCounts    13

#define FM10000_PCIE_RRTIME_LIMIT_l_TimeLimit    0
#define FM10000_PCIE_RRTIME_LIMIT_h_TimeLimit    15

#define FM10000_PCIE_RRTIME_COUNT_l_CountEvent   0
#define FM10000_PCIE_RRTIME_COUNT_h_CountEvent   31

#define FM10000_PCIE_SYSTIME_l_CurrentTime       0
#define FM10000_PCIE_SYSTIME_h_CurrentTime       63

#define FM10000_PCIE_SYSTIME0_l_Time0            0
#define FM10000_PCIE_SYSTIME0_h_Time0            63

#define FM10000_PCIE_SYSTIME_CFG_l_Step          0
#define FM10000_PCIE_SYSTIME_CFG_h_Step          3

#define FM10000_PCIE_PFVFBME_l_VFBME             0
#define FM10000_PCIE_PFVFBME_h_VFBME             63

#define FM10000_PCIE_PHYADDR_l_PhyAddrSpace      0
#define FM10000_PCIE_PHYADDR_h_PhyAddrSpace      31

#define FM10000_PCIE_RDBAL_l_reserved0           0
#define FM10000_PCIE_RDBAL_h_reserved0           6
#define FM10000_PCIE_RDBAL_l_RDBAL               7
#define FM10000_PCIE_RDBAL_h_RDBAL               31

#define FM10000_PCIE_RDBAH_l_RDBAH               0
#define FM10000_PCIE_RDBAH_h_RDBAH               31

#define FM10000_PCIE_RDLEN_l_reserved0           0
#define FM10000_PCIE_RDLEN_h_reserved0           6
#define FM10000_PCIE_RDLEN_l_LEN                 7
#define FM10000_PCIE_RDLEN_h_LEN                 19

#define FM10000_PCIE_TPH_RXCTRL_l_Reserved1      0
#define FM10000_PCIE_TPH_RXCTRL_h_Reserved1      4
#define FM10000_PCIE_TPH_RXCTRL_b_RxDescriptorTPHEN 5
#define FM10000_PCIE_TPH_RXCTRL_b_RxHeaderTPHEN  6
#define FM10000_PCIE_TPH_RXCTRL_b_RxPayloadTPHEN 7
#define FM10000_PCIE_TPH_RXCTRL_b_Reserved2      8
#define FM10000_PCIE_TPH_RXCTRL_b_RXdescReadROEn 9
#define FM10000_PCIE_TPH_RXCTRL_b_Reserved3      10
#define FM10000_PCIE_TPH_RXCTRL_b_RXdescWBROen   11
#define FM10000_PCIE_TPH_RXCTRL_b_Reserved4      12
#define FM10000_PCIE_TPH_RXCTRL_b_RXdataWriteROEn 13
#define FM10000_PCIE_TPH_RXCTRL_b_Reserved5      14
#define FM10000_PCIE_TPH_RXCTRL_b_RxRepHeaderROEn 15
#define FM10000_PCIE_TPH_RXCTRL_l_Reserved6      16
#define FM10000_PCIE_TPH_RXCTRL_h_Reserved6      23
#define FM10000_PCIE_TPH_RXCTRL_l_CPUID          24
#define FM10000_PCIE_TPH_RXCTRL_h_CPUID          31

#define FM10000_PCIE_RDH_l_RDH                   0
#define FM10000_PCIE_RDH_h_RDH                   15

#define FM10000_PCIE_RDT_l_RDT                   0
#define FM10000_PCIE_RDT_h_RDT                   15

#define FM10000_PCIE_RXQCTL_b_ENABLE             0
#define FM10000_PCIE_RXQCTL_b_reserved0          1
#define FM10000_PCIE_RXQCTL_l_VF                 2
#define FM10000_PCIE_RXQCTL_h_VF                 7
#define FM10000_PCIE_RXQCTL_b_OwnedByVF          8

#define FM10000_PCIE_RXDCTL_l_MaxTime            0
#define FM10000_PCIE_RXDCTL_h_MaxTime            7
#define FM10000_PCIE_RXDCTL_b_WriteBackImm       8
#define FM10000_PCIE_RXDCTL_b_DropOnEmpty        9
#define FM10000_PCIE_RXDCTL_b_WriteRSSHash       10

#define FM10000_PCIE_RXINT_l_Interrupt           0
#define FM10000_PCIE_RXINT_h_Interrupt           7
#define FM10000_PCIE_RXINT_l_InterruptTimer      8
#define FM10000_PCIE_RXINT_h_InterruptTimer      9

#define FM10000_PCIE_SRRCTL_l_BSIZEPACKET        0
#define FM10000_PCIE_SRRCTL_h_BSIZEPACKET        7
#define FM10000_PCIE_SRRCTL_l_BSIZEHEADER        8
#define FM10000_PCIE_SRRCTL_h_BSIZEHEADER        13
#define FM10000_PCIE_SRRCTL_l_DESCTYPE           14
#define FM10000_PCIE_SRRCTL_h_DESCTYPE           15
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_0          16
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_1          17
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_2          18
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_3          19
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_4          20
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_5          21
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_6          22
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_7          23
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_8          24
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_9          25
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_10         26
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_11         27
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_12         28
#define FM10000_PCIE_SRRCTL_b_PSRTYPE_13         29
#define FM10000_PCIE_SRRCTL_b_LoopbackSuppress   30
#define FM10000_PCIE_SRRCTL_b_BufferChainingEn   31
#define FM10000_PCIE_SRRCTL_l_PSRTYPE            16
#define FM10000_PCIE_SRRCTL_h_PSRTYPE            29
#define FM10000_PCIE_SRRCTL_s_PSRTYPE            1

#define FM10000_PCIE_QPRC_l_PRC                  0
#define FM10000_PCIE_QPRC_h_PRC                  31

#define FM10000_PCIE_QPRDC_l_PRDC                0
#define FM10000_PCIE_QPRDC_h_PRDC                31

#define FM10000_PCIE_QBRC_L_l_BRC_L              0
#define FM10000_PCIE_QBRC_L_h_BRC_L              31

#define FM10000_PCIE_QBRC_H_l_BRC_H              0
#define FM10000_PCIE_QBRC_H_h_BRC_H              15

#define FM10000_PCIE_RX_SGLORT_l_SGlort          0
#define FM10000_PCIE_RX_SGLORT_h_SGlort          15

#define FM10000_PCIE_TDBAL_l_reserved0           0
#define FM10000_PCIE_TDBAL_h_reserved0           6
#define FM10000_PCIE_TDBAL_l_TDBAL               7
#define FM10000_PCIE_TDBAL_h_TDBAL               31

#define FM10000_PCIE_TDBAH_l_TDBAH               0
#define FM10000_PCIE_TDBAH_h_TDBAH               31

#define FM10000_PCIE_TDLEN_l_reserved0           0
#define FM10000_PCIE_TDLEN_h_reserved0           6
#define FM10000_PCIE_TDLEN_l_LEN                 7
#define FM10000_PCIE_TDLEN_h_LEN                 19

#define FM10000_PCIE_TPH_TXCTRL_l_reserved0      0
#define FM10000_PCIE_TPH_TXCTRL_h_reserved0      4
#define FM10000_PCIE_TPH_TXCTRL_b_TxDescriptorTPHEN 5
#define FM10000_PCIE_TPH_TXCTRL_l_reserved1      6
#define FM10000_PCIE_TPH_TXCTRL_h_reserved1      8
#define FM10000_PCIE_TPH_TXCTRL_b_TXdescRDROEn   9
#define FM10000_PCIE_TPH_TXCTRL_b_reserved2      10
#define FM10000_PCIE_TPH_TXCTRL_b_TXdescWBROen   11
#define FM10000_PCIE_TPH_TXCTRL_b_reserved3      12
#define FM10000_PCIE_TPH_TXCTRL_b_TXDataReadROEn 13
#define FM10000_PCIE_TPH_TXCTRL_l_reserved4      14
#define FM10000_PCIE_TPH_TXCTRL_h_reserved4      23
#define FM10000_PCIE_TPH_TXCTRL_l_CPUID          24
#define FM10000_PCIE_TPH_TXCTRL_h_CPUID          31

#define FM10000_PCIE_TDH_l_TDH                   0
#define FM10000_PCIE_TDH_h_TDH                   15

#define FM10000_PCIE_TDT_l_TDT                   0
#define FM10000_PCIE_TDT_h_TDT                   15

#define FM10000_PCIE_TXDCTL_l_PTHRESH            0
#define FM10000_PCIE_TXDCTL_h_PTHRESH            6
#define FM10000_PCIE_TXDCTL_l_HTHRESH            7
#define FM10000_PCIE_TXDCTL_h_HTHRESH            13
#define FM10000_PCIE_TXDCTL_b_ENABLE             14
#define FM10000_PCIE_TXDCTL_b_reserved0          15
#define FM10000_PCIE_TXDCTL_l_MaxTime            16
#define FM10000_PCIE_TXDCTL_h_MaxTime            27
#define FM10000_PCIE_TXDCTL_b_PushDesc           28

#define FM10000_PCIE_TXQCTL_l_VF                 0
#define FM10000_PCIE_TXQCTL_h_VF                 5
#define FM10000_PCIE_TXQCTL_b_OwnedByVF          6
#define FM10000_PCIE_TXQCTL_l_PC                 7
#define FM10000_PCIE_TXQCTL_h_PC                 9
#define FM10000_PCIE_TXQCTL_l_TC                 10
#define FM10000_PCIE_TXQCTL_h_TC                 15
#define FM10000_PCIE_TXQCTL_l_VID                16
#define FM10000_PCIE_TXQCTL_h_VID                27
#define FM10000_PCIE_TXQCTL_b_UnlimitedBW        28
#define FM10000_PCIE_TXQCTL_b_PushModeDis        29

#define FM10000_PCIE_TXINT_l_Interrupt           0
#define FM10000_PCIE_TXINT_h_Interrupt           7
#define FM10000_PCIE_TXINT_l_InterruptTimer      8
#define FM10000_PCIE_TXINT_h_InterruptTimer      9

#define FM10000_PCIE_QPTC_l_PTC                  0
#define FM10000_PCIE_QPTC_h_PTC                  31

#define FM10000_PCIE_QBTC_L_l_BTCL               0
#define FM10000_PCIE_QBTC_L_h_BTCL               31

#define FM10000_PCIE_QBTC_H_l_BTCH               0
#define FM10000_PCIE_QBTC_H_h_BTCH               15

#define FM10000_PCIE_TQDLOC_l_Base               0
#define FM10000_PCIE_TQDLOC_h_Base               15
#define FM10000_PCIE_TQDLOC_l_Size               16
#define FM10000_PCIE_TQDLOC_h_Size               19

#define FM10000_PCIE_TX_SGLORT_l_SGlort          0
#define FM10000_PCIE_TX_SGLORT_h_SGlort          15

#define FM10000_PCIE_PFVTCTL_b_FTagDescEnable    0

#define FM10000_PCIE_PBACL_l_PendingBits         0
#define FM10000_PCIE_PBACL_h_PendingBits         31

#define FM10000_PCIE_INT_MAP_l_Interrupt         0
#define FM10000_PCIE_INT_MAP_h_Interrupt         7
#define FM10000_PCIE_INT_MAP_l_InterruptTimer    8
#define FM10000_PCIE_INT_MAP_h_InterruptTimer    9

#define FM10000_PCIE_MSIX_VECTOR_l_Addr          0
#define FM10000_PCIE_MSIX_VECTOR_h_Addr          63
#define FM10000_PCIE_MSIX_VECTOR_l_Data          64
#define FM10000_PCIE_MSIX_VECTOR_h_Data          95
#define FM10000_PCIE_MSIX_VECTOR_b_Mask          96

#define FM10000_PCIE_INT_CTRL_l_NextVector       0
#define FM10000_PCIE_INT_CTRL_h_NextVector       9
#define FM10000_PCIE_INT_CTRL_b_EnableModerator  10

#define FM10000_PCIE_ITR_l_Interval0             0
#define FM10000_PCIE_ITR_h_Interval0             11
#define FM10000_PCIE_ITR_l_Interval1             12
#define FM10000_PCIE_ITR_h_Interval1             23
#define FM10000_PCIE_ITR_b_Timer0Expired         24
#define FM10000_PCIE_ITR_b_Timer1Expired         25
#define FM10000_PCIE_ITR_b_Pending0              26
#define FM10000_PCIE_ITR_b_Pending1              27
#define FM10000_PCIE_ITR_b_Pending2              28
#define FM10000_PCIE_ITR_b_AutoMask              29
#define FM10000_PCIE_ITR_l_Mask                  30
#define FM10000_PCIE_ITR_h_Mask                  31

#define FM10000_PCIE_ITR2_l_NextVector           0
#define FM10000_PCIE_ITR2_h_NextVector           9
#define FM10000_PCIE_ITR2_l_reserved0            10
#define FM10000_PCIE_ITR2_h_reserved0            31
#define FM10000_PCIE_ITR2_l_LastPosting          32
#define FM10000_PCIE_ITR2_h_LastPosting          47

#define FM10000_PCIE_IP_b_HotReset               0
#define FM10000_PCIE_IP_b_DeviceStateChange      1
#define FM10000_PCIE_IP_b_Mailbox                2
#define FM10000_PCIE_IP_b_VPD_Request            3
#define FM10000_PCIE_IP_b_SramError              4
#define FM10000_PCIE_IP_b_PFLR                   5
#define FM10000_PCIE_IP_b_DataPathReset          6
#define FM10000_PCIE_IP_b_OutOfReset             7
#define FM10000_PCIE_IP_b_NotInReset             8
#define FM10000_PCIE_IP_b_Timeout                9
#define FM10000_PCIE_IP_b_VFLR                   10

#define FM10000_PCIE_IM_l_Mask                   0
#define FM10000_PCIE_IM_h_Mask                   7
#define FM10000_PCIE_IM_b_Reserved1              8
#define FM10000_PCIE_IM_l_Mask9_10               9
#define FM10000_PCIE_IM_h_Mask9_10               10

#define FM10000_PCIE_IB_l_Mask                   0
#define FM10000_PCIE_IB_h_Mask                   7
#define FM10000_PCIE_IB_b_Reserved1              8
#define FM10000_PCIE_IB_l_Mask9_10               9
#define FM10000_PCIE_IB_h_Mask9_10               10

#define FM10000_PCIE_SRAM_IP_b_UE_PCW            0
#define FM10000_PCIE_SRAM_IP_b_reserved0         1
#define FM10000_PCIE_SRAM_IP_b_UE_FUM            2
#define FM10000_PCIE_SRAM_IP_b_UE_MBX_INT        3
#define FM10000_PCIE_SRAM_IP_b_UE_RHI            4
#define FM10000_PCIE_SRAM_IP_b_UE_THI            5
#define FM10000_PCIE_SRAM_IP_b_UE_PP             6
#define FM10000_PCIE_SRAM_IP_b_UE_PCA            7
#define FM10000_PCIE_SRAM_IP_b_CE_PCW            8
#define FM10000_PCIE_SRAM_IP_b_reserved1         9
#define FM10000_PCIE_SRAM_IP_b_CE_FUM            10
#define FM10000_PCIE_SRAM_IP_b_CE_MBX_INT        11
#define FM10000_PCIE_SRAM_IP_b_CE_RHI            12
#define FM10000_PCIE_SRAM_IP_b_CE_THI            13
#define FM10000_PCIE_SRAM_IP_b_CE_PP             14
#define FM10000_PCIE_SRAM_IP_b_CE_PCA            15

#define FM10000_PCIE_SRAM_IM_l_Mask              0
#define FM10000_PCIE_SRAM_IM_h_Mask              15

#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_0 0
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_1 1
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_2 2
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_3 3
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_4 4
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_5 5
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_6 6
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_7 7
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_8 8
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_9 9
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_10 10
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_11 11
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_12 12
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_13 13
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_14 14
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_15 15
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_16 16
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_17 17
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_18 18
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_19 19
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_20 20
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_21 21
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_22 22
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_23 23
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_24 24
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_25 25
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_26 26
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_27 27
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_28 28
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_29 29
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_30 30
#define FM10000_PCIE_VLAN_TABLE_b_VID_Membership_31 31
#define FM10000_PCIE_VLAN_TABLE_l_VID_Membership 0
#define FM10000_PCIE_VLAN_TABLE_h_VID_Membership 31
#define FM10000_PCIE_VLAN_TABLE_s_VID_Membership 1

#define FM10000_PCIE_MBMEM_l_Data                0
#define FM10000_PCIE_MBMEM_h_Data                31

#define FM10000_PCIE_MBX_b_Owner                 0
#define FM10000_PCIE_MBX_b_Req                   1
#define FM10000_PCIE_MBX_b_Ack                   2
#define FM10000_PCIE_MBX_b_PFReqInterrupt        3
#define FM10000_PCIE_MBX_b_PFAckInterrupt        4
#define FM10000_PCIE_MBX_l_InterruptEnable       5
#define FM10000_PCIE_MBX_h_InterruptEnable       6

#define FM10000_PCIE_MBICR_l_VF2PFInt            0
#define FM10000_PCIE_MBICR_h_VF2PFInt            31

#define FM10000_PCIE_GMBX_b_Owner                0
#define FM10000_PCIE_GMBX_b_GlobalReq            1
#define FM10000_PCIE_GMBX_b_GlobalAck            2
#define FM10000_PCIE_GMBX_b_PFReqInterrupt       3
#define FM10000_PCIE_GMBX_b_PFAckInterrupt       4
#define FM10000_PCIE_GMBX_l_PFInterruptEnable    5
#define FM10000_PCIE_GMBX_h_PFInterruptEnable    6
#define FM10000_PCIE_GMBX_b_PFReq                7
#define FM10000_PCIE_GMBX_b_PFAck                8
#define FM10000_PCIE_GMBX_b_GlobalReqInterrupt   9
#define FM10000_PCIE_GMBX_b_GlobalAckInterrupt   10
#define FM10000_PCIE_GMBX_l_GlobalInterruptEnable 11
#define FM10000_PCIE_GMBX_h_GlobalInterruptEnable 12

#define FM10000_PCIE_PFVFLRE_b_DetectEvent_0     0
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_1     1
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_2     2
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_3     3
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_4     4
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_5     5
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_6     6
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_7     7
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_8     8
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_9     9
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_10    10
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_11    11
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_12    12
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_13    13
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_14    14
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_15    15
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_16    16
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_17    17
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_18    18
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_19    19
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_20    20
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_21    21
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_22    22
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_23    23
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_24    24
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_25    25
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_26    26
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_27    27
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_28    28
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_29    29
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_30    30
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_31    31
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_32    32
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_33    33
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_34    34
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_35    35
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_36    36
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_37    37
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_38    38
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_39    39
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_40    40
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_41    41
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_42    42
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_43    43
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_44    44
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_45    45
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_46    46
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_47    47
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_48    48
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_49    49
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_50    50
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_51    51
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_52    52
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_53    53
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_54    54
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_55    55
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_56    56
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_57    57
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_58    58
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_59    59
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_60    60
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_61    61
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_62    62
#define FM10000_PCIE_PFVFLRE_b_DetectEvent_63    63
#define FM10000_PCIE_PFVFLRE_l_DetectEvent       0
#define FM10000_PCIE_PFVFLRE_h_DetectEvent       63
#define FM10000_PCIE_PFVFLRE_s_DetectEvent       1

#define FM10000_PCIE_PFVFLREC_b_ClearEvent_0     0
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_1     1
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_2     2
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_3     3
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_4     4
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_5     5
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_6     6
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_7     7
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_8     8
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_9     9
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_10    10
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_11    11
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_12    12
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_13    13
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_14    14
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_15    15
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_16    16
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_17    17
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_18    18
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_19    19
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_20    20
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_21    21
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_22    22
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_23    23
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_24    24
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_25    25
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_26    26
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_27    27
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_28    28
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_29    29
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_30    30
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_31    31
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_32    32
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_33    33
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_34    34
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_35    35
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_36    36
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_37    37
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_38    38
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_39    39
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_40    40
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_41    41
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_42    42
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_43    43
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_44    44
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_45    45
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_46    46
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_47    47
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_48    48
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_49    49
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_50    50
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_51    51
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_52    52
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_53    53
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_54    54
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_55    55
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_56    56
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_57    57
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_58    58
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_59    59
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_60    60
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_61    61
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_62    62
#define FM10000_PCIE_PFVFLREC_b_ClearEvent_63    63
#define FM10000_PCIE_PFVFLREC_l_ClearEvent       0
#define FM10000_PCIE_PFVFLREC_h_ClearEvent       63
#define FM10000_PCIE_PFVFLREC_s_ClearEvent       1

#define FM10000_PCIE_DEBUG_CTRL0_b_LCRC_inj      0
#define FM10000_PCIE_DEBUG_CTRL0_b_ECRC_inj      1
#define FM10000_PCIE_DEBUG_CTRL0_b_Fast_Link     2

#define FM10000_PCIE_TEST_CFG0_b_PEPLoopback     0
#define FM10000_PCIE_TEST_CFG0_b_DPRStatsClearEn 1
#define FM10000_PCIE_TEST_CFG0_l_Reserved        2
#define FM10000_PCIE_TEST_CFG0_h_Reserved        31

#define FM10000_PCIE_VISA_CTRL_l_Visa_Reg_Index  0
#define FM10000_PCIE_VISA_CTRL_h_Visa_Reg_Index  4
#define FM10000_PCIE_VISA_CTRL_l_Visa_Unit_Id    5
#define FM10000_PCIE_VISA_CTRL_h_Visa_Unit_Id    13
#define FM10000_PCIE_VISA_CTRL_b_Ack             14
#define FM10000_PCIE_VISA_CTRL_b_Opcode          15
#define FM10000_PCIE_VISA_CTRL_b_Clk_Gate_Disable 16
#define FM10000_PCIE_VISA_CTRL_b_Clk_Sel         17
#define FM10000_PCIE_VISA_CTRL_b_Trapped_Lane    18
#define FM10000_PCIE_VISA_CTRL_l_Missed_Counter  19
#define FM10000_PCIE_VISA_CTRL_h_Missed_Counter  26
#define FM10000_PCIE_VISA_CTRL_b_R_Trap_Lane_Latch_Dis 27
#define FM10000_PCIE_VISA_CTRL_b_Mask_Trap_ITR   28
#define FM10000_PCIE_VISA_CTRL_b_Trap_En         29
#define FM10000_PCIE_VISA_CTRL_b_New_Trap_Vld    30
#define FM10000_PCIE_VISA_CTRL_b_Release_Latch   31

#define FM10000_PCIE_VISA_DATA_l_Visa_Data       0
#define FM10000_PCIE_VISA_DATA_h_Visa_Data       31

#define FM10000_PCIE_VISA_TRAP_OUT_l_Visa_Output 0
#define FM10000_PCIE_VISA_TRAP_OUT_h_Visa_Output 31

#define FM10000_PCIE_VISA_TRAP_l_Visa_Trap       0
#define FM10000_PCIE_VISA_TRAP_h_Visa_Trap       31

#define FM10000_PCIE_VISA_TRAP_MASK_l_Visa_Trap_Mask 0
#define FM10000_PCIE_VISA_TRAP_MASK_h_Visa_Trap_Mask 31

#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_0  0
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_0  1
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_1  2
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_1  3
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_2  4
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_2  5
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_3  6
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_3  7
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_4  8
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_4  9
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_5  10
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_5  11
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_6  12
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_6  13
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_7  14
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_7  15
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite_8  16
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite_8  17
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_0      18
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_1      19
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_2      20
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_3      21
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_4      22
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_5      23
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_6      24
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_7      25
#define FM10000_PCIE_INT_SRAM_CTRL_b_CErr_8      26
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_0      27
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_1      28
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_2      29
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_3      30
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_4      31
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_5      32
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_6      33
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_7      34
#define FM10000_PCIE_INT_SRAM_CTRL_b_UErr_8      35
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_0 36
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_1 37
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_2 38
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_3 39
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_4 40
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_5 41
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_6 42
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_7 43
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDonePass_8 44
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_0 45
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_1 46
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_2 47
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_3 48
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_4 49
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_5 50
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_6 51
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_7 52
#define FM10000_PCIE_INT_SRAM_CTRL_b_BistDoneFail_8 53
#define FM10000_PCIE_INT_SRAM_CTRL_l_ErrWrite    0
#define FM10000_PCIE_INT_SRAM_CTRL_h_ErrWrite    17
#define FM10000_PCIE_INT_SRAM_CTRL_s_ErrWrite    2
#define FM10000_PCIE_INT_SRAM_CTRL_l_CErr        18
#define FM10000_PCIE_INT_SRAM_CTRL_h_CErr        26
#define FM10000_PCIE_INT_SRAM_CTRL_s_CErr        1
#define FM10000_PCIE_INT_SRAM_CTRL_l_UErr        27
#define FM10000_PCIE_INT_SRAM_CTRL_h_UErr        35
#define FM10000_PCIE_INT_SRAM_CTRL_s_UErr        1
#define FM10000_PCIE_INT_SRAM_CTRL_l_BistDonePass 36
#define FM10000_PCIE_INT_SRAM_CTRL_h_BistDonePass 44
#define FM10000_PCIE_INT_SRAM_CTRL_s_BistDonePass 1
#define FM10000_PCIE_INT_SRAM_CTRL_l_BistDoneFail 45
#define FM10000_PCIE_INT_SRAM_CTRL_h_BistDoneFail 53
#define FM10000_PCIE_INT_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_PCIE_FUM_SRAM_CTRL_l_ErrWrite_0  0
#define FM10000_PCIE_FUM_SRAM_CTRL_h_ErrWrite_0  1
#define FM10000_PCIE_FUM_SRAM_CTRL_l_ErrWrite_1  2
#define FM10000_PCIE_FUM_SRAM_CTRL_h_ErrWrite_1  3
#define FM10000_PCIE_FUM_SRAM_CTRL_l_ErrWrite_2  4
#define FM10000_PCIE_FUM_SRAM_CTRL_h_ErrWrite_2  5
#define FM10000_PCIE_FUM_SRAM_CTRL_l_ErrWrite_3  6
#define FM10000_PCIE_FUM_SRAM_CTRL_h_ErrWrite_3  7
#define FM10000_PCIE_FUM_SRAM_CTRL_l_ErrWrite_4  8
#define FM10000_PCIE_FUM_SRAM_CTRL_h_ErrWrite_4  9
#define FM10000_PCIE_FUM_SRAM_CTRL_l_ErrWrite_5  10
#define FM10000_PCIE_FUM_SRAM_CTRL_h_ErrWrite_5  11
#define FM10000_PCIE_FUM_SRAM_CTRL_l_ErrWrite_6  12
#define FM10000_PCIE_FUM_SRAM_CTRL_h_ErrWrite_6  13
#define FM10000_PCIE_FUM_SRAM_CTRL_b_CErr_0      14
#define FM10000_PCIE_FUM_SRAM_CTRL_b_CErr_1      15
#define FM10000_PCIE_FUM_SRAM_CTRL_b_CErr_2      16
#define FM10000_PCIE_FUM_SRAM_CTRL_b_CErr_3      17
#define FM10000_PCIE_FUM_SRAM_CTRL_b_CErr_4      18
#define FM10000_PCIE_FUM_SRAM_CTRL_b_CErr_5      19
#define FM10000_PCIE_FUM_SRAM_CTRL_b_CErr_6      20
#define FM10000_PCIE_FUM_SRAM_CTRL_b_UErr_0      21
#define FM10000_PCIE_FUM_SRAM_CTRL_b_UErr_1      22
#define FM10000_PCIE_FUM_SRAM_CTRL_b_UErr_2      23
#define FM10000_PCIE_FUM_SRAM_CTRL_b_UErr_3      24
#define FM10000_PCIE_FUM_SRAM_CTRL_b_UErr_4      25
#define FM10000_PCIE_FUM_SRAM_CTRL_b_UErr_5      26
#define FM10000_PCIE_FUM_SRAM_CTRL_b_UErr_6      27
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_PCIE_FUM_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_PCIE_FUM_SRAM_CTRL_l_ErrWrite    0
#define FM10000_PCIE_FUM_SRAM_CTRL_h_ErrWrite    13
#define FM10000_PCIE_FUM_SRAM_CTRL_s_ErrWrite    2
#define FM10000_PCIE_FUM_SRAM_CTRL_l_CErr        14
#define FM10000_PCIE_FUM_SRAM_CTRL_h_CErr        20
#define FM10000_PCIE_FUM_SRAM_CTRL_s_CErr        1
#define FM10000_PCIE_FUM_SRAM_CTRL_l_UErr        21
#define FM10000_PCIE_FUM_SRAM_CTRL_h_UErr        27
#define FM10000_PCIE_FUM_SRAM_CTRL_s_UErr        1
#define FM10000_PCIE_FUM_SRAM_CTRL_l_BistDonePass 28
#define FM10000_PCIE_FUM_SRAM_CTRL_h_BistDonePass 34
#define FM10000_PCIE_FUM_SRAM_CTRL_s_BistDonePass 1
#define FM10000_PCIE_FUM_SRAM_CTRL_l_BistDoneFail 35
#define FM10000_PCIE_FUM_SRAM_CTRL_h_BistDoneFail 41
#define FM10000_PCIE_FUM_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_PCIE_PCA_SRAM_CTRL_l_ErrWrite    0
#define FM10000_PCIE_PCA_SRAM_CTRL_h_ErrWrite    1
#define FM10000_PCIE_PCA_SRAM_CTRL_b_CErr        2
#define FM10000_PCIE_PCA_SRAM_CTRL_b_UErr        3
#define FM10000_PCIE_PCA_SRAM_CTRL_b_BistDonePass 4
#define FM10000_PCIE_PCA_SRAM_CTRL_b_BistDoneFail 5

#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_0   0
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_0   1
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_1   2
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_1   3
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_2   4
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_2   5
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_3   6
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_3   7
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_4   8
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_4   9
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_5   10
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_5   11
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_6   12
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_6   13
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_7   14
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_7   15
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_8   16
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_8   17
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_9   18
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_9   19
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_10  20
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_10  21
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_11  22
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_11  23
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_12  24
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_12  25
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite_13  26
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite_13  27
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_0       28
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_1       29
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_2       30
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_3       31
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_4       32
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_5       33
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_6       34
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_7       35
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_8       36
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_9       37
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_10      38
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_11      39
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_12      40
#define FM10000_PCIE_PP_SRAM_CTRL_b_CErr_13      41
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_0       42
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_1       43
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_2       44
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_3       45
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_4       46
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_5       47
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_6       48
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_7       49
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_8       50
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_9       51
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_10      52
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_11      53
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_12      54
#define FM10000_PCIE_PP_SRAM_CTRL_b_UErr_13      55
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_0 56
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_1 57
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_2 58
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_3 59
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_4 60
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_5 61
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_6 62
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_7 63
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_8 64
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_9 65
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_10 66
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_11 67
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_12 68
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDonePass_13 69
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_0 70
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_1 71
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_2 72
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_3 73
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_4 74
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_5 75
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_6 76
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_7 77
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_8 78
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_9 79
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_10 80
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_11 81
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_12 82
#define FM10000_PCIE_PP_SRAM_CTRL_b_BistDoneFail_13 83
#define FM10000_PCIE_PP_SRAM_CTRL_l_ErrWrite     0
#define FM10000_PCIE_PP_SRAM_CTRL_h_ErrWrite     27
#define FM10000_PCIE_PP_SRAM_CTRL_s_ErrWrite     2
#define FM10000_PCIE_PP_SRAM_CTRL_l_CErr         28
#define FM10000_PCIE_PP_SRAM_CTRL_h_CErr         41
#define FM10000_PCIE_PP_SRAM_CTRL_s_CErr         1
#define FM10000_PCIE_PP_SRAM_CTRL_l_UErr         42
#define FM10000_PCIE_PP_SRAM_CTRL_h_UErr         55
#define FM10000_PCIE_PP_SRAM_CTRL_s_UErr         1
#define FM10000_PCIE_PP_SRAM_CTRL_l_BistDonePass 56
#define FM10000_PCIE_PP_SRAM_CTRL_h_BistDonePass 69
#define FM10000_PCIE_PP_SRAM_CTRL_s_BistDonePass 1
#define FM10000_PCIE_PP_SRAM_CTRL_l_BistDoneFail 70
#define FM10000_PCIE_PP_SRAM_CTRL_h_BistDoneFail 83
#define FM10000_PCIE_PP_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_PCIE_PCW_SRAM_CTRL_l_ErrWrite_0  0
#define FM10000_PCIE_PCW_SRAM_CTRL_h_ErrWrite_0  1
#define FM10000_PCIE_PCW_SRAM_CTRL_l_ErrWrite_1  2
#define FM10000_PCIE_PCW_SRAM_CTRL_h_ErrWrite_1  3
#define FM10000_PCIE_PCW_SRAM_CTRL_l_ErrWrite_2  4
#define FM10000_PCIE_PCW_SRAM_CTRL_h_ErrWrite_2  5
#define FM10000_PCIE_PCW_SRAM_CTRL_l_ErrWrite_3  6
#define FM10000_PCIE_PCW_SRAM_CTRL_h_ErrWrite_3  7
#define FM10000_PCIE_PCW_SRAM_CTRL_l_ErrWrite_4  8
#define FM10000_PCIE_PCW_SRAM_CTRL_h_ErrWrite_4  9
#define FM10000_PCIE_PCW_SRAM_CTRL_l_ErrWrite_5  10
#define FM10000_PCIE_PCW_SRAM_CTRL_h_ErrWrite_5  11
#define FM10000_PCIE_PCW_SRAM_CTRL_l_ErrWrite_6  12
#define FM10000_PCIE_PCW_SRAM_CTRL_h_ErrWrite_6  13
#define FM10000_PCIE_PCW_SRAM_CTRL_b_CErr_0      14
#define FM10000_PCIE_PCW_SRAM_CTRL_b_CErr_1      15
#define FM10000_PCIE_PCW_SRAM_CTRL_b_CErr_2      16
#define FM10000_PCIE_PCW_SRAM_CTRL_b_CErr_3      17
#define FM10000_PCIE_PCW_SRAM_CTRL_b_CErr_4      18
#define FM10000_PCIE_PCW_SRAM_CTRL_b_CErr_5      19
#define FM10000_PCIE_PCW_SRAM_CTRL_b_CErr_6      20
#define FM10000_PCIE_PCW_SRAM_CTRL_b_UErr_0      21
#define FM10000_PCIE_PCW_SRAM_CTRL_b_UErr_1      22
#define FM10000_PCIE_PCW_SRAM_CTRL_b_UErr_2      23
#define FM10000_PCIE_PCW_SRAM_CTRL_b_UErr_3      24
#define FM10000_PCIE_PCW_SRAM_CTRL_b_UErr_4      25
#define FM10000_PCIE_PCW_SRAM_CTRL_b_UErr_5      26
#define FM10000_PCIE_PCW_SRAM_CTRL_b_UErr_6      27
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_PCIE_PCW_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_PCIE_PCW_SRAM_CTRL_l_ErrWrite    0
#define FM10000_PCIE_PCW_SRAM_CTRL_h_ErrWrite    13
#define FM10000_PCIE_PCW_SRAM_CTRL_s_ErrWrite    2
#define FM10000_PCIE_PCW_SRAM_CTRL_l_CErr        14
#define FM10000_PCIE_PCW_SRAM_CTRL_h_CErr        20
#define FM10000_PCIE_PCW_SRAM_CTRL_s_CErr        1
#define FM10000_PCIE_PCW_SRAM_CTRL_l_UErr        21
#define FM10000_PCIE_PCW_SRAM_CTRL_h_UErr        27
#define FM10000_PCIE_PCW_SRAM_CTRL_s_UErr        1
#define FM10000_PCIE_PCW_SRAM_CTRL_l_BistDonePass 28
#define FM10000_PCIE_PCW_SRAM_CTRL_h_BistDonePass 34
#define FM10000_PCIE_PCW_SRAM_CTRL_s_BistDonePass 1
#define FM10000_PCIE_PCW_SRAM_CTRL_l_BistDoneFail 35
#define FM10000_PCIE_PCW_SRAM_CTRL_h_BistDoneFail 41
#define FM10000_PCIE_PCW_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_PCIE_RHI_SRAM_CTRL1_l_ErrWrite_0 0
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_ErrWrite_0 1
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_ErrWrite_1 2
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_ErrWrite_1 3
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_ErrWrite_2 4
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_ErrWrite_2 5
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_ErrWrite_3 6
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_ErrWrite_3 7
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_ErrWrite_4 8
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_ErrWrite_4 9
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_ErrWrite_5 10
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_ErrWrite_5 11
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_ErrWrite_6 12
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_ErrWrite_6 13
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_CErr_0     14
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_CErr_1     15
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_CErr_2     16
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_CErr_3     17
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_CErr_4     18
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_CErr_5     19
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_CErr_6     20
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_UErr_0     21
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_UErr_1     22
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_UErr_2     23
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_UErr_3     24
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_UErr_4     25
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_UErr_5     26
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_UErr_6     27
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDonePass_0 28
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDonePass_1 29
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDonePass_2 30
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDonePass_3 31
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDonePass_4 32
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDonePass_5 33
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDonePass_6 34
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDoneFail_0 35
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDoneFail_1 36
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDoneFail_2 37
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDoneFail_3 38
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDoneFail_4 39
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDoneFail_5 40
#define FM10000_PCIE_RHI_SRAM_CTRL1_b_BistDoneFail_6 41
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_ErrWrite   0
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_ErrWrite   13
#define FM10000_PCIE_RHI_SRAM_CTRL1_s_ErrWrite   2
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_CErr       14
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_CErr       20
#define FM10000_PCIE_RHI_SRAM_CTRL1_s_CErr       1
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_UErr       21
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_UErr       27
#define FM10000_PCIE_RHI_SRAM_CTRL1_s_UErr       1
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_BistDonePass 28
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_BistDonePass 34
#define FM10000_PCIE_RHI_SRAM_CTRL1_s_BistDonePass 1
#define FM10000_PCIE_RHI_SRAM_CTRL1_l_BistDoneFail 35
#define FM10000_PCIE_RHI_SRAM_CTRL1_h_BistDoneFail 41
#define FM10000_PCIE_RHI_SRAM_CTRL1_s_BistDoneFail 1

#define FM10000_PCIE_RHI_SRAM_CTRL2_l_ErrWrite_0 0
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_ErrWrite_0 1
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_ErrWrite_1 2
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_ErrWrite_1 3
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_ErrWrite_2 4
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_ErrWrite_2 5
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_ErrWrite_3 6
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_ErrWrite_3 7
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_ErrWrite_4 8
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_ErrWrite_4 9
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_CErr_0     10
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_CErr_1     11
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_CErr_2     12
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_CErr_3     13
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_CErr_4     14
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_UErr_0     15
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_UErr_1     16
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_UErr_2     17
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_UErr_3     18
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_UErr_4     19
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDonePass_0 20
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDonePass_1 21
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDonePass_2 22
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDonePass_3 23
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDonePass_4 24
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDoneFail_0 25
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDoneFail_1 26
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDoneFail_2 27
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDoneFail_3 28
#define FM10000_PCIE_RHI_SRAM_CTRL2_b_BistDoneFail_4 29
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_ErrWrite   0
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_ErrWrite   9
#define FM10000_PCIE_RHI_SRAM_CTRL2_s_ErrWrite   2
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_CErr       10
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_CErr       14
#define FM10000_PCIE_RHI_SRAM_CTRL2_s_CErr       1
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_UErr       15
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_UErr       19
#define FM10000_PCIE_RHI_SRAM_CTRL2_s_UErr       1
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_BistDonePass 20
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_BistDonePass 24
#define FM10000_PCIE_RHI_SRAM_CTRL2_s_BistDonePass 1
#define FM10000_PCIE_RHI_SRAM_CTRL2_l_BistDoneFail 25
#define FM10000_PCIE_RHI_SRAM_CTRL2_h_BistDoneFail 29
#define FM10000_PCIE_RHI_SRAM_CTRL2_s_BistDoneFail 1

#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_0 0
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_0 1
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_1 2
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_1 3
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_2 4
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_2 5
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_3 6
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_3 7
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_4 8
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_4 9
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_5 10
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_5 11
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_6 12
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_6 13
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_7 14
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_7 15
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_8 16
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_8 17
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_9 18
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_9 19
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_10 20
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_10 21
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_11 22
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_11 23
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_12 24
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_12 25
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite_13 26
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite_13 27
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_0     28
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_1     29
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_2     30
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_3     31
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_4     32
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_5     33
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_6     34
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_7     35
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_8     36
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_9     37
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_10    38
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_11    39
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_12    40
#define FM10000_PCIE_THI_SRAM_CTRL1_b_CErr_13    41
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_0     42
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_1     43
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_2     44
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_3     45
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_4     46
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_5     47
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_6     48
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_7     49
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_8     50
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_9     51
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_10    52
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_11    53
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_12    54
#define FM10000_PCIE_THI_SRAM_CTRL1_b_UErr_13    55
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_0 56
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_1 57
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_2 58
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_3 59
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_4 60
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_5 61
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_6 62
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_7 63
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_8 64
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_9 65
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_10 66
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_11 67
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_12 68
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDonePass_13 69
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_0 70
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_1 71
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_2 72
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_3 73
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_4 74
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_5 75
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_6 76
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_7 77
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_8 78
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_9 79
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_10 80
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_11 81
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_12 82
#define FM10000_PCIE_THI_SRAM_CTRL1_b_BistDoneFail_13 83
#define FM10000_PCIE_THI_SRAM_CTRL1_l_ErrWrite   0
#define FM10000_PCIE_THI_SRAM_CTRL1_h_ErrWrite   27
#define FM10000_PCIE_THI_SRAM_CTRL1_s_ErrWrite   2
#define FM10000_PCIE_THI_SRAM_CTRL1_l_CErr       28
#define FM10000_PCIE_THI_SRAM_CTRL1_h_CErr       41
#define FM10000_PCIE_THI_SRAM_CTRL1_s_CErr       1
#define FM10000_PCIE_THI_SRAM_CTRL1_l_UErr       42
#define FM10000_PCIE_THI_SRAM_CTRL1_h_UErr       55
#define FM10000_PCIE_THI_SRAM_CTRL1_s_UErr       1
#define FM10000_PCIE_THI_SRAM_CTRL1_l_BistDonePass 56
#define FM10000_PCIE_THI_SRAM_CTRL1_h_BistDonePass 69
#define FM10000_PCIE_THI_SRAM_CTRL1_s_BistDonePass 1
#define FM10000_PCIE_THI_SRAM_CTRL1_l_BistDoneFail 70
#define FM10000_PCIE_THI_SRAM_CTRL1_h_BistDoneFail 83
#define FM10000_PCIE_THI_SRAM_CTRL1_s_BistDoneFail 1

#define FM10000_PCIE_THI_SRAM_CTRL2_l_ErrWrite_0 0
#define FM10000_PCIE_THI_SRAM_CTRL2_h_ErrWrite_0 1
#define FM10000_PCIE_THI_SRAM_CTRL2_l_ErrWrite_1 2
#define FM10000_PCIE_THI_SRAM_CTRL2_h_ErrWrite_1 3
#define FM10000_PCIE_THI_SRAM_CTRL2_l_ErrWrite_2 4
#define FM10000_PCIE_THI_SRAM_CTRL2_h_ErrWrite_2 5
#define FM10000_PCIE_THI_SRAM_CTRL2_l_ErrWrite_3 6
#define FM10000_PCIE_THI_SRAM_CTRL2_h_ErrWrite_3 7
#define FM10000_PCIE_THI_SRAM_CTRL2_l_ErrWrite_4 8
#define FM10000_PCIE_THI_SRAM_CTRL2_h_ErrWrite_4 9
#define FM10000_PCIE_THI_SRAM_CTRL2_l_ErrWrite_5 10
#define FM10000_PCIE_THI_SRAM_CTRL2_h_ErrWrite_5 11
#define FM10000_PCIE_THI_SRAM_CTRL2_b_CErr_0     12
#define FM10000_PCIE_THI_SRAM_CTRL2_b_CErr_1     13
#define FM10000_PCIE_THI_SRAM_CTRL2_b_CErr_2     14
#define FM10000_PCIE_THI_SRAM_CTRL2_b_CErr_3     15
#define FM10000_PCIE_THI_SRAM_CTRL2_b_CErr_4     16
#define FM10000_PCIE_THI_SRAM_CTRL2_b_CErr_5     17
#define FM10000_PCIE_THI_SRAM_CTRL2_b_UErr_0     18
#define FM10000_PCIE_THI_SRAM_CTRL2_b_UErr_1     19
#define FM10000_PCIE_THI_SRAM_CTRL2_b_UErr_2     20
#define FM10000_PCIE_THI_SRAM_CTRL2_b_UErr_3     21
#define FM10000_PCIE_THI_SRAM_CTRL2_b_UErr_4     22
#define FM10000_PCIE_THI_SRAM_CTRL2_b_UErr_5     23
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDonePass_0 24
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDonePass_1 25
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDonePass_2 26
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDonePass_3 27
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDonePass_4 28
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDonePass_5 29
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDoneFail_0 30
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDoneFail_1 31
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDoneFail_2 32
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDoneFail_3 33
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDoneFail_4 34
#define FM10000_PCIE_THI_SRAM_CTRL2_b_BistDoneFail_5 35
#define FM10000_PCIE_THI_SRAM_CTRL2_l_ErrWrite   0
#define FM10000_PCIE_THI_SRAM_CTRL2_h_ErrWrite   11
#define FM10000_PCIE_THI_SRAM_CTRL2_s_ErrWrite   2
#define FM10000_PCIE_THI_SRAM_CTRL2_l_CErr       12
#define FM10000_PCIE_THI_SRAM_CTRL2_h_CErr       17
#define FM10000_PCIE_THI_SRAM_CTRL2_s_CErr       1
#define FM10000_PCIE_THI_SRAM_CTRL2_l_UErr       18
#define FM10000_PCIE_THI_SRAM_CTRL2_h_UErr       23
#define FM10000_PCIE_THI_SRAM_CTRL2_s_UErr       1
#define FM10000_PCIE_THI_SRAM_CTRL2_l_BistDonePass 24
#define FM10000_PCIE_THI_SRAM_CTRL2_h_BistDonePass 29
#define FM10000_PCIE_THI_SRAM_CTRL2_s_BistDonePass 1
#define FM10000_PCIE_THI_SRAM_CTRL2_l_BistDoneFail 30
#define FM10000_PCIE_THI_SRAM_CTRL2_h_BistDoneFail 35
#define FM10000_PCIE_THI_SRAM_CTRL2_s_BistDoneFail 1

#define FM10000_PCIE_FPGA_REVID_l_DayInWW        0
#define FM10000_PCIE_FPGA_REVID_h_DayInWW        3
#define FM10000_PCIE_FPGA_REVID_l_WW             4
#define FM10000_PCIE_FPGA_REVID_h_WW             11
#define FM10000_PCIE_FPGA_REVID_l_Year           12
#define FM10000_PCIE_FPGA_REVID_h_Year           15
#define FM10000_PCIE_FPGA_REVID_l_EASVersion     16
#define FM10000_PCIE_FPGA_REVID_h_EASVersion     27
#define FM10000_PCIE_FPGA_REVID_l_HWVersion      28
#define FM10000_PCIE_FPGA_REVID_h_HWVersion      31

#define FM10000_PCIE_TIMEOUT_CFG_l_MemInitTimer  0
#define FM10000_PCIE_TIMEOUT_CFG_h_MemInitTimer  15
#define FM10000_PCIE_TIMEOUT_CFG_l_CSRAccessTimeout 16
#define FM10000_PCIE_TIMEOUT_CFG_h_CSRAccessTimeout 23

#define FM10000_PCIE_DEBUG_PCA_l_Reserved        0
#define FM10000_PCIE_DEBUG_PCA_h_Reserved        31

#define FM10000_PCIE_DEBUG_RHI_l_Reserved        0
#define FM10000_PCIE_DEBUG_RHI_h_Reserved        31

#define FM10000_PCIE_DEBUG_THI_l_Reserved        0
#define FM10000_PCIE_DEBUG_THI_h_Reserved        31

#define FM10000_PCIE_DEBUG_RPP_l_Reserved        0
#define FM10000_PCIE_DEBUG_RPP_h_Reserved        31

#define FM10000_PCIE_DEBUG_TPP_l_Reserved        0
#define FM10000_PCIE_DEBUG_TPP_h_Reserved        31

#define FM10000_PCIE_DEBUG_FUM_l_Reserved1       0
#define FM10000_PCIE_DEBUG_FUM_h_Reserved1       15
#define FM10000_PCIE_DEBUG_FUM_l_Reserved2       16
#define FM10000_PCIE_DEBUG_FUM_h_Reserved2       31

#define FM10000_PCIE_DEBUG_MEM_CTRL_l_Address    0
#define FM10000_PCIE_DEBUG_MEM_CTRL_h_Address    12
#define FM10000_PCIE_DEBUG_MEM_CTRL_l_MemDecoder 13
#define FM10000_PCIE_DEBUG_MEM_CTRL_h_MemDecoder 17
#define FM10000_PCIE_DEBUG_MEM_CTRL_b_Read       18
#define FM10000_PCIE_DEBUG_MEM_CTRL_b_Write      19
#define FM10000_PCIE_DEBUG_MEM_CTRL_b_Acknowledge 20

#define FM10000_PCIE_DEBUG_MEM_DATA_l_Data       0
#define FM10000_PCIE_DEBUG_MEM_DATA_h_Data       31

#define FM10000_PCIE_LVMMC_b_TxDropHDRLEN0       0
#define FM10000_PCIE_LVMMC_b_TxDropMSS0          1
#define FM10000_PCIE_LVMMC_b_TxDropHDRLENGtPKTLEN 2
#define FM10000_PCIE_LVMMC_b_TxDropMinPkt        3
#define FM10000_PCIE_LVMMC_b_TxDropMaxPkt        4
#define FM10000_PCIE_LVMMC_b_TxDropMaxHdr        5
#define FM10000_PCIE_LVMMC_b_TxDropMinHdr        6
#define FM10000_PCIE_LVMMC_b_TxMinTDLEN          7
#define FM10000_PCIE_LVMMC_b_TxDropBUFLEN0First  8
#define FM10000_PCIE_LVMMC_b_TxDropBUFLEN0Mid    9
#define FM10000_PCIE_LVMMC_b_TxDropMaxDesc       10
#define FM10000_PCIE_LVMMC_b_TxDropFTAGInsDis    11
#define FM10000_PCIE_LVMMC_b_TxDropMinMSS        12
#define FM10000_PCIE_LVMMC_b_TxDropMaxTSO        13
#define FM10000_PCIE_LVMMC_b_TxDropURCAData      14
#define FM10000_PCIE_LVMMC_b_TxDropURCADesc      15
#define FM10000_PCIE_LVMMC_b_TxDropMaxTCB        16
#define FM10000_PCIE_LVMMC_b_TxTDBALHQEn         17
#define FM10000_PCIE_LVMMC_b_TxTDTGtTDLEN        18
#define FM10000_PCIE_LVMMC_b_TxTXDCTLQEn         19
#define FM10000_PCIE_LVMMC_l_Reserved            20
#define FM10000_PCIE_LVMMC_h_Reserved            31

#define FM10000_PCIE_LVMMI_l_FirstMaliciousEvent 0
#define FM10000_PCIE_LVMMI_h_FirstMaliciousEvent 13
#define FM10000_PCIE_LVMMI_l_SecondMaliciousEvent 14
#define FM10000_PCIE_LVMMI_h_SecondMaliciousEvent 27

#define FM10000_PCIE_FUM_DFX_CNT_l_Debug_Counter 0
#define FM10000_PCIE_FUM_DFX_CNT_h_Debug_Counter 31

#define FM10000_PCIE_FUM_DFX_STA_l_Debug_Status  0
#define FM10000_PCIE_FUM_DFX_STA_h_Debug_Status  31

#define FM10000_PCIE_HOST_MISC_l_Mgmt_TO         0
#define FM10000_PCIE_HOST_MISC_h_Mgmt_TO         19
#define FM10000_PCIE_HOST_MISC_b_Mgmt_TO_En      20
#define FM10000_PCIE_HOST_MISC_b_Timeout         21

#define FM10000_PCIE_HOST_LANE_CTRL_l_MasterLane 0
#define FM10000_PCIE_HOST_LANE_CTRL_h_MasterLane 2
#define FM10000_PCIE_HOST_LANE_CTRL_b_RxStandby_En 3
#define FM10000_PCIE_HOST_LANE_CTRL_b_Sym_Realign 4
#define FM10000_PCIE_HOST_LANE_CTRL_b_FTS_Align  5
#define FM10000_PCIE_HOST_LANE_CTRL_b_IntDisableAutoAssert 6

#define FM10000_PCIE_SERDES_CTRL_b_Enable        0
#define FM10000_PCIE_SERDES_CTRL_b_Interrupt     1
#define FM10000_PCIE_SERDES_CTRL_b_InProgess     2
#define FM10000_PCIE_SERDES_CTRL_l_reserved0     3
#define FM10000_PCIE_SERDES_CTRL_h_reserved0     15
#define FM10000_PCIE_SERDES_CTRL_l_InterruptCode 16
#define FM10000_PCIE_SERDES_CTRL_h_InterruptCode 31
#define FM10000_PCIE_SERDES_CTRL_l_DataWrite     32
#define FM10000_PCIE_SERDES_CTRL_h_DataWrite     47
#define FM10000_PCIE_SERDES_CTRL_l_DataRead      48
#define FM10000_PCIE_SERDES_CTRL_h_DataRead      63

#define FM10000_PCIE_CFG_ID_l_VendorID           0
#define FM10000_PCIE_CFG_ID_h_VendorID           15
#define FM10000_PCIE_CFG_ID_l_DeviceID           16
#define FM10000_PCIE_CFG_ID_h_DeviceID           31

#define FM10000_PCIE_CFG_CMD_b_IOSpaceEn         0
#define FM10000_PCIE_CFG_CMD_b_MemSpaceEn        1
#define FM10000_PCIE_CFG_CMD_b_BusMasterEn       2
#define FM10000_PCIE_CFG_CMD_b_SpecialCycEn      3
#define FM10000_PCIE_CFG_CMD_b_MemWrInv          4
#define FM10000_PCIE_CFG_CMD_b_VGAPaletteSnp     5
#define FM10000_PCIE_CFG_CMD_b_ParErrResp        6
#define FM10000_PCIE_CFG_CMD_b_IdselStep         7
#define FM10000_PCIE_CFG_CMD_b_SERRnEn           8
#define FM10000_PCIE_CFG_CMD_b_FastB2BEn         9
#define FM10000_PCIE_CFG_CMD_b_INTAssertDis      10
#define FM10000_PCIE_CFG_CMD_l_reserved0         11
#define FM10000_PCIE_CFG_CMD_h_reserved0         18
#define FM10000_PCIE_CFG_CMD_b_INTStat           19
#define FM10000_PCIE_CFG_CMD_b_CapList           20
#define FM10000_PCIE_CFG_CMD_b_Cap66Mhz          21
#define FM10000_PCIE_CFG_CMD_b_reserved1         22
#define FM10000_PCIE_CFG_CMD_b_CapFastB2B        23
#define FM10000_PCIE_CFG_CMD_b_MstrDataParErr    24
#define FM10000_PCIE_CFG_CMD_l_DevselTiming      25
#define FM10000_PCIE_CFG_CMD_h_DevselTiming      26
#define FM10000_PCIE_CFG_CMD_b_SigTgtAbort       27
#define FM10000_PCIE_CFG_CMD_b_RcvTgtAbort       28
#define FM10000_PCIE_CFG_CMD_b_RcvMstAbort       29
#define FM10000_PCIE_CFG_CMD_b_SigSysErr         30
#define FM10000_PCIE_CFG_CMD_b_DetectParErr      31

#define FM10000_PCIE_CFG_1_l_RevisionID          0
#define FM10000_PCIE_CFG_1_h_RevisionID          7
#define FM10000_PCIE_CFG_1_l_ClassCode           8
#define FM10000_PCIE_CFG_1_h_ClassCode           31

#define FM10000_PCIE_CFG_2_l_CacheLineSize       0
#define FM10000_PCIE_CFG_2_h_CacheLineSize       7
#define FM10000_PCIE_CFG_2_l_LatencyTimer        8
#define FM10000_PCIE_CFG_2_h_LatencyTimer        15
#define FM10000_PCIE_CFG_2_l_HeaderType          16
#define FM10000_PCIE_CFG_2_h_HeaderType          22
#define FM10000_PCIE_CFG_2_b_MultiFunction       23
#define FM10000_PCIE_CFG_2_l_BIST                24
#define FM10000_PCIE_CFG_2_h_BIST                31

#define FM10000_PCIE_CFG_BAR0_b_AccessType       0
#define FM10000_PCIE_CFG_BAR0_l_AddressSize      1
#define FM10000_PCIE_CFG_BAR0_h_AddressSize      2
#define FM10000_PCIE_CFG_BAR0_b_Prefetchable     3
#define FM10000_PCIE_CFG_BAR0_l_Zero             4
#define FM10000_PCIE_CFG_BAR0_h_Zero             21
#define FM10000_PCIE_CFG_BAR0_l_Address          22
#define FM10000_PCIE_CFG_BAR0_h_Address          31

#define FM10000_PCIE_CFG_BAR1_l_AddressHigh      0
#define FM10000_PCIE_CFG_BAR1_h_AddressHigh      31

#define FM10000_PCIE_CFG_BAR2_b_AccessType       0
#define FM10000_PCIE_CFG_BAR2_l_AddressSize      1
#define FM10000_PCIE_CFG_BAR2_h_AddressSize      2
#define FM10000_PCIE_CFG_BAR2_b_Prefetchable     3
#define FM10000_PCIE_CFG_BAR2_l_Zero             4
#define FM10000_PCIE_CFG_BAR2_h_Zero             12
#define FM10000_PCIE_CFG_BAR2_l_Address          13
#define FM10000_PCIE_CFG_BAR2_h_Address          30

#define FM10000_PCIE_CFG_BAR3_l_AddressHigh      0
#define FM10000_PCIE_CFG_BAR3_h_AddressHigh      31

#define FM10000_PCIE_CFG_BAR4_b_AccessType       0
#define FM10000_PCIE_CFG_BAR4_l_AddressSize      1
#define FM10000_PCIE_CFG_BAR4_h_AddressSize      2
#define FM10000_PCIE_CFG_BAR4_b_Prefetchable     3
#define FM10000_PCIE_CFG_BAR4_l_Zero             4
#define FM10000_PCIE_CFG_BAR4_h_Zero             25
#define FM10000_PCIE_CFG_BAR4_l_Address          26
#define FM10000_PCIE_CFG_BAR4_h_Address          31

#define FM10000_PCIE_CFG_BAR5_l_AddressHigh      0
#define FM10000_PCIE_CFG_BAR5_h_AddressHigh      31

#define FM10000_PCIE_CFG_CARDBUS_l_CardbusPtr    0
#define FM10000_PCIE_CFG_CARDBUS_h_CardbusPtr    31

#define FM10000_PCIE_CFG_SUBID_l_SubVendorID     0
#define FM10000_PCIE_CFG_SUBID_h_SubVendorID     15
#define FM10000_PCIE_CFG_SUBID_l_SubDeviceID     16
#define FM10000_PCIE_CFG_SUBID_h_SubDeviceID     31

#define FM10000_PCIE_CFG_EXP_ROM_b_Enable        0
#define FM10000_PCIE_CFG_EXP_ROM_l_reserved0     1
#define FM10000_PCIE_CFG_EXP_ROM_h_reserved0     10
#define FM10000_PCIE_CFG_EXP_ROM_l_Address       11
#define FM10000_PCIE_CFG_EXP_ROM_h_Address       31

#define FM10000_PCIE_CFG_CAP_PTR_l_CapabilityPtr 0
#define FM10000_PCIE_CFG_CAP_PTR_h_CapabilityPtr 7

#define FM10000_PCIE_CFG_RSVD_l_Reserved         0
#define FM10000_PCIE_CFG_RSVD_h_Reserved         31

#define FM10000_PCIE_CFG_INT_l_InterruptLine     0
#define FM10000_PCIE_CFG_INT_h_InterruptLine     7
#define FM10000_PCIE_CFG_INT_l_InterruptPin      8
#define FM10000_PCIE_CFG_INT_h_InterruptPin      15
#define FM10000_PCIE_CFG_INT_l_MinGrant          16
#define FM10000_PCIE_CFG_INT_h_MinGrant          23
#define FM10000_PCIE_CFG_INT_l_MaxLatency        24
#define FM10000_PCIE_CFG_INT_h_MaxLatency        31

#define FM10000_PCIE_CFG_PM_CAP_l_CapID          0
#define FM10000_PCIE_CFG_PM_CAP_h_CapID          7
#define FM10000_PCIE_CFG_PM_CAP_l_NextCapPtr     8
#define FM10000_PCIE_CFG_PM_CAP_h_NextCapPtr     15
#define FM10000_PCIE_CFG_PM_CAP_l_PM_Version     16
#define FM10000_PCIE_CFG_PM_CAP_h_PM_Version     18
#define FM10000_PCIE_CFG_PM_CAP_b_PME_Clock      19
#define FM10000_PCIE_CFG_PM_CAP_b_reserved0      20
#define FM10000_PCIE_CFG_PM_CAP_b_DSI            21
#define FM10000_PCIE_CFG_PM_CAP_l_AUX_Current    22
#define FM10000_PCIE_CFG_PM_CAP_h_AUX_Current    23
#define FM10000_PCIE_CFG_PM_CAP_b_D1_Support     24
#define FM10000_PCIE_CFG_PM_CAP_b_D2_Support     25
#define FM10000_PCIE_CFG_PM_CAP_l_PME_Support    26
#define FM10000_PCIE_CFG_PM_CAP_h_PME_Support    29

#define FM10000_PCIE_CFG_PM_CTRL_l_PwrState      0
#define FM10000_PCIE_CFG_PM_CTRL_h_PwrState      1
#define FM10000_PCIE_CFG_PM_CTRL_b_reserved0     2
#define FM10000_PCIE_CFG_PM_CTRL_b_NoSoftRst     3
#define FM10000_PCIE_CFG_PM_CTRL_l_reserved1     4
#define FM10000_PCIE_CFG_PM_CTRL_h_reserved1     7
#define FM10000_PCIE_CFG_PM_CTRL_b_PMEEn         8
#define FM10000_PCIE_CFG_PM_CTRL_l_Data_Select   9
#define FM10000_PCIE_CFG_PM_CTRL_h_Data_Select   12
#define FM10000_PCIE_CFG_PM_CTRL_l_Data_Scale    13
#define FM10000_PCIE_CFG_PM_CTRL_h_Data_Scale    14
#define FM10000_PCIE_CFG_PM_CTRL_b_PME_Status    15
#define FM10000_PCIE_CFG_PM_CTRL_l_BSE           16
#define FM10000_PCIE_CFG_PM_CTRL_h_BSE           23
#define FM10000_PCIE_CFG_PM_CTRL_l_Data          24
#define FM10000_PCIE_CFG_PM_CTRL_h_Data          31

#define FM10000_PCIE_CFG_PCIE_CAP_l_CapID        0
#define FM10000_PCIE_CFG_PCIE_CAP_h_CapID        7
#define FM10000_PCIE_CFG_PCIE_CAP_l_NextCapPtr   8
#define FM10000_PCIE_CFG_PCIE_CAP_h_NextCapPtr   15
#define FM10000_PCIE_CFG_PCIE_CAP_l_CapabilityVersion 16
#define FM10000_PCIE_CFG_PCIE_CAP_h_CapabilityVersion 19
#define FM10000_PCIE_CFG_PCIE_CAP_l_DevicePortType 20
#define FM10000_PCIE_CFG_PCIE_CAP_h_DevicePortType 23
#define FM10000_PCIE_CFG_PCIE_CAP_b_SlotImplemented 24
#define FM10000_PCIE_CFG_PCIE_CAP_l_InterrruptMessageNumber 25
#define FM10000_PCIE_CFG_PCIE_CAP_h_InterrruptMessageNumber 29

#define FM10000_PCIE_CFG_PCIE_DEV_CAP_l_MaxPayloadSize 0
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_h_MaxPayloadSize 2
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_l_PhantomFunctionSupport 3
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_h_PhantomFunctionSupport 4
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_b_ExtendedTagField 5
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_l_EndpointL0Latency 6
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_h_EndpointL0Latency 8
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_l_EndpointL1Latency 9
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_h_EndpointL1Latency 11
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_b_AttentionButtonPreset 12
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_b_AttentionIndicatorPreset 13
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_b_PowerIndicatorPreset 14
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_b_RoleBasedErrorReporting 15
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_l_reserved0 16
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_h_reserved0 17
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_l_SlotPowerLimit 18
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_h_SlotPowerLimit 25
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_l_SlotPowerScale 26
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_h_SlotPowerScale 27
#define FM10000_PCIE_CFG_PCIE_DEV_CAP_b_FunctionLevelReset 28

#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_CorrectableErrorReportingEnable 0
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_NonFatalErrorReportingEnable 1
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_FatalErrorReportingEnable 2
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_UnsupportedRequestReportingEnable 3
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_EnableRelaxedOrdering 4
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_l_MaxPayloadSize 5
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_h_MaxPayloadSize 7
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_ExtendedTagfieldEnable 8
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_PhantomFunctionsEnable 9
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_AuxiliaryPowerPMEnable 10
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_EnableNoSnoop 11
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_l_MaxReadRequestSize 12
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_h_MaxReadRequestSize 14
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_InitiateFLR 15
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_CorrectableDetected 16
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_NonFatalErrorDetected 17
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_FatalErrorDetected 18
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_UnsupportedRequestDetected 19
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_AuxPowerDetected 20
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL_b_TransactionPending 21

#define FM10000_PCIE_CFG_PCIE_LINK_CAP_l_SupportedLinkSpeeds 0
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_h_SupportedLinkSpeeds 3
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_l_MaxLinkWidth 4
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_h_MaxLinkWidth 9
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_l_ActiveStateLinkPMSupport 10
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_h_ActiveStateLinkPMSupport 11
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_l_L0sExitLatency 12
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_h_L0sExitLatency 14
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_l_L1ExitLatency 15
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_h_L1ExitLatency 17
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_b_ClockPowerManagement 18
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_b_SurpriseDownErrorReportingCapable 19
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_b_DataLinkLayerLinkActiveReportingCapable 20
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_b_LinkBandwidthNotificationCapability 21
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_b_ASPMOptionalCompliance 22
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_b_reserved0 23
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_l_PortNumber 24
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_h_PortNumber 31

#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_l_ActStateLinkPM 0
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_h_ActStateLinkPM 1
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_reserved0 2
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_RdCplBoundary 3
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_LinkDisable 4
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_RetrainClock 5
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_CommonClkCfg 6
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_ExtSync 7
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_EnClkPwrMan 8
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_reserved1 9
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_LinkBandwdMgmtIntEn 10
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_LinkAutoBandwdIntEn 11
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_l_reserved2 12
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_h_reserved2 15
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_l_CurrentLinkSpeed 16
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_h_CurrentLinkSpeed 19
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_l_CurrentLinkWidth 20
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_h_CurrentLinkWidth 24
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_l_reserved3 25
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_h_reserved3 26
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_LnkTraining 27
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_SlotClkCfg 28
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_DataLinkAct 29
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_LinkBandStat 30
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_b_LinkAutoBandStat 31

#define FM10000_PCIE_CFG_PCIE_DEV_CAP2_l_CplTimeoutCfg 0
#define FM10000_PCIE_CFG_PCIE_DEV_CAP2_h_CplTimeoutCfg 3
#define FM10000_PCIE_CFG_PCIE_DEV_CAP2_b_CplTimeoutDisSuppt 4
#define FM10000_PCIE_CFG_PCIE_DEV_CAP2_l_reserved0 5
#define FM10000_PCIE_CFG_PCIE_DEV_CAP2_h_reserved0 11
#define FM10000_PCIE_CFG_PCIE_DEV_CAP2_l_TPHCplSup 12
#define FM10000_PCIE_CFG_PCIE_DEV_CAP2_h_TPHCplSup 13

#define FM10000_PCIE_CFG_PCIE_DEV_CTRL2_l_CplTimeoutVal 0
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL2_h_CplTimeoutVal 3
#define FM10000_PCIE_CFG_PCIE_DEV_CTRL2_b_CplTimeoutDis 4

#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_l_TargetSpeed 0
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_h_TargetSpeed 3
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_b_EnterCompliance 4
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_b_HwAutoSpeedDis 5
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_b_SelectDeEmphasis 6
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_l_TransmitMargin 7
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_h_TransmitMargin 9
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_b_EnterModeComp 10
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_b_CompSOS 11
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_l_reserved0 12
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_h_reserved0 15
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL2_b_CAPCURRDEEMPHASIS 16

#define FM10000_PCIE_CFG_MSIX_CAP_l_CapID        0
#define FM10000_PCIE_CFG_MSIX_CAP_h_CapID        7
#define FM10000_PCIE_CFG_MSIX_CAP_l_NextCapPtr   8
#define FM10000_PCIE_CFG_MSIX_CAP_h_NextCapPtr   15
#define FM10000_PCIE_CFG_MSIX_CAP_l_TableSize    16
#define FM10000_PCIE_CFG_MSIX_CAP_h_TableSize    26
#define FM10000_PCIE_CFG_MSIX_CAP_l_reserved0    27
#define FM10000_PCIE_CFG_MSIX_CAP_h_reserved0    29
#define FM10000_PCIE_CFG_MSIX_CAP_b_FunctionMask 30
#define FM10000_PCIE_CFG_MSIX_CAP_b_MSIX_Enable  31

#define FM10000_PCIE_CFG_MSIX_TABLE_OFFSET_l_BIR 0
#define FM10000_PCIE_CFG_MSIX_TABLE_OFFSET_h_BIR 2
#define FM10000_PCIE_CFG_MSIX_TABLE_OFFSET_l_Offset 3
#define FM10000_PCIE_CFG_MSIX_TABLE_OFFSET_h_Offset 31

#define FM10000_PCIE_CFG_MSIX_PBA_l_BIR          0
#define FM10000_PCIE_CFG_MSIX_PBA_h_BIR          2
#define FM10000_PCIE_CFG_MSIX_PBA_l_Offset       3
#define FM10000_PCIE_CFG_MSIX_PBA_h_Offset       31

#define FM10000_PCIE_CFG_VPD_CAP_l_CapID         0
#define FM10000_PCIE_CFG_VPD_CAP_h_CapID         7
#define FM10000_PCIE_CFG_VPD_CAP_l_NextCapPtr    8
#define FM10000_PCIE_CFG_VPD_CAP_h_NextCapPtr    15
#define FM10000_PCIE_CFG_VPD_CAP_l_Address       16
#define FM10000_PCIE_CFG_VPD_CAP_h_Address       30
#define FM10000_PCIE_CFG_VPD_CAP_b_Write         31

#define FM10000_PCIE_CFG_VPD_DATA_l_Data         0
#define FM10000_PCIE_CFG_VPD_DATA_h_Data         31

#define FM10000_PCIE_CFG_AER_HDR_l_ExtCapId      0
#define FM10000_PCIE_CFG_AER_HDR_h_ExtCapId      15
#define FM10000_PCIE_CFG_AER_HDR_l_Version       16
#define FM10000_PCIE_CFG_AER_HDR_h_Version       19
#define FM10000_PCIE_CFG_AER_HDR_l_NextCapPtr    20
#define FM10000_PCIE_CFG_AER_HDR_h_NextCapPtr    31

#define FM10000_PCIE_CFG_AER_UNERR_STATUS_l_reserved0 0
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_h_reserved0 3
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_DLPError 4
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_SurpriseDownError 5
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_l_reserved1 6
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_h_reserved1 11
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_PoisonedTLP 12
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_FlowControlError 13
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_CompletionTimeout 14
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_CompleterAbort 15
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_UnexpecteCompl 16
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_RxOverflow 17
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_MalformedTLP 18
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_ECRCError 19
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_UnsupportedRequestError 20
#define FM10000_PCIE_CFG_AER_UNERR_STATUS_b_ACSViolation 21

#define FM10000_PCIE_CFG_AER_UNERR_MASK_l_reserved0 0
#define FM10000_PCIE_CFG_AER_UNERR_MASK_h_reserved0 3
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_DLPError 4
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_SurpriseDownError 5
#define FM10000_PCIE_CFG_AER_UNERR_MASK_l_reserved1 6
#define FM10000_PCIE_CFG_AER_UNERR_MASK_h_reserved1 11
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_PoisonedTLP 12
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_FlowControlError 13
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_CompletionTimeout 14
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_CompleterAbort 15
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_UnexpecteCompl 16
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_RxOverflow 17
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_MalformedTLP 18
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_ECRCError 19
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_UnsupportedRequestError 20
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_reserved2 21
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_UncorrectableInternalError 22
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_reserved3 23
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_AtomicOpEggressBlocked 24
#define FM10000_PCIE_CFG_AER_UNERR_MASK_b_TLPPrefixBlockedError 25

#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_l_reserved0 0
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_h_reserved0 3
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_DLPError 4
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_SurpriseDownError 5
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_l_reserved1 6
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_h_reserved1 11
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_PoisonedTLP 12
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_FlowControlError 13
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_CompletionTimeout 14
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_CompleterAbort 15
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_UnexpecteCompl 16
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_RxOverflow 17
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_MalformedTLP 18
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_ECRCError 19
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_UnsupportedRequestError 20
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_reserved2 21
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_UncorrectableInternalError 22
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_reserved3 23
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_AtomicOpEggressBlocked 24
#define FM10000_PCIE_CFG_AER_UNERR_SEVERITY_b_TLPPrefixBlockedError 25

#define FM10000_PCIE_CFG_AER_COERR_STATUS_b_RxError 0
#define FM10000_PCIE_CFG_AER_COERR_STATUS_l_reserved0 1
#define FM10000_PCIE_CFG_AER_COERR_STATUS_h_reserved0 5
#define FM10000_PCIE_CFG_AER_COERR_STATUS_b_BadTLP 6
#define FM10000_PCIE_CFG_AER_COERR_STATUS_b_BadDLLP 7
#define FM10000_PCIE_CFG_AER_COERR_STATUS_b_ReplayRollover 8
#define FM10000_PCIE_CFG_AER_COERR_STATUS_l_reserved1 9
#define FM10000_PCIE_CFG_AER_COERR_STATUS_h_reserved1 11
#define FM10000_PCIE_CFG_AER_COERR_STATUS_b_ReplayTimeout 12
#define FM10000_PCIE_CFG_AER_COERR_STATUS_b_NonFatalError 13
#define FM10000_PCIE_CFG_AER_COERR_STATUS_b_CorrectableInternalError 14

#define FM10000_PCIE_CFG_AER_COERR_MASK_b_RxError 0
#define FM10000_PCIE_CFG_AER_COERR_MASK_l_reserved0 1
#define FM10000_PCIE_CFG_AER_COERR_MASK_h_reserved0 5
#define FM10000_PCIE_CFG_AER_COERR_MASK_b_BadTLP 6
#define FM10000_PCIE_CFG_AER_COERR_MASK_b_BadDLLP 7
#define FM10000_PCIE_CFG_AER_COERR_MASK_b_ReplayRollover 8
#define FM10000_PCIE_CFG_AER_COERR_MASK_l_reserved1 9
#define FM10000_PCIE_CFG_AER_COERR_MASK_h_reserved1 11
#define FM10000_PCIE_CFG_AER_COERR_MASK_b_ReplayTimeout 12
#define FM10000_PCIE_CFG_AER_COERR_MASK_b_NonFatalError 13
#define FM10000_PCIE_CFG_AER_COERR_MASK_b_CorrectableInternalError 14

#define FM10000_PCIE_CFG_AER_CTRL_l_ErrorIndex   0
#define FM10000_PCIE_CFG_AER_CTRL_h_ErrorIndex   4
#define FM10000_PCIE_CFG_AER_CTRL_b_ECRCGenCap   5
#define FM10000_PCIE_CFG_AER_CTRL_b_ECRCGenEn    6
#define FM10000_PCIE_CFG_AER_CTRL_b_ECRCCheckCap 7
#define FM10000_PCIE_CFG_AER_CTRL_b_ECRCCheckEn  8

#define FM10000_PCIE_CFG_AER_HEADER_LOG0_l_Header 0
#define FM10000_PCIE_CFG_AER_HEADER_LOG0_h_Header 31

#define FM10000_PCIE_CFG_AER_HEADER_LOG1_l_Header 0
#define FM10000_PCIE_CFG_AER_HEADER_LOG1_h_Header 31

#define FM10000_PCIE_CFG_AER_HEADER_LOG2_l_Header 0
#define FM10000_PCIE_CFG_AER_HEADER_LOG2_h_Header 31

#define FM10000_PCIE_CFG_AER_HEADER_LOG3_l_Header 0
#define FM10000_PCIE_CFG_AER_HEADER_LOG3_h_Header 31

#define FM10000_PCIE_CFG_SPD_HDR_l_CapId         0
#define FM10000_PCIE_CFG_SPD_HDR_h_CapId         15
#define FM10000_PCIE_CFG_SPD_HDR_l_Version       16
#define FM10000_PCIE_CFG_SPD_HDR_h_Version       19
#define FM10000_PCIE_CFG_SPD_HDR_l_NextCapPtr    20
#define FM10000_PCIE_CFG_SPD_HDR_h_NextCapPtr    31

#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_0 0
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_0 3
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_1 4
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_1 7
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_2 8
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_2 11
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_3 12
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_3 15
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_4 16
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_4 19
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_5 20
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_5 23
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_6 24
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_6 27
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_7 28
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_7 31
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber 0
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber 31
#define FM10000_PCIE_CFG_SPD_NUMBER_L_s_SerialNumber 4

#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_0 0
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_0 3
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_1 4
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_1 7
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_2 8
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_2 11
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_3 12
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_3 15
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_4 16
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_4 19
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_5 20
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_5 23
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_6 24
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_6 27
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_7 28
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_7 31
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber 0
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber 31
#define FM10000_PCIE_CFG_SPD_NUMBER_H_s_SerialNumber 4

#define FM10000_PCIE_CFG_ARI_HDR_l_CapID         0
#define FM10000_PCIE_CFG_ARI_HDR_h_CapID         15
#define FM10000_PCIE_CFG_ARI_HDR_l_Version       16
#define FM10000_PCIE_CFG_ARI_HDR_h_Version       19
#define FM10000_PCIE_CFG_ARI_HDR_l_NextCapPtr    20
#define FM10000_PCIE_CFG_ARI_HDR_h_NextCapPtr    31

#define FM10000_PCIE_CFG_ARI_CTRL_l_reserved0    0
#define FM10000_PCIE_CFG_ARI_CTRL_h_reserved0    7
#define FM10000_PCIE_CFG_ARI_CTRL_l_NFP          8
#define FM10000_PCIE_CFG_ARI_CTRL_h_NFP          15

#define FM10000_PCIE_CFG_SPCIE_HDR_l_CapID       0
#define FM10000_PCIE_CFG_SPCIE_HDR_h_CapID       15
#define FM10000_PCIE_CFG_SPCIE_HDR_l_Version     16
#define FM10000_PCIE_CFG_SPCIE_HDR_h_Version     19
#define FM10000_PCIE_CFG_SPCIE_HDR_l_NextCapPtr  20
#define FM10000_PCIE_CFG_SPCIE_HDR_h_NextCapPtr  31

#define FM10000_PCIE_CFG_SPCIE_LINK_CTRL3_b_PerfEq 0
#define FM10000_PCIE_CFG_SPCIE_LINK_CTRL3_b_LinkEqIntEn 1

#define FM10000_PCIE_CFG_SPCIE_ERR_STS_l_LaneErrSts 0
#define FM10000_PCIE_CFG_SPCIE_ERR_STS_h_LaneErrSts 7

#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_l_DwnTxPreset0 0
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_h_DwnTxPreset0 3
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_l_DwnRxPresetHint0 4
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_h_DwnRxPresetHint0 6
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_b_reserved0 7
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_l_UpTxPreset0 8
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_h_UpTxPreset0 11
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_l_UpRxPresetHint0 12
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_h_UpRxPresetHint0 14
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_b_reserved1 15
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_l_DwnTxPreset1 16
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_h_DwnTxPreset1 19
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_l_DwnRxPresetHint1 20
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_h_DwnRxPresetHint1 22
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_b_reserved2 23
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_l_UpTxPreset1 24
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_h_UpTxPreset1 27
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_l_UpRxPresetHint1 28
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ01_h_UpRxPresetHint1 30

#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_l_DwnTxPreset2 0
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_h_DwnTxPreset2 3
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_l_DwnRxPresetHint2 4
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_h_DwnRxPresetHint2 6
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_b_reserved0 7
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_l_UpTxPreset2 8
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_h_UpTxPreset2 11
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_l_UpRxPresetHint2 12
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_h_UpRxPresetHint2 14
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_b_reserved1 15
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_l_DwnTxPreset3 16
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_h_DwnTxPreset3 19
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_l_DwnRxPresetHint3 20
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_h_DwnRxPresetHint3 22
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_b_reserved2 23
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_l_UpTxPreset3 24
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_h_UpTxPreset3 27
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_l_UpRxPresetHint3 28
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ23_h_UpRxPresetHint3 30

#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_l_DwnTxPreset4 0
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_h_DwnTxPreset4 3
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_l_DwnRxPresetHint4 4
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_h_DwnRxPresetHint4 6
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_b_reserved0 7
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_l_UpTxPreset4 8
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_h_UpTxPreset4 11
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_l_UpRxPresetHint4 12
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_h_UpRxPresetHint4 14
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_b_reserved1 15
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_l_DwnTxPreset5 16
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_h_DwnTxPreset5 19
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_l_DwnRxPresetHint5 20
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_h_DwnRxPresetHint5 22
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_b_reserved2 23
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_l_UpTxPreset5 24
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_h_UpTxPreset5 27
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_l_UpRxPresetHint5 28
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ45_h_UpRxPresetHint5 30

#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_l_DwnTxPreset6 0
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_h_DwnTxPreset6 3
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_l_DwnRxPresetHint6 4
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_h_DwnRxPresetHint6 6
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_b_reserved0 7
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_l_UpTxPreset6 8
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_h_UpTxPreset6 11
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_l_UpRxPresetHint6 12
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_h_UpRxPresetHint6 14
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_b_reserved1 15
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_l_DwnTxPreset7 16
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_h_DwnTxPreset7 19
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_l_DwnRxPresetHint7 20
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_h_DwnRxPresetHint7 22
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_b_reserved2 23
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_l_UpTxPreset7 24
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_h_UpTxPreset7 27
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_l_UpRxPresetHint7 28
#define FM10000_PCIE_CFG_SPCIE_LINK_EQ67_h_UpRxPresetHint7 30

#define FM10000_PCIE_CFG_SRIOV_HDR_l_ID          0
#define FM10000_PCIE_CFG_SRIOV_HDR_h_ID          15
#define FM10000_PCIE_CFG_SRIOV_HDR_l_Version     16
#define FM10000_PCIE_CFG_SRIOV_HDR_h_Version     19
#define FM10000_PCIE_CFG_SRIOV_HDR_l_Nextpointer 20
#define FM10000_PCIE_CFG_SRIOV_HDR_h_Nextpointer 31

#define FM10000_PCIE_CFG_SRIOV_CAP_b_reserved0   0
#define FM10000_PCIE_CFG_SRIOV_CAP_b_ARICapHierPre 1

#define FM10000_PCIE_CFG_SRIOV_CTRL_b_VFE        0
#define FM10000_PCIE_CFG_SRIOV_CTRL_l_reserved0  1
#define FM10000_PCIE_CFG_SRIOV_CTRL_h_reserved0  2
#define FM10000_PCIE_CFG_SRIOV_CTRL_b_VFMSE      3
#define FM10000_PCIE_CFG_SRIOV_CTRL_b_VFARI      4

#define FM10000_PCIE_CFG_SRIOV_CFG_l_InitialVFs  0
#define FM10000_PCIE_CFG_SRIOV_CFG_h_InitialVFs  15
#define FM10000_PCIE_CFG_SRIOV_CFG_l_TotalVFs    16
#define FM10000_PCIE_CFG_SRIOV_CFG_h_TotalVFs    31

#define FM10000_PCIE_CFG_SRIOV_NUM_l_NumVFs      0
#define FM10000_PCIE_CFG_SRIOV_NUM_h_NumVFs      15
#define FM10000_PCIE_CFG_SRIOV_NUM_l_FDL         16
#define FM10000_PCIE_CFG_SRIOV_NUM_h_FDL         23

#define FM10000_PCIE_CFG_SRIOV_MAP_l_FVO         0
#define FM10000_PCIE_CFG_SRIOV_MAP_h_FVO         15
#define FM10000_PCIE_CFG_SRIOV_MAP_l_VFS         16
#define FM10000_PCIE_CFG_SRIOV_MAP_h_VFS         31

#define FM10000_PCIE_CFG_SRIOV_DEVID_l_reserved0 0
#define FM10000_PCIE_CFG_SRIOV_DEVID_h_reserved0 15
#define FM10000_PCIE_CFG_SRIOV_DEVID_l_DEVID     16
#define FM10000_PCIE_CFG_SRIOV_DEVID_h_DEVID     31

#define FM10000_PCIE_CFG_SRIOV_PAGE_SUP_l_SuppPageSize 0
#define FM10000_PCIE_CFG_SRIOV_PAGE_SUP_h_SuppPageSize 31

#define FM10000_PCIE_CFG_SRIOV_PAGE_CFG_l_Pagesize 0
#define FM10000_PCIE_CFG_SRIOV_PAGE_CFG_h_Pagesize 31

#define FM10000_PCIE_CFG_SRIOV_BAR0_b_Mem        0
#define FM10000_PCIE_CFG_SRIOV_BAR0_l_MemType    1
#define FM10000_PCIE_CFG_SRIOV_BAR0_h_MemType    2
#define FM10000_PCIE_CFG_SRIOV_BAR0_b_PrefetchMem 3
#define FM10000_PCIE_CFG_SRIOV_BAR0_l_MemAddrSpace 4
#define FM10000_PCIE_CFG_SRIOV_BAR0_h_MemAddrSpace 31

#define FM10000_PCIE_CFG_SRIOV_BAR1_l_Addresshigh 0
#define FM10000_PCIE_CFG_SRIOV_BAR1_h_Addresshigh 31

#define FM10000_PCIE_CFG_SRIOV_BAR2_b_Mem        0
#define FM10000_PCIE_CFG_SRIOV_BAR2_l_MemType    1
#define FM10000_PCIE_CFG_SRIOV_BAR2_h_MemType    2
#define FM10000_PCIE_CFG_SRIOV_BAR2_b_PrefetchMem 3
#define FM10000_PCIE_CFG_SRIOV_BAR2_l_MemAddrSpace 4
#define FM10000_PCIE_CFG_SRIOV_BAR2_h_MemAddrSpace 31

#define FM10000_PCIE_CFG_SRIOV_BAR3_l_Addresshigh 0
#define FM10000_PCIE_CFG_SRIOV_BAR3_h_Addresshigh 31

#define FM10000_PCIE_CFG_SRIOV_BAR4_b_Mem        0
#define FM10000_PCIE_CFG_SRIOV_BAR4_l_MemType    1
#define FM10000_PCIE_CFG_SRIOV_BAR4_h_MemType    2
#define FM10000_PCIE_CFG_SRIOV_BAR4_b_PrefetchMem 3
#define FM10000_PCIE_CFG_SRIOV_BAR4_l_MemAddrSpace 4
#define FM10000_PCIE_CFG_SRIOV_BAR4_h_MemAddrSpace 31

#define FM10000_PCIE_CFG_SRIOV_BAR5_l_Addresshigh 0
#define FM10000_PCIE_CFG_SRIOV_BAR5_h_Addresshigh 31

#define FM10000_PCIE_CFG_SRIOV_MIG_l_Reserved    0
#define FM10000_PCIE_CFG_SRIOV_MIG_h_Reserved    31

#define FM10000_PCIE_CFG_TPH_HDR_l_ID            0
#define FM10000_PCIE_CFG_TPH_HDR_h_ID            15
#define FM10000_PCIE_CFG_TPH_HDR_l_Version       16
#define FM10000_PCIE_CFG_TPH_HDR_h_Version       19
#define FM10000_PCIE_CFG_TPH_HDR_l_Nextpointer   20
#define FM10000_PCIE_CFG_TPH_HDR_h_Nextpointer   31

#define FM10000_PCIE_CFG_TPH_CAP_b_NoStMode      0
#define FM10000_PCIE_CFG_TPH_CAP_b_InterruptVector 1
#define FM10000_PCIE_CFG_TPH_CAP_b_DeviceSpecific 2
#define FM10000_PCIE_CFG_TPH_CAP_l_reserved0     3
#define FM10000_PCIE_CFG_TPH_CAP_h_reserved0     7
#define FM10000_PCIE_CFG_TPH_CAP_b_ExtendedTPH   8
#define FM10000_PCIE_CFG_TPH_CAP_l_StTableLocation 9
#define FM10000_PCIE_CFG_TPH_CAP_h_StTableLocation 10
#define FM10000_PCIE_CFG_TPH_CAP_l_reserved1     11
#define FM10000_PCIE_CFG_TPH_CAP_h_reserved1     15
#define FM10000_PCIE_CFG_TPH_CAP_l_StTableSize   16
#define FM10000_PCIE_CFG_TPH_CAP_h_StTableSize   31

#define FM10000_PCIE_CFG_TPH_CTRL_l_StModeSelect 0
#define FM10000_PCIE_CFG_TPH_CTRL_h_StModeSelect 2
#define FM10000_PCIE_CFG_TPH_CTRL_l_reserved0    3
#define FM10000_PCIE_CFG_TPH_CTRL_h_reserved0    7
#define FM10000_PCIE_CFG_TPH_CTRL_b_TPH_ReqEn    8

#define FM10000_PCIE_CFG_ACS_HDR_l_ID            0
#define FM10000_PCIE_CFG_ACS_HDR_h_ID            15
#define FM10000_PCIE_CFG_ACS_HDR_l_Version       16
#define FM10000_PCIE_CFG_ACS_HDR_h_Version       19
#define FM10000_PCIE_CFG_ACS_HDR_l_Nextpointer   20
#define FM10000_PCIE_CFG_ACS_HDR_h_Nextpointer   31

#define FM10000_PCIE_CFG_ACS_CAP_b_SourceValidation 0
#define FM10000_PCIE_CFG_ACS_CAP_b_TranslationBlocking 1
#define FM10000_PCIE_CFG_ACS_CAP_b_P2PRequestRedirect 2
#define FM10000_PCIE_CFG_ACS_CAP_b_P2PCompletionRedirect 3
#define FM10000_PCIE_CFG_ACS_CAP_b_UpstreamForwarding 4
#define FM10000_PCIE_CFG_ACS_CAP_b_P2PEgressControl 5
#define FM10000_PCIE_CFG_ACS_CAP_b_DirectTranslatedP2P 6
#define FM10000_PCIE_CFG_ACS_CAP_b_reserved0     7
#define FM10000_PCIE_CFG_ACS_CAP_l_EgressControlVectorSize 8
#define FM10000_PCIE_CFG_ACS_CAP_h_EgressControlVectorSize 15
#define FM10000_PCIE_CFG_ACS_CAP_b_SourceValidationEnable 16
#define FM10000_PCIE_CFG_ACS_CAP_b_TranslationBlockingEnable 17
#define FM10000_PCIE_CFG_ACS_CAP_b_P2PRequestRedirectEnable 18
#define FM10000_PCIE_CFG_ACS_CAP_b_P2PCompletionRedirectEnable 19
#define FM10000_PCIE_CFG_ACS_CAP_b_UpstreamForwardingEnable 20
#define FM10000_PCIE_CFG_ACS_CAP_b_P2PEgressControlEnable 21
#define FM10000_PCIE_CFG_ACS_CAP_b_DirectTranslatedP2PEnable 22

#define FM10000_PCIE_PORTLOGIC_l_portlogic       0
#define FM10000_PCIE_PORTLOGIC_h_portlogic       31

#define FM10000_PCIE_VF_CFG_ID_l_VendorID        0
#define FM10000_PCIE_VF_CFG_ID_h_VendorID        15
#define FM10000_PCIE_VF_CFG_ID_l_DeviceID        16
#define FM10000_PCIE_VF_CFG_ID_h_DeviceID        31

#define FM10000_PCIE_VF_CFG_CMD_b_IOSpaceEn      0
#define FM10000_PCIE_VF_CFG_CMD_b_MemSpaceEn     1
#define FM10000_PCIE_VF_CFG_CMD_b_BusMasterEn    2
#define FM10000_PCIE_VF_CFG_CMD_b_SpecialCycEn   3
#define FM10000_PCIE_VF_CFG_CMD_b_MemWrInv       4
#define FM10000_PCIE_VF_CFG_CMD_b_VGAPaletteSnp  5
#define FM10000_PCIE_VF_CFG_CMD_b_ParErrResp     6
#define FM10000_PCIE_VF_CFG_CMD_b_IdselStep      7
#define FM10000_PCIE_VF_CFG_CMD_b_SERRnEn        8
#define FM10000_PCIE_VF_CFG_CMD_b_FastB2BEn      9
#define FM10000_PCIE_VF_CFG_CMD_b_INTAssertDis   10
#define FM10000_PCIE_VF_CFG_CMD_l_reserved0      11
#define FM10000_PCIE_VF_CFG_CMD_h_reserved0      18
#define FM10000_PCIE_VF_CFG_CMD_b_INTStat        19
#define FM10000_PCIE_VF_CFG_CMD_b_CapList        20
#define FM10000_PCIE_VF_CFG_CMD_b_Cap66Mhz       21
#define FM10000_PCIE_VF_CFG_CMD_b_reserved1      22
#define FM10000_PCIE_VF_CFG_CMD_b_CapFastB2B     23
#define FM10000_PCIE_VF_CFG_CMD_b_MstrDataParErr 24
#define FM10000_PCIE_VF_CFG_CMD_l_DevselTiming   25
#define FM10000_PCIE_VF_CFG_CMD_h_DevselTiming   26
#define FM10000_PCIE_VF_CFG_CMD_b_SigTgtAbort    27
#define FM10000_PCIE_VF_CFG_CMD_b_RcvTgtAbort    28
#define FM10000_PCIE_VF_CFG_CMD_b_RcvMstAbort    29
#define FM10000_PCIE_VF_CFG_CMD_b_SigSysErr      30
#define FM10000_PCIE_VF_CFG_CMD_b_DetectParErr   31

#define FM10000_PCIE_VF_CFG_1_l_RevisionID       0
#define FM10000_PCIE_VF_CFG_1_h_RevisionID       7
#define FM10000_PCIE_VF_CFG_1_l_ClassCode        8
#define FM10000_PCIE_VF_CFG_1_h_ClassCode        31

#define FM10000_PCIE_VF_CFG_2_l_CacheLineSize    0
#define FM10000_PCIE_VF_CFG_2_h_CacheLineSize    7
#define FM10000_PCIE_VF_CFG_2_l_LatencyTimer     8
#define FM10000_PCIE_VF_CFG_2_h_LatencyTimer     15
#define FM10000_PCIE_VF_CFG_2_l_HeaderType       16
#define FM10000_PCIE_VF_CFG_2_h_HeaderType       23
#define FM10000_PCIE_VF_CFG_2_l_BIST             24
#define FM10000_PCIE_VF_CFG_2_h_BIST             31

#define FM10000_PCIE_VF_CFG_BAR0_b_AccessType    0
#define FM10000_PCIE_VF_CFG_BAR0_l_AddressSize   1
#define FM10000_PCIE_VF_CFG_BAR0_h_AddressSize   2
#define FM10000_PCIE_VF_CFG_BAR0_b_Prefetchable  3
#define FM10000_PCIE_VF_CFG_BAR0_l_Zero          4
#define FM10000_PCIE_VF_CFG_BAR0_h_Zero          21
#define FM10000_PCIE_VF_CFG_BAR0_l_Address       22
#define FM10000_PCIE_VF_CFG_BAR0_h_Address       31

#define FM10000_PCIE_VF_CFG_BAR1_l_AddressHigh   0
#define FM10000_PCIE_VF_CFG_BAR1_h_AddressHigh   31

#define FM10000_PCIE_VF_CFG_BAR2_b_AccessType    0
#define FM10000_PCIE_VF_CFG_BAR2_l_AddressSize   1
#define FM10000_PCIE_VF_CFG_BAR2_h_AddressSize   2
#define FM10000_PCIE_VF_CFG_BAR2_b_Prefetchable  3
#define FM10000_PCIE_VF_CFG_BAR2_l_Zero          4
#define FM10000_PCIE_VF_CFG_BAR2_h_Zero          12
#define FM10000_PCIE_VF_CFG_BAR2_l_Address       13
#define FM10000_PCIE_VF_CFG_BAR2_h_Address       30

#define FM10000_PCIE_VF_CFG_BAR3_l_AddressHigh   0
#define FM10000_PCIE_VF_CFG_BAR3_h_AddressHigh   31

#define FM10000_PCIE_VF_CFG_BAR4_b_AccessType    0
#define FM10000_PCIE_VF_CFG_BAR4_l_AddressSize   1
#define FM10000_PCIE_VF_CFG_BAR4_h_AddressSize   2
#define FM10000_PCIE_VF_CFG_BAR4_b_Prefetchable  3
#define FM10000_PCIE_VF_CFG_BAR4_l_Zero          4
#define FM10000_PCIE_VF_CFG_BAR4_h_Zero          25
#define FM10000_PCIE_VF_CFG_BAR4_l_Address       26
#define FM10000_PCIE_VF_CFG_BAR4_h_Address       31

#define FM10000_PCIE_VF_CFG_BAR5_l_AddressHigh   0
#define FM10000_PCIE_VF_CFG_BAR5_h_AddressHigh   31

#define FM10000_PCIE_VF_CFG_CARDBUS_l_CardbusPtr 0
#define FM10000_PCIE_VF_CFG_CARDBUS_h_CardbusPtr 31

#define FM10000_PCIE_VF_CFG_SUBID_l_SubVendorID  0
#define FM10000_PCIE_VF_CFG_SUBID_h_SubVendorID  15
#define FM10000_PCIE_VF_CFG_SUBID_l_SubDeviceID  16
#define FM10000_PCIE_VF_CFG_SUBID_h_SubDeviceID  31

#define FM10000_PCIE_VF_CFG_EXP_ROM_b_Enable     0
#define FM10000_PCIE_VF_CFG_EXP_ROM_l_reserved0  1
#define FM10000_PCIE_VF_CFG_EXP_ROM_h_reserved0  10
#define FM10000_PCIE_VF_CFG_EXP_ROM_l_Address    11
#define FM10000_PCIE_VF_CFG_EXP_ROM_h_Address    31

#define FM10000_PCIE_VF_CFG_CAP_PTR_l_CapabilityPtr 0
#define FM10000_PCIE_VF_CFG_CAP_PTR_h_CapabilityPtr 7

#define FM10000_PCIE_VF_CFG_RSVD_l_Reserved      0
#define FM10000_PCIE_VF_CFG_RSVD_h_Reserved      31

#define FM10000_PCIE_VF_CFG_INT_l_InterruptLine  0
#define FM10000_PCIE_VF_CFG_INT_h_InterruptLine  7
#define FM10000_PCIE_VF_CFG_INT_l_InterruptPin   8
#define FM10000_PCIE_VF_CFG_INT_h_InterruptPin   15
#define FM10000_PCIE_VF_CFG_INT_l_MinGrant       16
#define FM10000_PCIE_VF_CFG_INT_h_MinGrant       23
#define FM10000_PCIE_VF_CFG_INT_l_MaxLatency     24
#define FM10000_PCIE_VF_CFG_INT_h_MaxLatency     31

#define FM10000_PCIE_VF_CFG_PCIE_CAP_l_CapID     0
#define FM10000_PCIE_VF_CFG_PCIE_CAP_h_CapID     7
#define FM10000_PCIE_VF_CFG_PCIE_CAP_l_NextCapPtr 8
#define FM10000_PCIE_VF_CFG_PCIE_CAP_h_NextCapPtr 15
#define FM10000_PCIE_VF_CFG_PCIE_CAP_l_CapabilityVersion 16
#define FM10000_PCIE_VF_CFG_PCIE_CAP_h_CapabilityVersion 19
#define FM10000_PCIE_VF_CFG_PCIE_CAP_l_DevicePortType 20
#define FM10000_PCIE_VF_CFG_PCIE_CAP_h_DevicePortType 23
#define FM10000_PCIE_VF_CFG_PCIE_CAP_b_SlotImplemented 24
#define FM10000_PCIE_VF_CFG_PCIE_CAP_l_InterrruptMessageNumber 25
#define FM10000_PCIE_VF_CFG_PCIE_CAP_h_InterrruptMessageNumber 29

#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_l_MaxPayloadSize 0
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_h_MaxPayloadSize 2
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_l_PhantomFunctionSupport 3
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_h_PhantomFunctionSupport 4
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_b_ExtendedTagField 5
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_l_EndpointL0Latency 6
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_h_EndpointL0Latency 8
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_l_EndpointL1Latency 9
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_h_EndpointL1Latency 11
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_b_AttentionButtonPreset 12
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_b_AttentionIndicatorPreset 13
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_b_PowerIndicatorPreset 14
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_b_RoleBasedErrorReporting 15
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_l_reserved0 16
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_h_reserved0 17
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_l_SlotPowerLimit 18
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_h_SlotPowerLimit 25
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_l_SlotPowerScale 26
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_h_SlotPowerScale 27
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP_b_FunctionLevelReset 28

#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_CorrectableErrorReportingEnable 0
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_NonFatalErrorReportingEnable 1
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_FatalErrorReportingEnable 2
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_UnsupportedRequestReportingEnable 3
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_EnableRelaxedOrdering 4
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_l_MaxPayloadSize 5
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_h_MaxPayloadSize 7
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_ExtendedTagfieldEnable 8
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_PhantomFunctionsEnable 9
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_AuxiliaryPowerPMEnable 10
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_EnableNoSnoop 11
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_l_MaxReadRequestSize 12
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_h_MaxReadRequestSize 14
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_InitiateFLR 15
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_CorrectableDetected 16
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_NonFatalErrorDetected 17
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_FatalErrorDetected 18
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_UnsupportedRequestDetected 19
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_AuxPowerDetected 20
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL_b_TransactionPending 21

#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_l_SupportedLinkSpeeds 0
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_h_SupportedLinkSpeeds 3
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_l_MaxLinkWidth 4
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_h_MaxLinkWidth 9
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_l_ActiveStateLinkPMSupport 10
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_h_ActiveStateLinkPMSupport 11
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_l_L0sExitLatency 12
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_h_L0sExitLatency 14
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_l_L1ExitLatency 15
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_h_L1ExitLatency 17
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_b_ClockPowerManagement 18
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_b_SurpriseDownErrorReportingCapable 19
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_b_DataLinkLayerLinkActiveReportingCapable 20
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_b_LinkBandwidthNotificationCapability 21
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_l_reserved0 22
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_h_reserved0 23
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_l_PortNumber 24
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CAP_h_PortNumber 31

#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL_l_RsvdZ 0
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL_h_RsvdZ 31

#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_l_CplTimeoutCfg 0
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_h_CplTimeoutCfg 3
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_b_CplTimeoutDisSuppt 4
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_l_reserved0 5
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_h_reserved0 11
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_l_TPHCplSup 12
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CAP2_h_TPHCplSup 13

#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL2_l_CplTimeoutVal 0
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL2_h_CplTimeoutVal 3
#define FM10000_PCIE_VF_CFG_PCIE_DEV_CTRL2_b_CplTimeoutDis 4

#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_l_TargetSpeed 0
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_h_TargetSpeed 3
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_b_EnterCompliance 4
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_b_HwAutoSpeedDis 5
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_b_SelectDeEmphasis 6
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_l_TransmitMargin 7
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_h_TransmitMargin 9
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_b_EnterModeComp 10
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_b_CompSOS 11
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_l_reserved0 12
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_h_reserved0 15
#define FM10000_PCIE_VF_CFG_PCIE_LINK_CTRL2_b_CAPCURRDEEMPHASIS 16

#define FM10000_PCIE_VF_CFG_MSIX_CAP_l_CapID     0
#define FM10000_PCIE_VF_CFG_MSIX_CAP_h_CapID     7
#define FM10000_PCIE_VF_CFG_MSIX_CAP_l_NextCapPtr 8
#define FM10000_PCIE_VF_CFG_MSIX_CAP_h_NextCapPtr 15
#define FM10000_PCIE_VF_CFG_MSIX_CAP_l_TableSize 16
#define FM10000_PCIE_VF_CFG_MSIX_CAP_h_TableSize 26
#define FM10000_PCIE_VF_CFG_MSIX_CAP_l_reserved0 27
#define FM10000_PCIE_VF_CFG_MSIX_CAP_h_reserved0 29
#define FM10000_PCIE_VF_CFG_MSIX_CAP_b_FunctionMask 30
#define FM10000_PCIE_VF_CFG_MSIX_CAP_b_MSIX_Enable 31

#define FM10000_PCIE_VF_CFG_MSIX_TOFF_l_BIR      0
#define FM10000_PCIE_VF_CFG_MSIX_TOFF_h_BIR      2
#define FM10000_PCIE_VF_CFG_MSIX_TOFF_l_Offset   3
#define FM10000_PCIE_VF_CFG_MSIX_TOFF_h_Offset   31

#define FM10000_PCIE_VF_CFG_MSIX_PBA_l_BIR       0
#define FM10000_PCIE_VF_CFG_MSIX_PBA_h_BIR       2
#define FM10000_PCIE_VF_CFG_MSIX_PBA_l_Offset    3
#define FM10000_PCIE_VF_CFG_MSIX_PBA_h_Offset    31

#define FM10000_PCIE_VF_CFG_AER_HDR_l_ExtCapId   0
#define FM10000_PCIE_VF_CFG_AER_HDR_h_ExtCapId   15
#define FM10000_PCIE_VF_CFG_AER_HDR_l_Version    16
#define FM10000_PCIE_VF_CFG_AER_HDR_h_Version    19
#define FM10000_PCIE_VF_CFG_AER_HDR_l_NextCapPtr 20
#define FM10000_PCIE_VF_CFG_AER_HDR_h_NextCapPtr 31

#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_l_reserved0 0
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_h_reserved0 3
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_DLPError 4
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_SurpriseDownError 5
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_l_reserved1 6
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_h_reserved1 11
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_PoisonedTLP 12
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_FlowControlError 13
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_CompletionTimeout 14
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_CompleterAbort 15
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_UnexpecteCompl 16
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_RxOverflow 17
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_MalformedTLP 18
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_ECRCError 19
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_UnsupportedRequestError 20
#define FM10000_PCIE_VF_CFG_AER_UNERR_STATUS_b_ACSViolation 21

#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_l_reserved0 0
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_h_reserved0 3
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_DLPError 4
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_SurpriseDownError 5
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_l_reserved1 6
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_h_reserved1 11
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_PoisonedTLP 12
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_FlowControlError 13
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_CompletionTimeout 14
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_CompleterAbort 15
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_UnexpecteCompl 16
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_RxOverflow 17
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_MalformedTLP 18
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_ECRCError 19
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_UnsupportedRequestError 20
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_reserved2 21
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_UncorrectableInternalError 22
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_reserved3 23
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_AtomicOpEggressBlocked 24
#define FM10000_PCIE_VF_CFG_AER_UNERR_MASK_b_TLPPrefixBlockedError 25

#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_l_reserved0 0
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_h_reserved0 3
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_DLPError 4
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_SurpriseDownError 5
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_l_reserved1 6
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_h_reserved1 11
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_PoisonedTLP 12
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_FlowControlError 13
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_CompletionTimeout 14
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_CompleterAbort 15
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_UnexpecteCompl 16
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_RxOverflow 17
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_MalformedTLP 18
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_ECRCError 19
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_UnsupportedRequestError 20
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_reserved2 21
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_UncorrectableInternalError 22
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_reserved3 23
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_AtomicOpEggressBlocked 24
#define FM10000_PCIE_VF_CFG_AER_UNERR_SEVERITY_b_TLPPrefixBlockedError 25

#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_b_RxError 0
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_l_reserved0 1
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_h_reserved0 5
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_b_BadTLP 6
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_b_BadDLLP 7
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_b_ReplayRollover 8
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_l_reserved1 9
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_h_reserved1 11
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_b_ReplayTimeout 12
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_b_NonFatalError 13
#define FM10000_PCIE_VF_CFG_AER_COERR_STATUS_b_CorrectableInternalError 14

#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_b_RxError 0
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_l_reserved0 1
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_h_reserved0 5
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_b_BadTLP 6
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_b_BadDLLP 7
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_b_ReplayRollover 8
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_l_reserved1 9
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_h_reserved1 11
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_b_ReplayTimeout 12
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_b_NonFatalError 13
#define FM10000_PCIE_VF_CFG_AER_COERR_MASK_b_CorrectableInternalError 14

#define FM10000_PCIE_VF_CFG_AER_CTRL_l_ErrorIndex 0
#define FM10000_PCIE_VF_CFG_AER_CTRL_h_ErrorIndex 4
#define FM10000_PCIE_VF_CFG_AER_CTRL_b_ECRCGenCap 5
#define FM10000_PCIE_VF_CFG_AER_CTRL_b_ECRCGenEn 6
#define FM10000_PCIE_VF_CFG_AER_CTRL_b_ECRCCheckCap 7
#define FM10000_PCIE_VF_CFG_AER_CTRL_b_ECRCCheckEn 8

#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG0_l_Header 0
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG0_h_Header 31

#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG1_l_Header 0
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG1_h_Header 31

#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG2_l_Header 0
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG2_h_Header 31

#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG3_l_Header 0
#define FM10000_PCIE_VF_CFG_AER_HEADER_LOG3_h_Header 31

#define FM10000_PCIE_VF_CFG_ARI_CAP_l_CapID      0
#define FM10000_PCIE_VF_CFG_ARI_CAP_h_CapID      15
#define FM10000_PCIE_VF_CFG_ARI_CAP_l_Version    16
#define FM10000_PCIE_VF_CFG_ARI_CAP_h_Version    19
#define FM10000_PCIE_VF_CFG_ARI_CAP_l_NextCapPtr 20
#define FM10000_PCIE_VF_CFG_ARI_CAP_h_NextCapPtr 31

#define FM10000_PCIE_VF_CFG_ARI_CTRL_l_reserved0 0
#define FM10000_PCIE_VF_CFG_ARI_CTRL_h_reserved0 7
#define FM10000_PCIE_VF_CFG_ARI_CTRL_l_NFP       8
#define FM10000_PCIE_VF_CFG_ARI_CTRL_h_NFP       15

#define FM10000_PCIE_VF_CFG_TPH_HDR_l_CapID      0
#define FM10000_PCIE_VF_CFG_TPH_HDR_h_CapID      15
#define FM10000_PCIE_VF_CFG_TPH_HDR_l_Version    16
#define FM10000_PCIE_VF_CFG_TPH_HDR_h_Version    19
#define FM10000_PCIE_VF_CFG_TPH_HDR_l_NextCapPtr 20
#define FM10000_PCIE_VF_CFG_TPH_HDR_h_NextCapPtr 31

#define FM10000_PCIE_VF_CFG_TPH_CAP_b_NoStMode   0
#define FM10000_PCIE_VF_CFG_TPH_CAP_b_InterruptVector 1
#define FM10000_PCIE_VF_CFG_TPH_CAP_b_DeviceSpecific 2
#define FM10000_PCIE_VF_CFG_TPH_CAP_l_reserved0  3
#define FM10000_PCIE_VF_CFG_TPH_CAP_h_reserved0  7
#define FM10000_PCIE_VF_CFG_TPH_CAP_b_ExtendedTPH 8
#define FM10000_PCIE_VF_CFG_TPH_CAP_l_StTableLocation 9
#define FM10000_PCIE_VF_CFG_TPH_CAP_h_StTableLocation 10
#define FM10000_PCIE_VF_CFG_TPH_CAP_l_reserved1  11
#define FM10000_PCIE_VF_CFG_TPH_CAP_h_reserved1  15
#define FM10000_PCIE_VF_CFG_TPH_CAP_l_StTableSize 16
#define FM10000_PCIE_VF_CFG_TPH_CAP_h_StTableSize 31

#define FM10000_PCIE_VF_CFG_TPH_CTRL_l_StModeSelect 0
#define FM10000_PCIE_VF_CFG_TPH_CTRL_h_StModeSelect 2
#define FM10000_PCIE_VF_CFG_TPH_CTRL_l_reserved0 3
#define FM10000_PCIE_VF_CFG_TPH_CTRL_h_reserved0 7
#define FM10000_PCIE_VF_CFG_TPH_CTRL_b_TPH_ReqEn 8

#define FM10000_PCIE_VF_CFG_ACS_HDR_l_ID         0
#define FM10000_PCIE_VF_CFG_ACS_HDR_h_ID         15
#define FM10000_PCIE_VF_CFG_ACS_HDR_l_Version    16
#define FM10000_PCIE_VF_CFG_ACS_HDR_h_Version    19
#define FM10000_PCIE_VF_CFG_ACS_HDR_l_Nextpointer 20
#define FM10000_PCIE_VF_CFG_ACS_HDR_h_Nextpointer 31

#define FM10000_PCIE_VF_CFG_ACS_CAP_b_SourceValidation 0
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_TranslationBlocking 1
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_P2PRequestRedirect 2
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_P2PCompletionRedirect 3
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_UpstreamForwarding 4
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_P2PEgressControl 5
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_DirectTranslatedP2P 6
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_reserved0  7
#define FM10000_PCIE_VF_CFG_ACS_CAP_l_EgressControlVectorSize 8
#define FM10000_PCIE_VF_CFG_ACS_CAP_h_EgressControlVectorSize 15
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_SourceValidationEnable 16
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_TranslationBlockingEnable 17
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_P2PRequestRedirectEnable 18
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_P2PCompletionRedirectEnable 19
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_UpstreamForwardingEnable 20
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_P2PEgressControlEnable 21
#define FM10000_PCIE_VF_CFG_ACS_CAP_b_DirectTranslatedP2PEnable 22

#define FM10000_PCIE_TX_DESC_l_Data              0
#define FM10000_PCIE_TX_DESC_h_Data              31

#define FM10000_PCIE_VFCTRL_l_reserved0          0
#define FM10000_PCIE_VFCTRL_h_reserved0          2
#define FM10000_PCIE_VFCTRL_b_RST                3

#define FM10000_PCIE_VFPBACL_l_PENBIT            0
#define FM10000_PCIE_VFPBACL_h_PENBIT            31

#define FM10000_PCIE_VFMBX_b_Owner               0
#define FM10000_PCIE_VFMBX_b_PFReq               1
#define FM10000_PCIE_VFMBX_b_PFAck               2
#define FM10000_PCIE_VFMBX_b_ReqInterrupt        3
#define FM10000_PCIE_VFMBX_b_AckInterrupt        4
#define FM10000_PCIE_VFMBX_l_InterruptEnable     5
#define FM10000_PCIE_VFMBX_h_InterruptEnable     6

#define FM10000_PCIE_VFMBMEM_l_MailboxData       0
#define FM10000_PCIE_VFMBMEM_h_MailboxData       31

#define FM10000_PCIE_VFINT_MAP_l_Interrupt       0
#define FM10000_PCIE_VFINT_MAP_h_Interrupt       4
#define FM10000_PCIE_VFINT_MAP_l_reserved0       5
#define FM10000_PCIE_VFINT_MAP_h_reserved0       7
#define FM10000_PCIE_VFINT_MAP_l_InterruptTimer  8
#define FM10000_PCIE_VFINT_MAP_h_InterruptTimer  9

#define FM10000_PCIE_VFSYSTIME_l_CurrentTime     0
#define FM10000_PCIE_VFSYSTIME_h_CurrentTime     63

#define FM10000_PCIE_VFITR_l_Interval0           0
#define FM10000_PCIE_VFITR_h_Interval0           11
#define FM10000_PCIE_VFITR_l_Interval1           12
#define FM10000_PCIE_VFITR_h_Interval1           23
#define FM10000_PCIE_VFITR_b_Timer0Expired       24
#define FM10000_PCIE_VFITR_b_Timer1Expired       25
#define FM10000_PCIE_VFITR_b_Pending0            26
#define FM10000_PCIE_VFITR_b_Pending1            27
#define FM10000_PCIE_VFITR_b_Pending2            28
#define FM10000_PCIE_VFITR_b_AutoMask            29
#define FM10000_PCIE_VFITR_l_Mask                30
#define FM10000_PCIE_VFITR_h_Mask                31

#define FM10000_PCIE_VFRSSRK_l_K0                0
#define FM10000_PCIE_VFRSSRK_h_K0                7
#define FM10000_PCIE_VFRSSRK_l_K1                8
#define FM10000_PCIE_VFRSSRK_h_K1                15
#define FM10000_PCIE_VFRSSRK_l_K2                16
#define FM10000_PCIE_VFRSSRK_h_K2                23
#define FM10000_PCIE_VFRSSRK_l_K3                24
#define FM10000_PCIE_VFRSSRK_h_K3                31

#define FM10000_PCIE_VFRETA_l_Entry0             0
#define FM10000_PCIE_VFRETA_h_Entry0             7
#define FM10000_PCIE_VFRETA_l_Entry1             8
#define FM10000_PCIE_VFRETA_h_Entry1             15
#define FM10000_PCIE_VFRETA_l_Entry2             16
#define FM10000_PCIE_VFRETA_h_Entry2             23
#define FM10000_PCIE_VFRETA_l_Entry3             24
#define FM10000_PCIE_VFRETA_h_Entry3             31

#define FM10000_PCIE_VFMRQC_b_TcpIPv4            0
#define FM10000_PCIE_VFMRQC_b_IPv4               1
#define FM10000_PCIE_VFMRQC_l_reserved0          2
#define FM10000_PCIE_VFMRQC_h_reserved0          3
#define FM10000_PCIE_VFMRQC_b_IPv6               4
#define FM10000_PCIE_VFMRQC_b_TcpIPv6            5
#define FM10000_PCIE_VFMRQC_b_UdpIPv4            6
#define FM10000_PCIE_VFMRQC_b_UdpIPv6            7

#define FM10000_PCIE_VFRDBAL_l_reserved0         0
#define FM10000_PCIE_VFRDBAL_h_reserved0         6
#define FM10000_PCIE_VFRDBAL_l_RDBAL             7
#define FM10000_PCIE_VFRDBAL_h_RDBAL             31

#define FM10000_PCIE_VFRDBAH_l_RDBAH             0
#define FM10000_PCIE_VFRDBAH_h_RDBAH             31

#define FM10000_PCIE_VFRDLEN_l_reserved0         0
#define FM10000_PCIE_VFRDLEN_h_reserved0         6
#define FM10000_PCIE_VFRDLEN_l_LEN               7
#define FM10000_PCIE_VFRDLEN_h_LEN               19

#define FM10000_PCIE_VFTPH_RXCTRL_l_Reserved1    0
#define FM10000_PCIE_VFTPH_RXCTRL_h_Reserved1    4
#define FM10000_PCIE_VFTPH_RXCTRL_b_RxDescriptorTPHEN 5
#define FM10000_PCIE_VFTPH_RXCTRL_b_RxHeaderTPHEN 6
#define FM10000_PCIE_VFTPH_RXCTRL_b_RxPayloadTPHEN 7
#define FM10000_PCIE_VFTPH_RXCTRL_b_Reserved2    8
#define FM10000_PCIE_VFTPH_RXCTRL_b_RXdescReadROEn 9
#define FM10000_PCIE_VFTPH_RXCTRL_b_Reserved3    10
#define FM10000_PCIE_VFTPH_RXCTRL_b_RXdescWBROen 11
#define FM10000_PCIE_VFTPH_RXCTRL_b_Reserved4    12
#define FM10000_PCIE_VFTPH_RXCTRL_b_RXdataWriteROEn 13
#define FM10000_PCIE_VFTPH_RXCTRL_b_Reserved5    14
#define FM10000_PCIE_VFTPH_RXCTRL_b_RxRepHeaderROEn 15
#define FM10000_PCIE_VFTPH_RXCTRL_l_Reserved6    16
#define FM10000_PCIE_VFTPH_RXCTRL_h_Reserved6    23
#define FM10000_PCIE_VFTPH_RXCTRL_l_CPUID        24
#define FM10000_PCIE_VFTPH_RXCTRL_h_CPUID        31

#define FM10000_PCIE_VFRDH_l_RDH                 0
#define FM10000_PCIE_VFRDH_h_RDH                 15

#define FM10000_PCIE_VFRDT_l_RDT                 0
#define FM10000_PCIE_VFRDT_h_RDT                 15

#define FM10000_PCIE_VFRXQCTL_b_ENABLE           0
#define FM10000_PCIE_VFRXQCTL_b_reserved0        1
#define FM10000_PCIE_VFRXQCTL_l_VF               2
#define FM10000_PCIE_VFRXQCTL_h_VF               7
#define FM10000_PCIE_VFRXQCTL_b_OwnedByVF        8

#define FM10000_PCIE_VFRXDCTL_l_MaxTime          0
#define FM10000_PCIE_VFRXDCTL_h_MaxTime          7
#define FM10000_PCIE_VFRXDCTL_b_WriteBackImm     8
#define FM10000_PCIE_VFRXDCTL_b_DropOnEmpty      9
#define FM10000_PCIE_VFRXDCTL_b_WriteRSSHash     10

#define FM10000_PCIE_VFRXINT_l_Interrupt         0
#define FM10000_PCIE_VFRXINT_h_Interrupt         7
#define FM10000_PCIE_VFRXINT_l_InterruptTimer    8
#define FM10000_PCIE_VFRXINT_h_InterruptTimer    9

#define FM10000_PCIE_VFSRRCTL_l_BSIZEPACKET      0
#define FM10000_PCIE_VFSRRCTL_h_BSIZEPACKET      7
#define FM10000_PCIE_VFSRRCTL_l_BSIZEHEADER      8
#define FM10000_PCIE_VFSRRCTL_h_BSIZEHEADER      13
#define FM10000_PCIE_VFSRRCTL_l_DESCTYPE         14
#define FM10000_PCIE_VFSRRCTL_h_DESCTYPE         15
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_0        16
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_1        17
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_2        18
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_3        19
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_4        20
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_5        21
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_6        22
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_7        23
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_8        24
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_9        25
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_10       26
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_11       27
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_12       28
#define FM10000_PCIE_VFSRRCTL_b_PSRTYPE_13       29
#define FM10000_PCIE_VFSRRCTL_b_LoopbackSuppress 30
#define FM10000_PCIE_VFSRRCTL_b_BufferChainingEn 31
#define FM10000_PCIE_VFSRRCTL_l_PSRTYPE          16
#define FM10000_PCIE_VFSRRCTL_h_PSRTYPE          29
#define FM10000_PCIE_VFSRRCTL_s_PSRTYPE          1

#define FM10000_PCIE_VFQPRC_l_Data               0
#define FM10000_PCIE_VFQPRC_h_Data               31

#define FM10000_PCIE_VFQPRDC_l_PRDC              0
#define FM10000_PCIE_VFQPRDC_h_PRDC              31

#define FM10000_PCIE_VFQBRC_L_l_BRC_L            0
#define FM10000_PCIE_VFQBRC_L_h_BRC_L            31

#define FM10000_PCIE_VFQBRC_H_l_BRC_H            0
#define FM10000_PCIE_VFQBRC_H_h_BRC_H            15

#define FM10000_PCIE_VFTDBAL_l_reserved0         0
#define FM10000_PCIE_VFTDBAL_h_reserved0         6
#define FM10000_PCIE_VFTDBAL_l_TDBAL             7
#define FM10000_PCIE_VFTDBAL_h_TDBAL             31

#define FM10000_PCIE_VFTDBAH_l_TDBAH             0
#define FM10000_PCIE_VFTDBAH_h_TDBAH             31

#define FM10000_PCIE_VFTDLEN_l_reserved0         0
#define FM10000_PCIE_VFTDLEN_h_reserved0         6
#define FM10000_PCIE_VFTDLEN_l_LEN               7
#define FM10000_PCIE_VFTDLEN_h_LEN               19

#define FM10000_PCIE_VFTPH_TXCTRL_l_reserved0    0
#define FM10000_PCIE_VFTPH_TXCTRL_h_reserved0    4
#define FM10000_PCIE_VFTPH_TXCTRL_b_TxDescriptorTPHEN 5
#define FM10000_PCIE_VFTPH_TXCTRL_l_reserved1    6
#define FM10000_PCIE_VFTPH_TXCTRL_h_reserved1    8
#define FM10000_PCIE_VFTPH_TXCTRL_b_TXdescRDROEn 9
#define FM10000_PCIE_VFTPH_TXCTRL_b_reserved2    10
#define FM10000_PCIE_VFTPH_TXCTRL_b_TXdescWBROen 11
#define FM10000_PCIE_VFTPH_TXCTRL_b_reserved3    12
#define FM10000_PCIE_VFTPH_TXCTRL_b_TXDataReadROEn 13
#define FM10000_PCIE_VFTPH_TXCTRL_l_reserved4    14
#define FM10000_PCIE_VFTPH_TXCTRL_h_reserved4    23
#define FM10000_PCIE_VFTPH_TXCTRL_l_CPUID        24
#define FM10000_PCIE_VFTPH_TXCTRL_h_CPUID        31

#define FM10000_PCIE_VFTDH_l_TDH                 0
#define FM10000_PCIE_VFTDH_h_TDH                 15

#define FM10000_PCIE_VFTDT_l_TDT                 0
#define FM10000_PCIE_VFTDT_h_TDT                 15

#define FM10000_PCIE_VFTXDCTL_l_PTHRESH          0
#define FM10000_PCIE_VFTXDCTL_h_PTHRESH          6
#define FM10000_PCIE_VFTXDCTL_l_HTHRESH          7
#define FM10000_PCIE_VFTXDCTL_h_HTHRESH          13
#define FM10000_PCIE_VFTXDCTL_b_ENABLE           14
#define FM10000_PCIE_VFTXDCTL_b_reserved0        15
#define FM10000_PCIE_VFTXDCTL_l_MaxTime          16
#define FM10000_PCIE_VFTXDCTL_h_MaxTime          27
#define FM10000_PCIE_VFTXDCTL_b_PushDesc         28

#define FM10000_PCIE_VFTXQCTL_l_VF               0
#define FM10000_PCIE_VFTXQCTL_h_VF               5
#define FM10000_PCIE_VFTXQCTL_b_OwnedByVF        6
#define FM10000_PCIE_VFTXQCTL_l_PC               7
#define FM10000_PCIE_VFTXQCTL_h_PC               9
#define FM10000_PCIE_VFTXQCTL_l_TC               10
#define FM10000_PCIE_VFTXQCTL_h_TC               15
#define FM10000_PCIE_VFTXQCTL_l_VID              16
#define FM10000_PCIE_VFTXQCTL_h_VID              27
#define FM10000_PCIE_VFTXQCTL_b_UnlimitedBW      28
#define FM10000_PCIE_VFTXQCTL_b_PushModeDis      29

#define FM10000_PCIE_VFTXINT_l_Interrupt         0
#define FM10000_PCIE_VFTXINT_h_Interrupt         7
#define FM10000_PCIE_VFTXINT_l_InterruptTimer    8
#define FM10000_PCIE_VFTXINT_h_InterruptTimer    9

#define FM10000_PCIE_VFQPTC_l_PTC                0
#define FM10000_PCIE_VFQPTC_h_PTC                31

#define FM10000_PCIE_VFQBTC_L_l_BTCL             0
#define FM10000_PCIE_VFQBTC_L_h_BTCL             31

#define FM10000_PCIE_VFQBTC_H_l_BTCH             0
#define FM10000_PCIE_VFQBTC_H_h_BTCH             15

#define FM10000_PCIE_VFTQDLOC_l_Base             0
#define FM10000_PCIE_VFTQDLOC_h_Base             15
#define FM10000_PCIE_VFTQDLOC_l_Size             16
#define FM10000_PCIE_VFTQDLOC_h_Size             19

#define FM10000_PCIE_VFTXSGLORT_l_SGlort         0
#define FM10000_PCIE_VFTXSGLORT_h_SGlort         15

#define FM10000_PCIE_VFVTCTL_b_FTagDescEnable    0

#define FM10000_PCIE_VFTX_DESC_l_Data            0
#define FM10000_PCIE_VFTX_DESC_h_Data            31

#define FM10000_TE_DATA_l_DataLow                0
#define FM10000_TE_DATA_h_DataLow                63
#define FM10000_TE_DATA_l_DataHigh               64
#define FM10000_TE_DATA_h_DataHigh               127

#define FM10000_TE_LOOKUP_l_DataPointer          0
#define FM10000_TE_LOOKUP_h_DataPointer          15
#define FM10000_TE_LOOKUP_l_DataLength           16
#define FM10000_TE_LOOKUP_h_DataLength           22
#define FM10000_TE_LOOKUP_b_Last                 23

#define FM10000_TE_STATS_l_Frames                0
#define FM10000_TE_STATS_h_Frames                47
#define FM10000_TE_STATS_l_reserved0             48
#define FM10000_TE_STATS_h_reserved0             63
#define FM10000_TE_STATS_l_Bytes                 64
#define FM10000_TE_STATS_h_Bytes                 119

#define FM10000_TE_USED_b_Used_0                 0
#define FM10000_TE_USED_b_Used_1                 1
#define FM10000_TE_USED_b_Used_2                 2
#define FM10000_TE_USED_b_Used_3                 3
#define FM10000_TE_USED_b_Used_4                 4
#define FM10000_TE_USED_b_Used_5                 5
#define FM10000_TE_USED_b_Used_6                 6
#define FM10000_TE_USED_b_Used_7                 7
#define FM10000_TE_USED_b_Used_8                 8
#define FM10000_TE_USED_b_Used_9                 9
#define FM10000_TE_USED_b_Used_10                10
#define FM10000_TE_USED_b_Used_11                11
#define FM10000_TE_USED_b_Used_12                12
#define FM10000_TE_USED_b_Used_13                13
#define FM10000_TE_USED_b_Used_14                14
#define FM10000_TE_USED_b_Used_15                15
#define FM10000_TE_USED_b_Used_16                16
#define FM10000_TE_USED_b_Used_17                17
#define FM10000_TE_USED_b_Used_18                18
#define FM10000_TE_USED_b_Used_19                19
#define FM10000_TE_USED_b_Used_20                20
#define FM10000_TE_USED_b_Used_21                21
#define FM10000_TE_USED_b_Used_22                22
#define FM10000_TE_USED_b_Used_23                23
#define FM10000_TE_USED_b_Used_24                24
#define FM10000_TE_USED_b_Used_25                25
#define FM10000_TE_USED_b_Used_26                26
#define FM10000_TE_USED_b_Used_27                27
#define FM10000_TE_USED_b_Used_28                28
#define FM10000_TE_USED_b_Used_29                29
#define FM10000_TE_USED_b_Used_30                30
#define FM10000_TE_USED_b_Used_31                31
#define FM10000_TE_USED_b_Used_32                32
#define FM10000_TE_USED_b_Used_33                33
#define FM10000_TE_USED_b_Used_34                34
#define FM10000_TE_USED_b_Used_35                35
#define FM10000_TE_USED_b_Used_36                36
#define FM10000_TE_USED_b_Used_37                37
#define FM10000_TE_USED_b_Used_38                38
#define FM10000_TE_USED_b_Used_39                39
#define FM10000_TE_USED_b_Used_40                40
#define FM10000_TE_USED_b_Used_41                41
#define FM10000_TE_USED_b_Used_42                42
#define FM10000_TE_USED_b_Used_43                43
#define FM10000_TE_USED_b_Used_44                44
#define FM10000_TE_USED_b_Used_45                45
#define FM10000_TE_USED_b_Used_46                46
#define FM10000_TE_USED_b_Used_47                47
#define FM10000_TE_USED_b_Used_48                48
#define FM10000_TE_USED_b_Used_49                49
#define FM10000_TE_USED_b_Used_50                50
#define FM10000_TE_USED_b_Used_51                51
#define FM10000_TE_USED_b_Used_52                52
#define FM10000_TE_USED_b_Used_53                53
#define FM10000_TE_USED_b_Used_54                54
#define FM10000_TE_USED_b_Used_55                55
#define FM10000_TE_USED_b_Used_56                56
#define FM10000_TE_USED_b_Used_57                57
#define FM10000_TE_USED_b_Used_58                58
#define FM10000_TE_USED_b_Used_59                59
#define FM10000_TE_USED_b_Used_60                60
#define FM10000_TE_USED_b_Used_61                61
#define FM10000_TE_USED_b_Used_62                62
#define FM10000_TE_USED_b_Used_63                63
#define FM10000_TE_USED_l_Used                   0
#define FM10000_TE_USED_h_Used                   63
#define FM10000_TE_USED_s_Used                   1

#define FM10000_TE_DGLORT_MAP_l_DGLORT_Value     0
#define FM10000_TE_DGLORT_MAP_h_DGLORT_Value     15
#define FM10000_TE_DGLORT_MAP_l_DGLORT_Mask      16
#define FM10000_TE_DGLORT_MAP_h_DGLORT_Mask      31
#define FM10000_TE_DGLORT_MAP_l_UserValue        32
#define FM10000_TE_DGLORT_MAP_h_UserValue        39
#define FM10000_TE_DGLORT_MAP_l_UserMask         40
#define FM10000_TE_DGLORT_MAP_h_UserMask         47

#define FM10000_TE_DGLORT_DEC_l_Base             0
#define FM10000_TE_DGLORT_DEC_h_Base             15
#define FM10000_TE_DGLORT_DEC_l_HashKeyConfig    16
#define FM10000_TE_DGLORT_DEC_h_HashKeyConfig    31
#define FM10000_TE_DGLORT_DEC_l_HashSize         32
#define FM10000_TE_DGLORT_DEC_h_HashSize         35
#define FM10000_TE_DGLORT_DEC_b_Encap            36
#define FM10000_TE_DGLORT_DEC_b_Hash             37
#define FM10000_TE_DGLORT_DEC_l_IndexStart       38
#define FM10000_TE_DGLORT_DEC_h_IndexStart       42
#define FM10000_TE_DGLORT_DEC_l_IndexLength      43
#define FM10000_TE_DGLORT_DEC_h_IndexLength      46
#define FM10000_TE_DGLORT_DEC_b_SetSGLORT        47
#define FM10000_TE_DGLORT_DEC_b_SetDGLORT        48

#define FM10000_TE_SGLORT_MAP_l_SGLORT_Value     0
#define FM10000_TE_SGLORT_MAP_h_SGLORT_Value     15
#define FM10000_TE_SGLORT_MAP_l_SGLORT_Mask      16
#define FM10000_TE_SGLORT_MAP_h_SGLORT_Mask      31

#define FM10000_TE_SGLORT_DEC_l_VSI_Start        0
#define FM10000_TE_SGLORT_DEC_h_VSI_Start        4
#define FM10000_TE_SGLORT_DEC_l_VSI_Length       5
#define FM10000_TE_SGLORT_DEC_h_VSI_Length       9
#define FM10000_TE_SGLORT_DEC_l_VSI_Offset       10
#define FM10000_TE_SGLORT_DEC_h_VSI_Offset       17

#define FM10000_TE_DEFAULT_DGLORT_l_DefaultEncapDGLORT 0
#define FM10000_TE_DEFAULT_DGLORT_h_DefaultEncapDGLORT 15
#define FM10000_TE_DEFAULT_DGLORT_l_DefaultDecapDGLORT 16
#define FM10000_TE_DEFAULT_DGLORT_h_DefaultDecapDGLORT 31

#define FM10000_TE_DEFAULT_SGLORT_l_DefaultEncapSGLORT 0
#define FM10000_TE_DEFAULT_SGLORT_h_DefaultEncapSGLORT 15
#define FM10000_TE_DEFAULT_SGLORT_l_DefaultDecapSGLORT 16
#define FM10000_TE_DEFAULT_SGLORT_h_DefaultDecapSGLORT 31

#define FM10000_TE_SIP_l_SIP                     0
#define FM10000_TE_SIP_h_SIP                     127

#define FM10000_TE_VNI_l_VNI                     0
#define FM10000_TE_VNI_h_VNI                     23

#define FM10000_TE_DEFAULT_L4DST_l_VXLAN         0
#define FM10000_TE_DEFAULT_L4DST_h_VXLAN         15
#define FM10000_TE_DEFAULT_L4DST_l_NGE           16
#define FM10000_TE_DEFAULT_L4DST_h_NGE           31

#define FM10000_TE_CFG_l_OuterTTL                0
#define FM10000_TE_CFG_h_OuterTTL                7
#define FM10000_TE_CFG_l_OuterTOS                8
#define FM10000_TE_CFG_h_OuterTOS                15
#define FM10000_TE_CFG_b_DeriveOuterTOS          16
#define FM10000_TE_CFG_l_NotIP                   17
#define FM10000_TE_CFG_h_NotIP                   18
#define FM10000_TE_CFG_l_IPnotTCPnotUDP          19
#define FM10000_TE_CFG_h_IPnotTCPnotUDP          20
#define FM10000_TE_CFG_l_IPisTCPorUDP            21
#define FM10000_TE_CFG_h_IPisTCPorUDP            22
#define FM10000_TE_CFG_b_VerifyDecapCSUM         23
#define FM10000_TE_CFG_b_UpdateOldHeaderInPlaceCSUM 24
#define FM10000_TE_CFG_b_SwitchLoopbackDisable   25

#define FM10000_TE_PORTS_l_VXLAN                 0
#define FM10000_TE_PORTS_h_VXLAN                 15
#define FM10000_TE_PORTS_l_NGE                   16
#define FM10000_TE_PORTS_h_NGE                   31

#define FM10000_TE_TUN_HEADER_CFG_l_EncapProtocol 0
#define FM10000_TE_TUN_HEADER_CFG_h_EncapProtocol 15
#define FM10000_TE_TUN_HEADER_CFG_l_EncapVersion 16
#define FM10000_TE_TUN_HEADER_CFG_h_EncapVersion 18
#define FM10000_TE_TUN_HEADER_CFG_b_CheckProtocol 19
#define FM10000_TE_TUN_HEADER_CFG_b_CheckVersion 20
#define FM10000_TE_TUN_HEADER_CFG_b_CheckOam     21
#define FM10000_TE_TUN_HEADER_CFG_b_CheckC       22

#define FM10000_TE_DROP_COUNT_l_DropCount        0
#define FM10000_TE_DROP_COUNT_h_DropCount        15

#define FM10000_TE_TRAP_DGLORT_l_TrapDGLORT      0
#define FM10000_TE_TRAP_DGLORT_h_TrapDGLORT      15

#define FM10000_TE_DEFAULT_NGE_DATA_l_Data       0
#define FM10000_TE_DEFAULT_NGE_DATA_h_Data       31

#define FM10000_TE_DEFAULT_NGE_MASK_l_Mask       0
#define FM10000_TE_DEFAULT_NGE_MASK_h_Mask       15
#define FM10000_TE_DEFAULT_NGE_MASK_b_LoadTimetag 16

#define FM10000_TE_EXVET_l_EthernetType          0
#define FM10000_TE_EXVET_h_EthernetType          15
#define FM10000_TE_EXVET_l_TagSize               16
#define FM10000_TE_EXVET_h_TagSize               17
#define FM10000_TE_EXVET_b_AfterVLAN             18

#define FM10000_TE_FRAMES_IN_l_FrameCount        0
#define FM10000_TE_FRAMES_IN_h_FrameCount        31

#define FM10000_TE_FRAMES_DONE_l_FrameCount      0
#define FM10000_TE_FRAMES_DONE_h_FrameCount      31

#define FM10000_TE_DMAC_l_DMAC                   0
#define FM10000_TE_DMAC_h_DMAC                   47

#define FM10000_TE_SMAC_l_SMAC                   0
#define FM10000_TE_SMAC_h_SMAC                   47

#define FM10000_TE_TRAP_CONFIG_l_NORMAL          0
#define FM10000_TE_TRAP_CONFIG_h_NORMAL          2
#define FM10000_TE_TRAP_CONFIG_l_NO_DGLORT_MATCH 3
#define FM10000_TE_TRAP_CONFIG_h_NO_DGLORT_MATCH 5
#define FM10000_TE_TRAP_CONFIG_l_NO_SGLORT_MATCH 6
#define FM10000_TE_TRAP_CONFIG_h_NO_SGLORT_MATCH 8
#define FM10000_TE_TRAP_CONFIG_l_DECAP_NO_OUTER_L3 9
#define FM10000_TE_TRAP_CONFIG_h_DECAP_NO_OUTER_L3 11
#define FM10000_TE_TRAP_CONFIG_l_DECAP_NO_OUTER_L4 12
#define FM10000_TE_TRAP_CONFIG_h_DECAP_NO_OUTER_L4 14
#define FM10000_TE_TRAP_CONFIG_l_DECAP_NO_OUTER_TUN 15
#define FM10000_TE_TRAP_CONFIG_h_DECAP_NO_OUTER_TUN 17
#define FM10000_TE_TRAP_CONFIG_l_DECAP_BAD_CSUM  18
#define FM10000_TE_TRAP_CONFIG_h_DECAP_BAD_CSUM  20
#define FM10000_TE_TRAP_CONFIG_l_DECAP_BAD_TUN   21
#define FM10000_TE_TRAP_CONFIG_h_DECAP_BAD_TUN   23
#define FM10000_TE_TRAP_CONFIG_l_ENCAP_NO_L3     24
#define FM10000_TE_TRAP_CONFIG_h_ENCAP_NO_L3     26
#define FM10000_TE_TRAP_CONFIG_l_ENCAP_NO_L4     27
#define FM10000_TE_TRAP_CONFIG_h_ENCAP_NO_L4     29
#define FM10000_TE_TRAP_CONFIG_l_ENCAP_ANY_L4    30
#define FM10000_TE_TRAP_CONFIG_h_ENCAP_ANY_L4    32
#define FM10000_TE_TRAP_CONFIG_l_TRUNCATED_HEADER 33
#define FM10000_TE_TRAP_CONFIG_h_TRUNCATED_HEADER 35
#define FM10000_TE_TRAP_CONFIG_l_NO_FLOW_MATCH   36
#define FM10000_TE_TRAP_CONFIG_h_NO_FLOW_MATCH   38
#define FM10000_TE_TRAP_CONFIG_l_MISSING_RECORD  39
#define FM10000_TE_TRAP_CONFIG_h_MISSING_RECORD  41
#define FM10000_TE_TRAP_CONFIG_l_UC_ERR          42
#define FM10000_TE_TRAP_CONFIG_h_UC_ERR          44
#define FM10000_TE_TRAP_CONFIG_l_TE_LOOKUP_BOUNDS 45
#define FM10000_TE_TRAP_CONFIG_h_TE_LOOKUP_BOUNDS 47
#define FM10000_TE_TRAP_CONFIG_l_TE_DATA_BOUNDS  48
#define FM10000_TE_TRAP_CONFIG_h_TE_DATA_BOUNDS  50
#define FM10000_TE_TRAP_CONFIG_l_TOTAL_HEADER_LIMIT 51
#define FM10000_TE_TRAP_CONFIG_h_TOTAL_HEADER_LIMIT 53
#define FM10000_TE_TRAP_CONFIG_l_TRUNC_IP_PAYLOAD 54
#define FM10000_TE_TRAP_CONFIG_h_TRUNC_IP_PAYLOAD 56

#define FM10000_TE_TIMETAG_PREFIX_l_DefaultTag   0
#define FM10000_TE_TIMETAG_PREFIX_h_DefaultTag   31
#define FM10000_TE_TIMETAG_PREFIX_l_Top8bLocation 32
#define FM10000_TE_TIMETAG_PREFIX_h_Top8bLocation 35

#define FM10000_TE_SRAM_CTRL_l_ErrWrite_0        0
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_0        1
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_1        2
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_1        3
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_2        4
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_2        5
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_3        6
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_3        7
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_4        8
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_4        9
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_5        10
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_5        11
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_6        12
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_6        13
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_7        14
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_7        15
#define FM10000_TE_SRAM_CTRL_b_CErr_0            16
#define FM10000_TE_SRAM_CTRL_b_CErr_1            17
#define FM10000_TE_SRAM_CTRL_b_CErr_2            18
#define FM10000_TE_SRAM_CTRL_b_CErr_3            19
#define FM10000_TE_SRAM_CTRL_b_CErr_4            20
#define FM10000_TE_SRAM_CTRL_b_CErr_5            21
#define FM10000_TE_SRAM_CTRL_b_CErr_6            22
#define FM10000_TE_SRAM_CTRL_b_CErr_7            23
#define FM10000_TE_SRAM_CTRL_b_UErr_0            24
#define FM10000_TE_SRAM_CTRL_b_UErr_1            25
#define FM10000_TE_SRAM_CTRL_b_UErr_2            26
#define FM10000_TE_SRAM_CTRL_b_UErr_3            27
#define FM10000_TE_SRAM_CTRL_b_UErr_4            28
#define FM10000_TE_SRAM_CTRL_b_UErr_5            29
#define FM10000_TE_SRAM_CTRL_b_UErr_6            30
#define FM10000_TE_SRAM_CTRL_b_UErr_7            31
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_0    32
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_1    33
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_2    34
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_3    35
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_4    36
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_5    37
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_6    38
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_7    39
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_0    40
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_1    41
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_2    42
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_3    43
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_4    44
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_5    45
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_6    46
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_7    47
#define FM10000_TE_SRAM_CTRL_l_ErrWrite          0
#define FM10000_TE_SRAM_CTRL_h_ErrWrite          15
#define FM10000_TE_SRAM_CTRL_s_ErrWrite          2
#define FM10000_TE_SRAM_CTRL_l_CErr              16
#define FM10000_TE_SRAM_CTRL_h_CErr              23
#define FM10000_TE_SRAM_CTRL_s_CErr              1
#define FM10000_TE_SRAM_CTRL_l_UErr              24
#define FM10000_TE_SRAM_CTRL_h_UErr              31
#define FM10000_TE_SRAM_CTRL_s_UErr              1
#define FM10000_TE_SRAM_CTRL_l_BistDonePass      32
#define FM10000_TE_SRAM_CTRL_h_BistDonePass      39
#define FM10000_TE_SRAM_CTRL_s_BistDonePass      1
#define FM10000_TE_SRAM_CTRL_l_BistDoneFail      40
#define FM10000_TE_SRAM_CTRL_h_BistDoneFail      47
#define FM10000_TE_SRAM_CTRL_s_BistDoneFail      1

#define FM10000_TE_IP_l_TeSramErr                0
#define FM10000_TE_IP_h_TeSramErr                1
#define FM10000_TE_IP_b_TePcErr                  2

#define FM10000_TE_IM_l_TeSramErr                0
#define FM10000_TE_IM_h_TeSramErr                1
#define FM10000_TE_IM_b_TePcErr                  2

#define FM10000_TE_SYSTIME_l_CurrentTime         0
#define FM10000_TE_SYSTIME_h_CurrentTime         39

#define FM10000_TE_SYSTIME0_l_Time0              0
#define FM10000_TE_SYSTIME0_h_Time0              39

#define FM10000_TE_SYSTIME_CFG_l_Step            0
#define FM10000_TE_SYSTIME_CFG_h_Step            3

#define FM10000_TE_ERR_FRAMES_IN_l_FrameCount    0
#define FM10000_TE_ERR_FRAMES_IN_h_FrameCount    31

#define FM10000_TE_DATA_CONFIG_l_MgmtTimeout     0
#define FM10000_TE_DATA_CONFIG_h_MgmtTimeout     7

#define FM10000_TE_DATA_STATS_l_Count            0
#define FM10000_TE_DATA_STATS_h_Count            31

#define FM10000_TE_ALIGN_DEBUG_l_RuntsDropped    0
#define FM10000_TE_ALIGN_DEBUG_h_RuntsDropped    15
#define FM10000_TE_ALIGN_DEBUG_l_Ptr             16
#define FM10000_TE_ALIGN_DEBUG_h_Ptr             17

#define FM10000_TE_PACK_DEBUG_l_BuffLen          0
#define FM10000_TE_PACK_DEBUG_h_BuffLen          6
#define FM10000_TE_PACK_DEBUG_b_BuffEOF          7
#define FM10000_TE_PACK_DEBUG_l_Ptr              8
#define FM10000_TE_PACK_DEBUG_h_Ptr              9

#define FM10000_TE_PIPE_STATUS_V_l_RawFrameEOSV  0
#define FM10000_TE_PIPE_STATUS_V_h_RawFrameEOSV  1
#define FM10000_TE_PIPE_STATUS_V_l_ParseToLookupV 2
#define FM10000_TE_PIPE_STATUS_V_h_ParseToLookupV 3
#define FM10000_TE_PIPE_STATUS_V_l_LookupToFetchV 4
#define FM10000_TE_PIPE_STATUS_V_h_LookupToFetchV 5
#define FM10000_TE_PIPE_STATUS_V_l_FetchToApplyV 6
#define FM10000_TE_PIPE_STATUS_V_h_FetchToApplyV 7
#define FM10000_TE_PIPE_STATUS_V_l_ApplyToAssembleV 8
#define FM10000_TE_PIPE_STATUS_V_h_ApplyToAssembleV 9
#define FM10000_TE_PIPE_STATUS_V_l_FinalFrameEOSV 10
#define FM10000_TE_PIPE_STATUS_V_h_FinalFrameEOSV 11
#define FM10000_TE_PIPE_STATUS_V_l_OldHeaderEOSV 12
#define FM10000_TE_PIPE_STATUS_V_h_OldHeaderEOSV 13
#define FM10000_TE_PIPE_STATUS_V_l_PayloadEOSV   14
#define FM10000_TE_PIPE_STATUS_V_h_PayloadEOSV   15
#define FM10000_TE_PIPE_STATUS_V_l_ParseTailV    16
#define FM10000_TE_PIPE_STATUS_V_h_ParseTailV    17
#define FM10000_TE_PIPE_STATUS_V_l_RawFrameV     18
#define FM10000_TE_PIPE_STATUS_V_h_RawFrameV     19
#define FM10000_TE_PIPE_STATUS_V_l_OldHeaderV    20
#define FM10000_TE_PIPE_STATUS_V_h_OldHeaderV    21
#define FM10000_TE_PIPE_STATUS_V_l_PayloadV      22
#define FM10000_TE_PIPE_STATUS_V_h_PayloadV      23
#define FM10000_TE_PIPE_STATUS_V_l_FinalFrameV   24
#define FM10000_TE_PIPE_STATUS_V_h_FinalFrameV   25
#define FM10000_TE_PIPE_STATUS_V_b_FetchToDataV  26
#define FM10000_TE_PIPE_STATUS_V_b_ApplyToDataV  27
#define FM10000_TE_PIPE_STATUS_V_b_DataToApplyV  28
#define FM10000_TE_PIPE_STATUS_V_b_FetchToDataEOSV 29
#define FM10000_TE_PIPE_STATUS_V_b_ApplyToDataEOSV 30
#define FM10000_TE_PIPE_STATUS_V_b_DataToApplyEOSV 31

#define FM10000_TE_PIPE_STATUS_E_l_RawFrameEOSE  0
#define FM10000_TE_PIPE_STATUS_E_h_RawFrameEOSE  1
#define FM10000_TE_PIPE_STATUS_E_l_ParseToLookupE 2
#define FM10000_TE_PIPE_STATUS_E_h_ParseToLookupE 3
#define FM10000_TE_PIPE_STATUS_E_l_LookupToFetchE 4
#define FM10000_TE_PIPE_STATUS_E_h_LookupToFetchE 5
#define FM10000_TE_PIPE_STATUS_E_l_FetchToApplyE 6
#define FM10000_TE_PIPE_STATUS_E_h_FetchToApplyE 7
#define FM10000_TE_PIPE_STATUS_E_l_ApplyToAssembleE 8
#define FM10000_TE_PIPE_STATUS_E_h_ApplyToAssembleE 9
#define FM10000_TE_PIPE_STATUS_E_l_FinalFrameEOSE 10
#define FM10000_TE_PIPE_STATUS_E_h_FinalFrameEOSE 11
#define FM10000_TE_PIPE_STATUS_E_l_OldHeaderEOSE 12
#define FM10000_TE_PIPE_STATUS_E_h_OldHeaderEOSE 13
#define FM10000_TE_PIPE_STATUS_E_l_PayloadEOSE   14
#define FM10000_TE_PIPE_STATUS_E_h_PayloadEOSE   15
#define FM10000_TE_PIPE_STATUS_E_l_ParseTailE    16
#define FM10000_TE_PIPE_STATUS_E_h_ParseTailE    17
#define FM10000_TE_PIPE_STATUS_E_l_RawFrameE     18
#define FM10000_TE_PIPE_STATUS_E_h_RawFrameE     19
#define FM10000_TE_PIPE_STATUS_E_l_OldHeaderE    20
#define FM10000_TE_PIPE_STATUS_E_h_OldHeaderE    21
#define FM10000_TE_PIPE_STATUS_E_l_PayloadE      22
#define FM10000_TE_PIPE_STATUS_E_h_PayloadE      23
#define FM10000_TE_PIPE_STATUS_E_l_FinalFrameE   24
#define FM10000_TE_PIPE_STATUS_E_h_FinalFrameE   25
#define FM10000_TE_PIPE_STATUS_E_b_FetchToDataE  26
#define FM10000_TE_PIPE_STATUS_E_b_ApplyToDataE  27
#define FM10000_TE_PIPE_STATUS_E_b_DataToApplyE  28
#define FM10000_TE_PIPE_STATUS_E_b_FetchToDataEOSE 29
#define FM10000_TE_PIPE_STATUS_E_b_ApplyToDataEOSE 30
#define FM10000_TE_PIPE_STATUS_E_b_DataToApplyEOSE 31

#define FM10000_TE_PIPE_LATCH_V_l_RawFrameEOSV   0
#define FM10000_TE_PIPE_LATCH_V_h_RawFrameEOSV   1
#define FM10000_TE_PIPE_LATCH_V_l_ParseToLookupV 2
#define FM10000_TE_PIPE_LATCH_V_h_ParseToLookupV 3
#define FM10000_TE_PIPE_LATCH_V_l_LookupToFetchV 4
#define FM10000_TE_PIPE_LATCH_V_h_LookupToFetchV 5
#define FM10000_TE_PIPE_LATCH_V_l_FetchToApplyV  6
#define FM10000_TE_PIPE_LATCH_V_h_FetchToApplyV  7
#define FM10000_TE_PIPE_LATCH_V_l_ApplyToAssembleV 8
#define FM10000_TE_PIPE_LATCH_V_h_ApplyToAssembleV 9
#define FM10000_TE_PIPE_LATCH_V_l_FinalFrameEOSV 10
#define FM10000_TE_PIPE_LATCH_V_h_FinalFrameEOSV 11
#define FM10000_TE_PIPE_LATCH_V_l_OldHeaderEOSV  12
#define FM10000_TE_PIPE_LATCH_V_h_OldHeaderEOSV  13
#define FM10000_TE_PIPE_LATCH_V_l_PayloadEOSV    14
#define FM10000_TE_PIPE_LATCH_V_h_PayloadEOSV    15
#define FM10000_TE_PIPE_LATCH_V_l_ParseTailV     16
#define FM10000_TE_PIPE_LATCH_V_h_ParseTailV     17
#define FM10000_TE_PIPE_LATCH_V_l_RawFrameV      18
#define FM10000_TE_PIPE_LATCH_V_h_RawFrameV      19
#define FM10000_TE_PIPE_LATCH_V_l_OldHeaderV     20
#define FM10000_TE_PIPE_LATCH_V_h_OldHeaderV     21
#define FM10000_TE_PIPE_LATCH_V_l_PayloadV       22
#define FM10000_TE_PIPE_LATCH_V_h_PayloadV       23
#define FM10000_TE_PIPE_LATCH_V_l_FinalFrameV    24
#define FM10000_TE_PIPE_LATCH_V_h_FinalFrameV    25
#define FM10000_TE_PIPE_LATCH_V_b_FetchToDataV   26
#define FM10000_TE_PIPE_LATCH_V_b_ApplyToDataV   27
#define FM10000_TE_PIPE_LATCH_V_b_DataToApplyV   28
#define FM10000_TE_PIPE_LATCH_V_b_FetchToDataEOSV 29
#define FM10000_TE_PIPE_LATCH_V_b_ApplyToDataEOSV 30
#define FM10000_TE_PIPE_LATCH_V_b_DataToApplyEOSV 31

#define FM10000_TE_PIPE_LATCH_E_l_RawFrameEOSE   0
#define FM10000_TE_PIPE_LATCH_E_h_RawFrameEOSE   1
#define FM10000_TE_PIPE_LATCH_E_l_ParseToLookupE 2
#define FM10000_TE_PIPE_LATCH_E_h_ParseToLookupE 3
#define FM10000_TE_PIPE_LATCH_E_l_LookupToFetchE 4
#define FM10000_TE_PIPE_LATCH_E_h_LookupToFetchE 5
#define FM10000_TE_PIPE_LATCH_E_l_FetchToApplyE  6
#define FM10000_TE_PIPE_LATCH_E_h_FetchToApplyE  7
#define FM10000_TE_PIPE_LATCH_E_l_ApplyToAssembleE 8
#define FM10000_TE_PIPE_LATCH_E_h_ApplyToAssembleE 9
#define FM10000_TE_PIPE_LATCH_E_l_FinalFrameEOSE 10
#define FM10000_TE_PIPE_LATCH_E_h_FinalFrameEOSE 11
#define FM10000_TE_PIPE_LATCH_E_l_OldHeaderEOSE  12
#define FM10000_TE_PIPE_LATCH_E_h_OldHeaderEOSE  13
#define FM10000_TE_PIPE_LATCH_E_l_PayloadEOSE    14
#define FM10000_TE_PIPE_LATCH_E_h_PayloadEOSE    15
#define FM10000_TE_PIPE_LATCH_E_l_ParseTailE     16
#define FM10000_TE_PIPE_LATCH_E_h_ParseTailE     17
#define FM10000_TE_PIPE_LATCH_E_l_RawFrameE      18
#define FM10000_TE_PIPE_LATCH_E_h_RawFrameE      19
#define FM10000_TE_PIPE_LATCH_E_l_OldHeaderE     20
#define FM10000_TE_PIPE_LATCH_E_h_OldHeaderE     21
#define FM10000_TE_PIPE_LATCH_E_l_PayloadE       22
#define FM10000_TE_PIPE_LATCH_E_h_PayloadE       23
#define FM10000_TE_PIPE_LATCH_E_l_FinalFrameE    24
#define FM10000_TE_PIPE_LATCH_E_h_FinalFrameE    25
#define FM10000_TE_PIPE_LATCH_E_b_FetchToDataE   26
#define FM10000_TE_PIPE_LATCH_E_b_ApplyToDataE   27
#define FM10000_TE_PIPE_LATCH_E_b_DataToApplyE   28
#define FM10000_TE_PIPE_LATCH_E_b_FetchToDataEOSE 29
#define FM10000_TE_PIPE_LATCH_E_b_ApplyToDataEOSE 30
#define FM10000_TE_PIPE_LATCH_E_b_DataToApplyEOSE 31

#define FM10000_TE_PIPE_XFERS_l_RawFrameEOS0     0
#define FM10000_TE_PIPE_XFERS_h_RawFrameEOS0     7
#define FM10000_TE_PIPE_XFERS_l_RawFrameEOS1     8
#define FM10000_TE_PIPE_XFERS_h_RawFrameEOS1     15
#define FM10000_TE_PIPE_XFERS_l_ParseToLookup0   16
#define FM10000_TE_PIPE_XFERS_h_ParseToLookup0   23
#define FM10000_TE_PIPE_XFERS_l_ParseToLookup1   24
#define FM10000_TE_PIPE_XFERS_h_ParseToLookup1   31
#define FM10000_TE_PIPE_XFERS_l_LookupToFetch0   32
#define FM10000_TE_PIPE_XFERS_h_LookupToFetch0   39
#define FM10000_TE_PIPE_XFERS_l_LookupToFetch1   40
#define FM10000_TE_PIPE_XFERS_h_LookupToFetch1   47
#define FM10000_TE_PIPE_XFERS_l_FetchToApply0    48
#define FM10000_TE_PIPE_XFERS_h_FetchToApply0    55
#define FM10000_TE_PIPE_XFERS_l_FetchToApply1    56
#define FM10000_TE_PIPE_XFERS_h_FetchToApply1    63
#define FM10000_TE_PIPE_XFERS_l_ApplyToAssemble0 64
#define FM10000_TE_PIPE_XFERS_h_ApplyToAssemble0 71
#define FM10000_TE_PIPE_XFERS_l_ApplyToAssemble1 72
#define FM10000_TE_PIPE_XFERS_h_ApplyToAssemble1 79
#define FM10000_TE_PIPE_XFERS_l_FinalFrameEOS0   80
#define FM10000_TE_PIPE_XFERS_h_FinalFrameEOS0   87
#define FM10000_TE_PIPE_XFERS_l_FinalFrameEOS1   88
#define FM10000_TE_PIPE_XFERS_h_FinalFrameEOS1   95
#define FM10000_TE_PIPE_XFERS_l_OldHeaderEOS0    96
#define FM10000_TE_PIPE_XFERS_h_OldHeaderEOS0    103
#define FM10000_TE_PIPE_XFERS_l_OldHeaderEOS1    104
#define FM10000_TE_PIPE_XFERS_h_OldHeaderEOS1    111
#define FM10000_TE_PIPE_XFERS_l_PayloadEOS0      112
#define FM10000_TE_PIPE_XFERS_h_PayloadEOS0      119
#define FM10000_TE_PIPE_XFERS_l_PayloadEOS1      120
#define FM10000_TE_PIPE_XFERS_h_PayloadEOS1      127
#define FM10000_TE_PIPE_XFERS_l_ParseTail0       128
#define FM10000_TE_PIPE_XFERS_h_ParseTail0       135
#define FM10000_TE_PIPE_XFERS_l_ParseTail1       136
#define FM10000_TE_PIPE_XFERS_h_ParseTail1       143
#define FM10000_TE_PIPE_XFERS_l_RawFrame0        144
#define FM10000_TE_PIPE_XFERS_h_RawFrame0        151
#define FM10000_TE_PIPE_XFERS_l_RawFrame1        152
#define FM10000_TE_PIPE_XFERS_h_RawFrame1        159
#define FM10000_TE_PIPE_XFERS_l_OldHeader0       160
#define FM10000_TE_PIPE_XFERS_h_OldHeader0       167
#define FM10000_TE_PIPE_XFERS_l_OldHeader1       168
#define FM10000_TE_PIPE_XFERS_h_OldHeader1       175
#define FM10000_TE_PIPE_XFERS_l_Payload0         176
#define FM10000_TE_PIPE_XFERS_h_Payload0         183
#define FM10000_TE_PIPE_XFERS_l_Payload1         184
#define FM10000_TE_PIPE_XFERS_h_Payload1         191
#define FM10000_TE_PIPE_XFERS_l_FinalFrame0      192
#define FM10000_TE_PIPE_XFERS_h_FinalFrame0      199
#define FM10000_TE_PIPE_XFERS_l_FinalFrame1      200
#define FM10000_TE_PIPE_XFERS_h_FinalFrame1      207
#define FM10000_TE_PIPE_XFERS_l_FetchToData      208
#define FM10000_TE_PIPE_XFERS_h_FetchToData      215
#define FM10000_TE_PIPE_XFERS_l_ApplyToData      216
#define FM10000_TE_PIPE_XFERS_h_ApplyToData      223
#define FM10000_TE_PIPE_XFERS_l_DataToApply      224
#define FM10000_TE_PIPE_XFERS_h_DataToApply      231
#define FM10000_TE_PIPE_XFERS_l_FetchToDataEOS   232
#define FM10000_TE_PIPE_XFERS_h_FetchToDataEOS   239
#define FM10000_TE_PIPE_XFERS_l_ApplyToDataEOS   240
#define FM10000_TE_PIPE_XFERS_h_ApplyToDataEOS   247
#define FM10000_TE_PIPE_XFERS_l_DataToApplyEOS   248
#define FM10000_TE_PIPE_XFERS_h_DataToApplyEOS   255

#define FM10000_TE_PARSE_CONFIG_l_TotalHeaderLimit 0
#define FM10000_TE_PARSE_CONFIG_h_TotalHeaderLimit 9
#define FM10000_TE_PARSE_CONFIG_b_RemoveTrailer  10
#define FM10000_TE_PARSE_CONFIG_b_TrapTruncPayload 11
#define FM10000_TE_PARSE_CONFIG_l_reserved0      12
#define FM10000_TE_PARSE_CONFIG_h_reserved0      15
#define FM10000_TE_PARSE_CONFIG_l_MissingPayloads 16
#define FM10000_TE_PARSE_CONFIG_h_MissingPayloads 31

#define FM10000_TE_PARSE_DEBUG_RO_l_Phase        0
#define FM10000_TE_PARSE_DEBUG_RO_h_Phase        3
#define FM10000_TE_PARSE_DEBUG_RO_l_reserved0    4
#define FM10000_TE_PARSE_DEBUG_RO_h_reserved0    15
#define FM10000_TE_PARSE_DEBUG_RO_l_BuffLen      16
#define FM10000_TE_PARSE_DEBUG_RO_h_BuffLen      22
#define FM10000_TE_PARSE_DEBUG_RO_b_BuffEOF      23

#define FM10000_TE_PARSE_DEBUG_RW_l_PhaseReached 0
#define FM10000_TE_PARSE_DEBUG_RW_h_PhaseReached 15
#define FM10000_TE_PARSE_DEBUG_RW_l_PhaseStalled 16
#define FM10000_TE_PARSE_DEBUG_RW_h_PhaseStalled 31
#define FM10000_TE_PARSE_DEBUG_RW_l_CycleCounter 32
#define FM10000_TE_PARSE_DEBUG_RW_h_CycleCounter 63

#define FM10000_TE_APPLY_DEBUG_RO_l_Phase        0
#define FM10000_TE_APPLY_DEBUG_RO_h_Phase        3
#define FM10000_TE_APPLY_DEBUG_RO_l_reserved0    4
#define FM10000_TE_APPLY_DEBUG_RO_h_reserved0    15
#define FM10000_TE_APPLY_DEBUG_RO_l_BuffLen      16
#define FM10000_TE_APPLY_DEBUG_RO_h_BuffLen      22
#define FM10000_TE_APPLY_DEBUG_RO_b_BuffEOS      23

#define FM10000_TE_APPLY_DEBUG_RW_l_PhaseReached 0
#define FM10000_TE_APPLY_DEBUG_RW_h_PhaseReached 15
#define FM10000_TE_APPLY_DEBUG_RW_l_PhaseStalled 16
#define FM10000_TE_APPLY_DEBUG_RW_h_PhaseStalled 31
#define FM10000_TE_APPLY_DEBUG_RW_l_CycleCounter 32
#define FM10000_TE_APPLY_DEBUG_RW_h_CycleCounter 63

#define FM10000_TE_ASSEMBLE_DEBUG_RO_l_Phase     0
#define FM10000_TE_ASSEMBLE_DEBUG_RO_h_Phase     3
#define FM10000_TE_ASSEMBLE_DEBUG_RO_l_reserved0 4
#define FM10000_TE_ASSEMBLE_DEBUG_RO_h_reserved0 15
#define FM10000_TE_ASSEMBLE_DEBUG_RO_l_FrameSize 16
#define FM10000_TE_ASSEMBLE_DEBUG_RO_h_FrameSize 31

#define FM10000_TE_ASSEMBLE_DEBUG_RW_l_PhaseReached 0
#define FM10000_TE_ASSEMBLE_DEBUG_RW_h_PhaseReached 15
#define FM10000_TE_ASSEMBLE_DEBUG_RW_l_PhaseStalled 16
#define FM10000_TE_ASSEMBLE_DEBUG_RW_h_PhaseStalled 31
#define FM10000_TE_ASSEMBLE_DEBUG_RW_l_CycleCounter 32
#define FM10000_TE_ASSEMBLE_DEBUG_RW_h_CycleCounter 63

#define FM10000_TE_DEBUG_CDC_MON_CTRL_b_CntMode  0

#define FM10000_TE_DEBUG_CDC_MON_CYC_l_Cycles    0
#define FM10000_TE_DEBUG_CDC_MON_CYC_h_Cycles    63

#define FM10000_TE_DEBUG_RX_WPC0_A2S_CFG_l_Mode  0
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CFG_h_Mode  1
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CFG_l_CntCase 3
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CFG_h_CntCase 5

#define FM10000_TE_DEBUG_RX_WPC0_A2S_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_RX_WPC0_A2S_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_RX_WPC0_A2S_CNTR_l_Count 0
#define FM10000_TE_DEBUG_RX_WPC0_A2S_CNTR_h_Count 47

#define FM10000_TE_DEBUG_RX_WPC0_A2S_DATA_l_Data 0
#define FM10000_TE_DEBUG_RX_WPC0_A2S_DATA_h_Data 79

#define FM10000_TE_DEBUG_RX_WPC1_A2S_CFG_l_Mode  0
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CFG_h_Mode  1
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CFG_l_CntCase 3
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CFG_h_CntCase 5

#define FM10000_TE_DEBUG_RX_WPC1_A2S_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_RX_WPC1_A2S_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_RX_WPC1_A2S_CNTR_l_Count 0
#define FM10000_TE_DEBUG_RX_WPC1_A2S_CNTR_h_Count 47

#define FM10000_TE_DEBUG_RX_WPC1_A2S_DATA_l_Data 0
#define FM10000_TE_DEBUG_RX_WPC1_A2S_DATA_h_Data 79

#define FM10000_TE_DEBUG_RX_WPC2_A2S_CFG_l_Mode  0
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CFG_h_Mode  1
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CFG_l_CntCase 3
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CFG_h_CntCase 5

#define FM10000_TE_DEBUG_RX_WPC2_A2S_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_RX_WPC2_A2S_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_RX_WPC2_A2S_CNTR_l_Count 0
#define FM10000_TE_DEBUG_RX_WPC2_A2S_CNTR_h_Count 47

#define FM10000_TE_DEBUG_RX_WPC2_A2S_DATA_l_Data 0
#define FM10000_TE_DEBUG_RX_WPC2_A2S_DATA_h_Data 79

#define FM10000_TE_DEBUG_RX_WPC3_A2S_CFG_l_Mode  0
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CFG_h_Mode  1
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CFG_l_CntCase 3
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CFG_h_CntCase 5

#define FM10000_TE_DEBUG_RX_WPC3_A2S_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_RX_WPC3_A2S_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_RX_WPC3_A2S_CNTR_l_Count 0
#define FM10000_TE_DEBUG_RX_WPC3_A2S_CNTR_h_Count 47

#define FM10000_TE_DEBUG_RX_WPC3_A2S_DATA_l_Data 0
#define FM10000_TE_DEBUG_RX_WPC3_A2S_DATA_h_Data 79

#define FM10000_TE_DEBUG_TX_WPC0_S2A_CFG_l_Mode  0
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CFG_h_Mode  1
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CFG_l_CntCase 3
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CFG_h_CntCase 5

#define FM10000_TE_DEBUG_TX_WPC0_S2A_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_TX_WPC0_S2A_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_TX_WPC0_S2A_CNTR_l_Count 0
#define FM10000_TE_DEBUG_TX_WPC0_S2A_CNTR_h_Count 47

#define FM10000_TE_DEBUG_TX_WPC0_S2A_DATA_l_Data 0
#define FM10000_TE_DEBUG_TX_WPC0_S2A_DATA_h_Data 79

#define FM10000_TE_DEBUG_TX_WPC1_S2A_CFG_l_Mode  0
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CFG_h_Mode  1
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CFG_l_CntCase 3
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CFG_h_CntCase 5

#define FM10000_TE_DEBUG_TX_WPC1_S2A_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_TX_WPC1_S2A_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_TX_WPC1_S2A_CNTR_l_Count 0
#define FM10000_TE_DEBUG_TX_WPC1_S2A_CNTR_h_Count 47

#define FM10000_TE_DEBUG_TX_WPC1_S2A_DATA_l_Data 0
#define FM10000_TE_DEBUG_TX_WPC1_S2A_DATA_h_Data 79

#define FM10000_TE_DEBUG_TX_WPC2_S2A_CFG_l_Mode  0
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CFG_h_Mode  1
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CFG_l_CntCase 3
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CFG_h_CntCase 5

#define FM10000_TE_DEBUG_TX_WPC2_S2A_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_TX_WPC2_S2A_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_TX_WPC2_S2A_CNTR_l_Count 0
#define FM10000_TE_DEBUG_TX_WPC2_S2A_CNTR_h_Count 47

#define FM10000_TE_DEBUG_TX_WPC2_S2A_DATA_l_Data 0
#define FM10000_TE_DEBUG_TX_WPC2_S2A_DATA_h_Data 79

#define FM10000_TE_DEBUG_TX_WPC3_S2A_CFG_l_Mode  0
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CFG_h_Mode  1
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CFG_l_CntCase 3
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CFG_h_CntCase 5

#define FM10000_TE_DEBUG_TX_WPC3_S2A_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_TX_WPC3_S2A_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_TX_WPC3_S2A_CNTR_l_Count 0
#define FM10000_TE_DEBUG_TX_WPC3_S2A_CNTR_h_Count 47

#define FM10000_TE_DEBUG_TX_WPC3_S2A_DATA_l_Data 0
#define FM10000_TE_DEBUG_TX_WPC3_S2A_DATA_h_Data 79

#define FM10000_TE_DEBUG_INTR_S2A_CFG_l_Mode     0
#define FM10000_TE_DEBUG_INTR_S2A_CFG_h_Mode     1
#define FM10000_TE_DEBUG_INTR_S2A_CFG_b_VeMuxSel 2
#define FM10000_TE_DEBUG_INTR_S2A_CFG_l_CntCase  3
#define FM10000_TE_DEBUG_INTR_S2A_CFG_h_CntCase  5

#define FM10000_TE_DEBUG_INTR_S2A_TOKS_l_NTokens 0
#define FM10000_TE_DEBUG_INTR_S2A_TOKS_h_NTokens 23

#define FM10000_TE_DEBUG_INTR_S2A_CNTR_l_Count   0
#define FM10000_TE_DEBUG_INTR_S2A_CNTR_h_Count   47

#define FM10000_TE_DEBUG_INTR_S2A_DATA_b_Data    0

#define FM10000_FFU_SLICE_TCAM_l_Key             0
#define FM10000_FFU_SLICE_TCAM_h_Key             31
#define FM10000_FFU_SLICE_TCAM_l_KeyTop          32
#define FM10000_FFU_SLICE_TCAM_h_KeyTop          39
#define FM10000_FFU_SLICE_TCAM_l_rsvd0_          40
#define FM10000_FFU_SLICE_TCAM_h_rsvd0_          63
#define FM10000_FFU_SLICE_TCAM_l_KeyInvert       64
#define FM10000_FFU_SLICE_TCAM_h_KeyInvert       95
#define FM10000_FFU_SLICE_TCAM_l_KeyTopInvert    96
#define FM10000_FFU_SLICE_TCAM_h_KeyTopInvert    103
#define FM10000_FFU_SLICE_TCAM_l_rsvd1_          104
#define FM10000_FFU_SLICE_TCAM_h_rsvd1_          127

#define FM10000_FFU_SLICE_SRAM_l_Data            0
#define FM10000_FFU_SLICE_SRAM_h_Data            20
#define FM10000_FFU_SLICE_SRAM_l_Command         21
#define FM10000_FFU_SLICE_SRAM_h_Command         22
#define FM10000_FFU_SLICE_SRAM_l_CounterIndex    23
#define FM10000_FFU_SLICE_SRAM_h_CounterIndex    34
#define FM10000_FFU_SLICE_SRAM_l_CounterBank     35
#define FM10000_FFU_SLICE_SRAM_h_CounterBank     36
#define FM10000_FFU_SLICE_SRAM_l_Precedence      37
#define FM10000_FFU_SLICE_SRAM_h_Precedence      39

#define FM10000_FFU_SLICE_VALID_l_Valid          0
#define FM10000_FFU_SLICE_VALID_h_Valid          31

#define FM10000_FFU_SLICE_CASCADE_ACTION_l_CascadeAction 0
#define FM10000_FFU_SLICE_CASCADE_ACTION_h_CascadeAction 31

#define FM10000_FFU_SLICE_CFG_l_Select0          0
#define FM10000_FFU_SLICE_CFG_h_Select0          5
#define FM10000_FFU_SLICE_CFG_l_Select1          6
#define FM10000_FFU_SLICE_CFG_h_Select1          11
#define FM10000_FFU_SLICE_CFG_l_Select2          12
#define FM10000_FFU_SLICE_CFG_h_Select2          17
#define FM10000_FFU_SLICE_CFG_l_Select3          18
#define FM10000_FFU_SLICE_CFG_h_Select3          23
#define FM10000_FFU_SLICE_CFG_l_SelectTop        24
#define FM10000_FFU_SLICE_CFG_h_SelectTop        29
#define FM10000_FFU_SLICE_CFG_b_StartCompare     30
#define FM10000_FFU_SLICE_CFG_b_StartAction      31
#define FM10000_FFU_SLICE_CFG_b_ValidLow         32
#define FM10000_FFU_SLICE_CFG_b_ValidHigh        33
#define FM10000_FFU_SLICE_CFG_l_Case_XXX         34
#define FM10000_FFU_SLICE_CFG_h_Case_XXX         37
#define FM10000_FFU_SLICE_CFG_l_SetCaseLocation  38
#define FM10000_FFU_SLICE_CFG_h_SetCaseLocation  39

#define FM10000_FFU_MASTER_VALID_l_SliceValid    0
#define FM10000_FFU_MASTER_VALID_h_SliceValid    31
#define FM10000_FFU_MASTER_VALID_l_ChunkValid    32
#define FM10000_FFU_MASTER_VALID_h_ChunkValid    63

#define FM10000_MA_TABLE_l_MACAddress            0
#define FM10000_MA_TABLE_h_MACAddress            47
#define FM10000_MA_TABLE_l_FID                   48
#define FM10000_MA_TABLE_h_FID                   59
#define FM10000_MA_TABLE_b_valid                 60
#define FM10000_MA_TABLE_b_secure                61
#define FM10000_MA_TABLE_l_reserved0             62
#define FM10000_MA_TABLE_h_reserved0             63
#define FM10000_MA_TABLE_l_glort                 64
#define FM10000_MA_TABLE_h_glort                 79
#define FM10000_MA_TABLE_l_trigId                80
#define FM10000_MA_TABLE_h_trigId                85

#define FM10000_INGRESS_VID_TABLE_l_membership   0
#define FM10000_INGRESS_VID_TABLE_h_membership   47
#define FM10000_INGRESS_VID_TABLE_l_reserved0    48
#define FM10000_INGRESS_VID_TABLE_h_reserved0    63
#define FM10000_INGRESS_VID_TABLE_l_FID          64
#define FM10000_INGRESS_VID_TABLE_h_FID          75
#define FM10000_INGRESS_VID_TABLE_l_MST_Index    76
#define FM10000_INGRESS_VID_TABLE_h_MST_Index    83
#define FM10000_INGRESS_VID_TABLE_l_vcnt         84
#define FM10000_INGRESS_VID_TABLE_h_vcnt         89
#define FM10000_INGRESS_VID_TABLE_b_reflect      90
#define FM10000_INGRESS_VID_TABLE_b_TrapIGMP     91

#define FM10000_EGRESS_VID_TABLE_l_membership    0
#define FM10000_EGRESS_VID_TABLE_h_membership    47
#define FM10000_EGRESS_VID_TABLE_l_reserved0     48
#define FM10000_EGRESS_VID_TABLE_h_reserved0     63
#define FM10000_EGRESS_VID_TABLE_l_FID           64
#define FM10000_EGRESS_VID_TABLE_h_FID           75
#define FM10000_EGRESS_VID_TABLE_l_MST_Index     76
#define FM10000_EGRESS_VID_TABLE_h_MST_Index     83
#define FM10000_EGRESS_VID_TABLE_l_MTU_Index     84
#define FM10000_EGRESS_VID_TABLE_h_MTU_Index     86
#define FM10000_EGRESS_VID_TABLE_l_TrigID        87
#define FM10000_EGRESS_VID_TABLE_h_TrigID        92

#define FM10000_MA_USED_TABLE_l_Used             0
#define FM10000_MA_USED_TABLE_h_Used             31

#define FM10000_INGRESS_MST_TABLE_l_STPState_0   0
#define FM10000_INGRESS_MST_TABLE_h_STPState_0   1
#define FM10000_INGRESS_MST_TABLE_l_STPState_1   2
#define FM10000_INGRESS_MST_TABLE_h_STPState_1   3
#define FM10000_INGRESS_MST_TABLE_l_STPState_2   4
#define FM10000_INGRESS_MST_TABLE_h_STPState_2   5
#define FM10000_INGRESS_MST_TABLE_l_STPState_3   6
#define FM10000_INGRESS_MST_TABLE_h_STPState_3   7
#define FM10000_INGRESS_MST_TABLE_l_STPState_4   8
#define FM10000_INGRESS_MST_TABLE_h_STPState_4   9
#define FM10000_INGRESS_MST_TABLE_l_STPState_5   10
#define FM10000_INGRESS_MST_TABLE_h_STPState_5   11
#define FM10000_INGRESS_MST_TABLE_l_STPState_6   12
#define FM10000_INGRESS_MST_TABLE_h_STPState_6   13
#define FM10000_INGRESS_MST_TABLE_l_STPState_7   14
#define FM10000_INGRESS_MST_TABLE_h_STPState_7   15
#define FM10000_INGRESS_MST_TABLE_l_STPState_8   16
#define FM10000_INGRESS_MST_TABLE_h_STPState_8   17
#define FM10000_INGRESS_MST_TABLE_l_STPState_9   18
#define FM10000_INGRESS_MST_TABLE_h_STPState_9   19
#define FM10000_INGRESS_MST_TABLE_l_STPState_10  20
#define FM10000_INGRESS_MST_TABLE_h_STPState_10  21
#define FM10000_INGRESS_MST_TABLE_l_STPState_11  22
#define FM10000_INGRESS_MST_TABLE_h_STPState_11  23
#define FM10000_INGRESS_MST_TABLE_l_STPState_12  24
#define FM10000_INGRESS_MST_TABLE_h_STPState_12  25
#define FM10000_INGRESS_MST_TABLE_l_STPState_13  26
#define FM10000_INGRESS_MST_TABLE_h_STPState_13  27
#define FM10000_INGRESS_MST_TABLE_l_STPState_14  28
#define FM10000_INGRESS_MST_TABLE_h_STPState_14  29
#define FM10000_INGRESS_MST_TABLE_l_STPState_15  30
#define FM10000_INGRESS_MST_TABLE_h_STPState_15  31
#define FM10000_INGRESS_MST_TABLE_l_STPState_16  32
#define FM10000_INGRESS_MST_TABLE_h_STPState_16  33
#define FM10000_INGRESS_MST_TABLE_l_STPState_17  34
#define FM10000_INGRESS_MST_TABLE_h_STPState_17  35
#define FM10000_INGRESS_MST_TABLE_l_STPState_18  36
#define FM10000_INGRESS_MST_TABLE_h_STPState_18  37
#define FM10000_INGRESS_MST_TABLE_l_STPState_19  38
#define FM10000_INGRESS_MST_TABLE_h_STPState_19  39
#define FM10000_INGRESS_MST_TABLE_l_STPState_20  40
#define FM10000_INGRESS_MST_TABLE_h_STPState_20  41
#define FM10000_INGRESS_MST_TABLE_l_STPState_21  42
#define FM10000_INGRESS_MST_TABLE_h_STPState_21  43
#define FM10000_INGRESS_MST_TABLE_l_STPState_22  44
#define FM10000_INGRESS_MST_TABLE_h_STPState_22  45
#define FM10000_INGRESS_MST_TABLE_l_STPState_23  46
#define FM10000_INGRESS_MST_TABLE_h_STPState_23  47
#define FM10000_INGRESS_MST_TABLE_l_STPState     0
#define FM10000_INGRESS_MST_TABLE_h_STPState     47
#define FM10000_INGRESS_MST_TABLE_s_STPState     2

#define FM10000_EGRESS_MST_TABLE_l_Forwarding    0
#define FM10000_EGRESS_MST_TABLE_h_Forwarding    47

#define FM10000_MA_TABLE_CFG_1_b_HashMode        0

#define FM10000_MA_TABLE_CFG_2_l_FloodUnicastGlort 0
#define FM10000_MA_TABLE_CFG_2_h_FloodUnicastGlort 15
#define FM10000_MA_TABLE_CFG_2_l_FloodMulticastGlort 16
#define FM10000_MA_TABLE_CFG_2_h_FloodMulticastGlort 31
#define FM10000_MA_TABLE_CFG_2_l_BroadcastGlort  32
#define FM10000_MA_TABLE_CFG_2_h_BroadcastGlort  47

#define FM10000_MTU_TABLE_l_mtu                  0
#define FM10000_MTU_TABLE_h_mtu                  13

#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_0 0
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_0 1
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_1 2
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_1 3
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_2 4
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_2 5
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_3 6
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_3 7
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_4 8
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_4 9
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_5 10
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_5 11
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_6 12
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_6 13
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_7 14
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_7 15
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_8 16
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_8 17
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_9 18
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_9 19
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_10 20
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_10 21
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_11 22
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_11 23
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_12 24
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_12 25
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_13 26
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_13 27
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_14 28
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_14 29
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_15 30
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_15 31
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_16 32
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_16 33
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_17 34
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_17 35
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_18 36
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_18 37
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_19 38
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_19 39
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_20 40
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_20 41
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_21 42
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_21 43
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_22 44
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_22 45
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_23 46
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_23 47
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_24 48
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_24 49
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_25 50
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_25 51
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_26 52
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_26 53
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_27 54
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_27 55
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_28 56
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_28 57
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_29 58
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_29 59
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_30 60
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_30 61
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_31 62
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_31 63
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_32 64
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_32 65
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_33 66
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_33 67
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_34 68
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_34 69
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_35 70
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_35 71
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_36 72
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_36 73
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_37 74
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_37 75
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_38 76
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_38 77
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_39 78
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_39 79
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_40 80
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_40 81
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_41 82
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_41 83
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_42 84
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_42 85
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_43 86
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_43 87
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_44 88
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_44 89
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_45 90
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_45 91
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_46 92
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_46 93
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_47 94
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_47 95
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_48 96
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_48 97
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_49 98
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_49 99
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_50 100
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_50 101
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_51 102
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_51 103
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_52 104
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_52 105
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_53 106
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_53 107
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_54 108
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_54 109
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_55 110
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_55 111
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_56 112
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_56 113
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_57 114
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_57 115
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_58 116
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_58 117
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_59 118
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_59 119
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_60 120
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_60 121
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_61 122
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_61 123
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_62 124
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_62 125
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_63 126
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_63 127
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action 0
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action 127
#define FM10000_IEEE_RESERVED_MAC_ACTION_s_action 2

#define FM10000_IEEE_RESERVED_MAC_TRAP_PRIORITY_l_select 0
#define FM10000_IEEE_RESERVED_MAC_TRAP_PRIORITY_h_select 63

#define FM10000_IEEE_RESERVED_MAC_CFG_l_trapPri  0
#define FM10000_IEEE_RESERVED_MAC_CFG_h_trapPri  3

#define FM10000_ARP_TABLE_l_entry                0
#define FM10000_ARP_TABLE_h_entry                47
#define FM10000_ARP_TABLE_l_EVID                 48
#define FM10000_ARP_TABLE_h_EVID                 59
#define FM10000_ARP_TABLE_l_RouterId             60
#define FM10000_ARP_TABLE_h_RouterId             63

#define FM10000_ARP_USED_l_used                  0
#define FM10000_ARP_USED_h_used                  31

#define FM10000_GLORT_DEST_TABLE_l_DestMask      0
#define FM10000_GLORT_DEST_TABLE_h_DestMask      47
#define FM10000_GLORT_DEST_TABLE_l_IP_MulticastIndex 48
#define FM10000_GLORT_DEST_TABLE_h_IP_MulticastIndex 59

#define FM10000_GLORT_CAM_l_Key                  0
#define FM10000_GLORT_CAM_h_Key                  15
#define FM10000_GLORT_CAM_l_KeyInvert            16
#define FM10000_GLORT_CAM_h_KeyInvert            31

#define FM10000_GLORT_RAM_l_Strict               0
#define FM10000_GLORT_RAM_h_Strict               1
#define FM10000_GLORT_RAM_l_DestIndex            2
#define FM10000_GLORT_RAM_h_DestIndex            13
#define FM10000_GLORT_RAM_l_RangeSubIndexA       14
#define FM10000_GLORT_RAM_h_RangeSubIndexA       21
#define FM10000_GLORT_RAM_l_RangeSubIndexB       22
#define FM10000_GLORT_RAM_h_RangeSubIndexB       29
#define FM10000_GLORT_RAM_l_DestCount            30
#define FM10000_GLORT_RAM_h_DestCount            33
#define FM10000_GLORT_RAM_b_HashRotation         34

#define FM10000_PARSER_PORT_CFG_1_b_FTAG         0
#define FM10000_PARSER_PORT_CFG_1_l_Vlan1Tag     1
#define FM10000_PARSER_PORT_CFG_1_h_Vlan1Tag     4
#define FM10000_PARSER_PORT_CFG_1_l_Vlan2Tag     5
#define FM10000_PARSER_PORT_CFG_1_h_Vlan2Tag     8
#define FM10000_PARSER_PORT_CFG_1_b_Vlan2First   9
#define FM10000_PARSER_PORT_CFG_1_l_defaultVID   10
#define FM10000_PARSER_PORT_CFG_1_h_defaultVID   21
#define FM10000_PARSER_PORT_CFG_1_l_defaultVPRI  22
#define FM10000_PARSER_PORT_CFG_1_h_defaultVPRI  25
#define FM10000_PARSER_PORT_CFG_1_l_defaultVID2  26
#define FM10000_PARSER_PORT_CFG_1_h_defaultVID2  37
#define FM10000_PARSER_PORT_CFG_1_l_defaultVPRI2 38
#define FM10000_PARSER_PORT_CFG_1_h_defaultVPRI2 41
#define FM10000_PARSER_PORT_CFG_1_b_useDefaultVLAN 42

#define FM10000_PARSER_PORT_CFG_2_l_CustomTag1   0
#define FM10000_PARSER_PORT_CFG_2_h_CustomTag1   3
#define FM10000_PARSER_PORT_CFG_2_l_CustomTag2   4
#define FM10000_PARSER_PORT_CFG_2_h_CustomTag2   7
#define FM10000_PARSER_PORT_CFG_2_b_ParseMPLS    8
#define FM10000_PARSER_PORT_CFG_2_l_StoreMPLS    9
#define FM10000_PARSER_PORT_CFG_2_h_StoreMPLS    11
#define FM10000_PARSER_PORT_CFG_2_b_ParseL3      12
#define FM10000_PARSER_PORT_CFG_2_b_ParseL4      13
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv4Options 14
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6HopByHop 15
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6Routing 16
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6Frag 17
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6Dest 18
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6Auth 19
#define FM10000_PARSER_PORT_CFG_2_l_defaultDSCP  20
#define FM10000_PARSER_PORT_CFG_2_h_defaultDSCP  25
#define FM10000_PARSER_PORT_CFG_2_b_dropTagged   26
#define FM10000_PARSER_PORT_CFG_2_b_dropUntagged 27
#define FM10000_PARSER_PORT_CFG_2_b_useDefaultDSCP 28
#define FM10000_PARSER_PORT_CFG_2_b_SwitchPriorityFromVLAN 29
#define FM10000_PARSER_PORT_CFG_2_b_SwitchPriorityFromDSCP 30
#define FM10000_PARSER_PORT_CFG_2_b_SwitchPriorityFromISL 31
#define FM10000_PARSER_PORT_CFG_2_b_SwitchPriorityPrefersDSCP 32

#define FM10000_PARSER_PORT_CFG_3_l_PORT_DMAC    0
#define FM10000_PARSER_PORT_CFG_3_h_PORT_DMAC    47

#define FM10000_PORT_CFG_ISL_l_srcGlort          0
#define FM10000_PORT_CFG_ISL_h_srcGlort          15
#define FM10000_PORT_CFG_ISL_l_USR               16
#define FM10000_PORT_CFG_ISL_h_USR               23
#define FM10000_PORT_CFG_ISL_l_defaultPriority   24
#define FM10000_PORT_CFG_ISL_h_defaultPriority   27

#define FM10000_PARSER_VLAN_TAG_l_Tag            0
#define FM10000_PARSER_VLAN_TAG_h_Tag            15

#define FM10000_PARSER_CUSTOM_TAG_l_Tag          0
#define FM10000_PARSER_CUSTOM_TAG_h_Tag          15
#define FM10000_PARSER_CUSTOM_TAG_l_Capture      16
#define FM10000_PARSER_CUSTOM_TAG_h_Capture      19
#define FM10000_PARSER_CUSTOM_TAG_b_CaptureSelect 20
#define FM10000_PARSER_CUSTOM_TAG_l_Length       21
#define FM10000_PARSER_CUSTOM_TAG_h_Length       25

#define FM10000_PARSER_MPLS_TAG_l_Tag1           0
#define FM10000_PARSER_MPLS_TAG_h_Tag1           15
#define FM10000_PARSER_MPLS_TAG_l_Tag2           16
#define FM10000_PARSER_MPLS_TAG_h_Tag2           31

#define FM10000_PARSER_DI_CFG_l_Prot             0
#define FM10000_PARSER_DI_CFG_h_Prot             7
#define FM10000_PARSER_DI_CFG_l_L4Port           8
#define FM10000_PARSER_DI_CFG_h_L4Port           23
#define FM10000_PARSER_DI_CFG_l_WordOffset_0     24
#define FM10000_PARSER_DI_CFG_h_WordOffset_0     27
#define FM10000_PARSER_DI_CFG_l_WordOffset_1     28
#define FM10000_PARSER_DI_CFG_h_WordOffset_1     31
#define FM10000_PARSER_DI_CFG_l_WordOffset_2     32
#define FM10000_PARSER_DI_CFG_h_WordOffset_2     35
#define FM10000_PARSER_DI_CFG_l_WordOffset_3     36
#define FM10000_PARSER_DI_CFG_h_WordOffset_3     39
#define FM10000_PARSER_DI_CFG_l_WordOffset_4     40
#define FM10000_PARSER_DI_CFG_h_WordOffset_4     43
#define FM10000_PARSER_DI_CFG_l_WordOffset_5     44
#define FM10000_PARSER_DI_CFG_h_WordOffset_5     47
#define FM10000_PARSER_DI_CFG_l_WordOffset_6     48
#define FM10000_PARSER_DI_CFG_h_WordOffset_6     51
#define FM10000_PARSER_DI_CFG_l_WordOffset_7     52
#define FM10000_PARSER_DI_CFG_h_WordOffset_7     55
#define FM10000_PARSER_DI_CFG_b_CaptureTCPFlags  56
#define FM10000_PARSER_DI_CFG_b_Enable           57
#define FM10000_PARSER_DI_CFG_b_L4Compare        58
#define FM10000_PARSER_DI_CFG_l_WordOffset       24
#define FM10000_PARSER_DI_CFG_h_WordOffset       55
#define FM10000_PARSER_DI_CFG_s_WordOffset       4

#define FM10000_RX_VPRI_MAP_l_pri0               0
#define FM10000_RX_VPRI_MAP_h_pri0               3
#define FM10000_RX_VPRI_MAP_l_pri1               4
#define FM10000_RX_VPRI_MAP_h_pri1               7
#define FM10000_RX_VPRI_MAP_l_pri2               8
#define FM10000_RX_VPRI_MAP_h_pri2               11
#define FM10000_RX_VPRI_MAP_l_pri3               12
#define FM10000_RX_VPRI_MAP_h_pri3               15
#define FM10000_RX_VPRI_MAP_l_pri4               16
#define FM10000_RX_VPRI_MAP_h_pri4               19
#define FM10000_RX_VPRI_MAP_l_pri5               20
#define FM10000_RX_VPRI_MAP_h_pri5               23
#define FM10000_RX_VPRI_MAP_l_pri6               24
#define FM10000_RX_VPRI_MAP_h_pri6               27
#define FM10000_RX_VPRI_MAP_l_pri7               28
#define FM10000_RX_VPRI_MAP_h_pri7               31
#define FM10000_RX_VPRI_MAP_l_pri8               32
#define FM10000_RX_VPRI_MAP_h_pri8               35
#define FM10000_RX_VPRI_MAP_l_pri9               36
#define FM10000_RX_VPRI_MAP_h_pri9               39
#define FM10000_RX_VPRI_MAP_l_pri10              40
#define FM10000_RX_VPRI_MAP_h_pri10              43
#define FM10000_RX_VPRI_MAP_l_pri11              44
#define FM10000_RX_VPRI_MAP_h_pri11              47
#define FM10000_RX_VPRI_MAP_l_pri12              48
#define FM10000_RX_VPRI_MAP_h_pri12              51
#define FM10000_RX_VPRI_MAP_l_pri13              52
#define FM10000_RX_VPRI_MAP_h_pri13              55
#define FM10000_RX_VPRI_MAP_l_pri14              56
#define FM10000_RX_VPRI_MAP_h_pri14              59
#define FM10000_RX_VPRI_MAP_l_pri15              60
#define FM10000_RX_VPRI_MAP_h_pri15              63

#define FM10000_DSCP_PRI_MAP_l_pri               0
#define FM10000_DSCP_PRI_MAP_h_pri               3

#define FM10000_VPRI_PRI_MAP_l_pri               0
#define FM10000_VPRI_PRI_MAP_h_pri               3

#define FM10000_PARSER_CFG_l_ParseDepth          0
#define FM10000_PARSER_CFG_h_ParseDepth          4

#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_0 0
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_0 2
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_1 3
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_1 5
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_2 6
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_2 8
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_3 9
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_3 11
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_4 12
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_4 14
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_5 15
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_5 17
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_6 18
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_6 20
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_7 21
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_7 23
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_8 24
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_8 26
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_9 27
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_9 29
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_10 30
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_10 32
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_11 33
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_11 35
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_12 36
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_12 38
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_13 39
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_13 41
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_14 42
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_14 44
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_15 45
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_15 47
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc   0
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc   47
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_s_tc   3

#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_0       0
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_1       1
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_2       2
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_3       3
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_4       4
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_5       5
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_6       6
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_7       7
#define FM10000_CM_APPLY_TC_TO_SMP_l_smp         0
#define FM10000_CM_APPLY_TC_TO_SMP_h_smp         7
#define FM10000_CM_APPLY_TC_TO_SMP_s_smp         1

#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_b_SoftDropOnSmpFree 0
#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_b_SoftDropOnPrivate 1

#define FM10000_CM_APPLY_SOFTDROP_CFG_l_JitterBits 0
#define FM10000_CM_APPLY_SOFTDROP_CFG_h_JitterBits 2

#define FM10000_CM_APPLY_DROP_COUNT_l_Frames     0
#define FM10000_CM_APPLY_DROP_COUNT_h_Frames     47

#define FM10000_MCAST_EPOCH_b_Current            0

#define FM10000_CM_APPLY_STATE_b_global_ex       0
#define FM10000_CM_APPLY_STATE_b_rxs_0           1
#define FM10000_CM_APPLY_STATE_b_rxs_1           2
#define FM10000_CM_APPLY_STATE_b_rxs_2           3
#define FM10000_CM_APPLY_STATE_b_rxs_3           4
#define FM10000_CM_APPLY_STATE_b_rxs_4           5
#define FM10000_CM_APPLY_STATE_b_rxs_5           6
#define FM10000_CM_APPLY_STATE_b_rxs_6           7
#define FM10000_CM_APPLY_STATE_b_rxs_7           8
#define FM10000_CM_APPLY_STATE_b_rxs_8           9
#define FM10000_CM_APPLY_STATE_b_rxs_9           10
#define FM10000_CM_APPLY_STATE_b_rxs_10          11
#define FM10000_CM_APPLY_STATE_b_rxs_11          12
#define FM10000_CM_APPLY_STATE_b_rxs_12          13
#define FM10000_CM_APPLY_STATE_b_rxs_13          14
#define FM10000_CM_APPLY_STATE_b_rxs_14          15
#define FM10000_CM_APPLY_STATE_b_rxs_15          16
#define FM10000_CM_APPLY_STATE_l_rxs             1
#define FM10000_CM_APPLY_STATE_h_rxs             16
#define FM10000_CM_APPLY_STATE_s_rxs             1

#define FM10000_CM_APPLY_SOFTDROP_STATE_l_usageOverLimit 0
#define FM10000_CM_APPLY_SOFTDROP_STATE_h_usageOverLimit 7
#define FM10000_CM_APPLY_SOFTDROP_STATE_b_overLimit 8

#define FM10000_CM_APPLY_RX_SMP_STATE_b_rxPrivate 0
#define FM10000_CM_APPLY_RX_SMP_STATE_b_rxHog    1

#define FM10000_CM_APPLY_TX_TC_STATE_b_txPrivate 0
#define FM10000_CM_APPLY_TX_TC_STATE_b_txHog     1

#define FM10000_CM_APPLY_TX_SWPRI_STATE_b_overSmpFree 0
#define FM10000_CM_APPLY_TX_SWPRI_STATE_b_overSmpFree2 1

#define FM10000_SYS_CFG_1_b_dropPause            0
#define FM10000_SYS_CFG_1_b_trapMTUViolations    1
#define FM10000_SYS_CFG_1_b_enableTrapPlusLog    2
#define FM10000_SYS_CFG_1_b_dropInvalidSMAC      3
#define FM10000_SYS_CFG_1_b_dropMacCtrlEthertype 4

#define FM10000_CPU_MAC_l_MacAddr                0
#define FM10000_CPU_MAC_h_MacAddr                47

#define FM10000_SYS_CFG_ROUTER_l_TTLdisposal     0
#define FM10000_SYS_CFG_ROUTER_h_TTLdisposal     1
#define FM10000_SYS_CFG_ROUTER_b_trapIPOptions   2

#define FM10000_L34_HASH_CFG_b_Symmetric         0
#define FM10000_L34_HASH_CFG_b_UseSIP            1
#define FM10000_L34_HASH_CFG_b_UseDIP            2
#define FM10000_L34_HASH_CFG_b_UsePROT           3
#define FM10000_L34_HASH_CFG_b_UseTCP            4
#define FM10000_L34_HASH_CFG_b_UseUDP            5
#define FM10000_L34_HASH_CFG_b_UsePROT1          6
#define FM10000_L34_HASH_CFG_b_UsePROT2          7
#define FM10000_L34_HASH_CFG_b_UseL4SRC          8
#define FM10000_L34_HASH_CFG_b_UseL4DST          9
#define FM10000_L34_HASH_CFG_l_ECMP_Rotation     10
#define FM10000_L34_HASH_CFG_h_ECMP_Rotation     11
#define FM10000_L34_HASH_CFG_l_RSVD              12
#define FM10000_L34_HASH_CFG_h_RSVD              15
#define FM10000_L34_HASH_CFG_l_PROT1             16
#define FM10000_L34_HASH_CFG_h_PROT1             23
#define FM10000_L34_HASH_CFG_l_PROT2             24
#define FM10000_L34_HASH_CFG_h_PROT2             31

#define FM10000_L34_FLOW_HASH_CFG_1_l_DiffServMask 0
#define FM10000_L34_FLOW_HASH_CFG_1_h_DiffServMask 5
#define FM10000_L34_FLOW_HASH_CFG_1_l_reserved0  6
#define FM10000_L34_FLOW_HASH_CFG_1_h_reserved0  7
#define FM10000_L34_FLOW_HASH_CFG_1_l_UserMask   8
#define FM10000_L34_FLOW_HASH_CFG_1_h_UserMask   15

#define FM10000_L34_FLOW_HASH_CFG_2_l_FlowLabelMask 0
#define FM10000_L34_FLOW_HASH_CFG_2_h_FlowLabelMask 19

#define FM10000_L234_HASH_CFG_b_UseL2ifIP        0
#define FM10000_L234_HASH_CFG_b_UseL34           1
#define FM10000_L234_HASH_CFG_b_Symmetric        2
#define FM10000_L234_HASH_CFG_b_UseDMAC          3
#define FM10000_L234_HASH_CFG_b_UseSMAC          4
#define FM10000_L234_HASH_CFG_b_UseType          5
#define FM10000_L234_HASH_CFG_b_UseVPRI          6
#define FM10000_L234_HASH_CFG_b_UseVID           7
#define FM10000_L234_HASH_CFG_l_RotationA        8
#define FM10000_L234_HASH_CFG_h_RotationA        9
#define FM10000_L234_HASH_CFG_l_RotationB        10
#define FM10000_L234_HASH_CFG_h_RotationB        11

#define FM10000_CPU_TRAP_MASK_FH_l_DestMask      0
#define FM10000_CPU_TRAP_MASK_FH_h_DestMask      47

#define FM10000_TRAP_GLORT_l_trapGlort           0
#define FM10000_TRAP_GLORT_h_trapGlort           15

#define FM10000_RX_MIRROR_CFG_l_MirrorProfileIdx 0
#define FM10000_RX_MIRROR_CFG_h_MirrorProfileIdx 5

#define FM10000_LOG_MIRROR_PROFILE_l_FFU         0
#define FM10000_LOG_MIRROR_PROFILE_h_FFU         5
#define FM10000_LOG_MIRROR_PROFILE_l_ReservedMAC 6
#define FM10000_LOG_MIRROR_PROFILE_h_ReservedMAC 11
#define FM10000_LOG_MIRROR_PROFILE_l_ARPRedirect 12
#define FM10000_LOG_MIRROR_PROFILE_h_ARPRedirect 17
#define FM10000_LOG_MIRROR_PROFILE_l_ICMP        18
#define FM10000_LOG_MIRROR_PROFILE_h_ICMP        23
#define FM10000_LOG_MIRROR_PROFILE_l_TTL         24
#define FM10000_LOG_MIRROR_PROFILE_h_TTL         29

#define FM10000_FH_MIRROR_PROFILE_TABLE_l_port   0
#define FM10000_FH_MIRROR_PROFILE_TABLE_h_port   5

#define FM10000_PORT_CFG_2_l_destinationMask     0
#define FM10000_PORT_CFG_2_h_destinationMask     47

#define FM10000_PORT_CFG_3_b_filterVLANIngress   0
#define FM10000_PORT_CFG_3_b_LearningEnable      1

#define FM10000_FH_LOOPBACK_SUPPRESS_l_glort     0
#define FM10000_FH_LOOPBACK_SUPPRESS_h_glort     15
#define FM10000_FH_LOOPBACK_SUPPRESS_l_mask      16
#define FM10000_FH_LOOPBACK_SUPPRESS_h_mask      31

#define FM10000_FH_HEAD_IP_l_ParserEarlySramErr  0
#define FM10000_FH_HEAD_IP_h_ParserEarlySramErr  1
#define FM10000_FH_HEAD_IP_l_ParserLateSramErr   2
#define FM10000_FH_HEAD_IP_h_ParserLateSramErr   3
#define FM10000_FH_HEAD_IP_l_MapperSramErr       4
#define FM10000_FH_HEAD_IP_h_MapperSramErr       5
#define FM10000_FH_HEAD_IP_l_FFUSramErr_0        6
#define FM10000_FH_HEAD_IP_h_FFUSramErr_0        7
#define FM10000_FH_HEAD_IP_l_FFUSramErr_1        8
#define FM10000_FH_HEAD_IP_h_FFUSramErr_1        9
#define FM10000_FH_HEAD_IP_l_FFUSramErr_2        10
#define FM10000_FH_HEAD_IP_h_FFUSramErr_2        11
#define FM10000_FH_HEAD_IP_l_FFUSramErr_3        12
#define FM10000_FH_HEAD_IP_h_FFUSramErr_3        13
#define FM10000_FH_HEAD_IP_l_FFUSramErr_4        14
#define FM10000_FH_HEAD_IP_h_FFUSramErr_4        15
#define FM10000_FH_HEAD_IP_l_FFUSramErr_5        16
#define FM10000_FH_HEAD_IP_h_FFUSramErr_5        17
#define FM10000_FH_HEAD_IP_l_FFUSramErr_6        18
#define FM10000_FH_HEAD_IP_h_FFUSramErr_6        19
#define FM10000_FH_HEAD_IP_l_FFUSramErr_7        20
#define FM10000_FH_HEAD_IP_h_FFUSramErr_7        21
#define FM10000_FH_HEAD_IP_l_ArpSramErr          22
#define FM10000_FH_HEAD_IP_h_ArpSramErr          23
#define FM10000_FH_HEAD_IP_l_VlanSramErr         24
#define FM10000_FH_HEAD_IP_h_VlanSramErr         25
#define FM10000_FH_HEAD_IP_l_MaTableSramErr_0    26
#define FM10000_FH_HEAD_IP_h_MaTableSramErr_0    27
#define FM10000_FH_HEAD_IP_l_MaTableSramErr_1    28
#define FM10000_FH_HEAD_IP_h_MaTableSramErr_1    29
#define FM10000_FH_HEAD_IP_l_FGLSramErr          30
#define FM10000_FH_HEAD_IP_h_FGLSramErr          31
#define FM10000_FH_HEAD_IP_l_GlortRamSramErr     32
#define FM10000_FH_HEAD_IP_h_GlortRamSramErr     33
#define FM10000_FH_HEAD_IP_l_GlortTableSramErr   34
#define FM10000_FH_HEAD_IP_h_GlortTableSramErr   35
#define FM10000_FH_HEAD_IP_l_FhHeadOutputFifoSramErr 36
#define FM10000_FH_HEAD_IP_h_FhHeadOutputFifoSramErr 37
#define FM10000_FH_HEAD_IP_b_Trigger             38
#define FM10000_FH_HEAD_IP_l_FFUSramErr          6
#define FM10000_FH_HEAD_IP_h_FFUSramErr          21
#define FM10000_FH_HEAD_IP_s_FFUSramErr          2
#define FM10000_FH_HEAD_IP_l_MaTableSramErr      26
#define FM10000_FH_HEAD_IP_h_MaTableSramErr      29
#define FM10000_FH_HEAD_IP_s_MaTableSramErr      2

#define FM10000_FH_HEAD_IM_l_ParserEarlySramErr  0
#define FM10000_FH_HEAD_IM_h_ParserEarlySramErr  1
#define FM10000_FH_HEAD_IM_l_ParserLateSramErr   2
#define FM10000_FH_HEAD_IM_h_ParserLateSramErr   3
#define FM10000_FH_HEAD_IM_l_MapperSramErr       4
#define FM10000_FH_HEAD_IM_h_MapperSramErr       5
#define FM10000_FH_HEAD_IM_l_FFUSramErr_0        6
#define FM10000_FH_HEAD_IM_h_FFUSramErr_0        7
#define FM10000_FH_HEAD_IM_l_FFUSramErr_1        8
#define FM10000_FH_HEAD_IM_h_FFUSramErr_1        9
#define FM10000_FH_HEAD_IM_l_FFUSramErr_2        10
#define FM10000_FH_HEAD_IM_h_FFUSramErr_2        11
#define FM10000_FH_HEAD_IM_l_FFUSramErr_3        12
#define FM10000_FH_HEAD_IM_h_FFUSramErr_3        13
#define FM10000_FH_HEAD_IM_l_FFUSramErr_4        14
#define FM10000_FH_HEAD_IM_h_FFUSramErr_4        15
#define FM10000_FH_HEAD_IM_l_FFUSramErr_5        16
#define FM10000_FH_HEAD_IM_h_FFUSramErr_5        17
#define FM10000_FH_HEAD_IM_l_FFUSramErr_6        18
#define FM10000_FH_HEAD_IM_h_FFUSramErr_6        19
#define FM10000_FH_HEAD_IM_l_FFUSramErr_7        20
#define FM10000_FH_HEAD_IM_h_FFUSramErr_7        21
#define FM10000_FH_HEAD_IM_l_ArpSramErr          22
#define FM10000_FH_HEAD_IM_h_ArpSramErr          23
#define FM10000_FH_HEAD_IM_l_VlanSramErr         24
#define FM10000_FH_HEAD_IM_h_VlanSramErr         25
#define FM10000_FH_HEAD_IM_l_MaTableSramErr_0    26
#define FM10000_FH_HEAD_IM_h_MaTableSramErr_0    27
#define FM10000_FH_HEAD_IM_l_MaTableSramErr_1    28
#define FM10000_FH_HEAD_IM_h_MaTableSramErr_1    29
#define FM10000_FH_HEAD_IM_l_FGLSramErr          30
#define FM10000_FH_HEAD_IM_h_FGLSramErr          31
#define FM10000_FH_HEAD_IM_l_GlortRamSramErr     32
#define FM10000_FH_HEAD_IM_h_GlortRamSramErr     33
#define FM10000_FH_HEAD_IM_l_GlortTableSramErr   34
#define FM10000_FH_HEAD_IM_h_GlortTableSramErr   35
#define FM10000_FH_HEAD_IM_l_FhHeadOutputFifoSramErr 36
#define FM10000_FH_HEAD_IM_h_FhHeadOutputFifoSramErr 37
#define FM10000_FH_HEAD_IM_b_Trigger             38
#define FM10000_FH_HEAD_IM_l_FFUSramErr          6
#define FM10000_FH_HEAD_IM_h_FFUSramErr          21
#define FM10000_FH_HEAD_IM_s_FFUSramErr          2
#define FM10000_FH_HEAD_IM_l_MaTableSramErr      26
#define FM10000_FH_HEAD_IM_h_MaTableSramErr      29
#define FM10000_FH_HEAD_IM_s_MaTableSramErr      2

#define FM10000_PARSER_EARLY_SRAM_CTRL_l_ErrWrite 0
#define FM10000_PARSER_EARLY_SRAM_CTRL_h_ErrWrite 1
#define FM10000_PARSER_EARLY_SRAM_CTRL_b_CErr    2
#define FM10000_PARSER_EARLY_SRAM_CTRL_b_UErr    3
#define FM10000_PARSER_EARLY_SRAM_CTRL_b_BistDonePass 4
#define FM10000_PARSER_EARLY_SRAM_CTRL_b_BistDoneFail 5

#define FM10000_PARSER_LATE_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_PARSER_LATE_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_PARSER_LATE_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_PARSER_LATE_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_PARSER_LATE_SRAM_CTRL_b_CErr_0   4
#define FM10000_PARSER_LATE_SRAM_CTRL_b_CErr_1   5
#define FM10000_PARSER_LATE_SRAM_CTRL_b_UErr_0   6
#define FM10000_PARSER_LATE_SRAM_CTRL_b_UErr_1   7
#define FM10000_PARSER_LATE_SRAM_CTRL_b_BistDonePass_0 8
#define FM10000_PARSER_LATE_SRAM_CTRL_b_BistDonePass_1 9
#define FM10000_PARSER_LATE_SRAM_CTRL_b_BistDoneFail_0 10
#define FM10000_PARSER_LATE_SRAM_CTRL_b_BistDoneFail_1 11
#define FM10000_PARSER_LATE_SRAM_CTRL_l_ErrWrite 0
#define FM10000_PARSER_LATE_SRAM_CTRL_h_ErrWrite 3
#define FM10000_PARSER_LATE_SRAM_CTRL_s_ErrWrite 2
#define FM10000_PARSER_LATE_SRAM_CTRL_l_CErr     4
#define FM10000_PARSER_LATE_SRAM_CTRL_h_CErr     5
#define FM10000_PARSER_LATE_SRAM_CTRL_s_CErr     1
#define FM10000_PARSER_LATE_SRAM_CTRL_l_UErr     6
#define FM10000_PARSER_LATE_SRAM_CTRL_h_UErr     7
#define FM10000_PARSER_LATE_SRAM_CTRL_s_UErr     1
#define FM10000_PARSER_LATE_SRAM_CTRL_l_BistDonePass 8
#define FM10000_PARSER_LATE_SRAM_CTRL_h_BistDonePass 9
#define FM10000_PARSER_LATE_SRAM_CTRL_s_BistDonePass 1
#define FM10000_PARSER_LATE_SRAM_CTRL_l_BistDoneFail 10
#define FM10000_PARSER_LATE_SRAM_CTRL_h_BistDoneFail 11
#define FM10000_PARSER_LATE_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_MAPPER_SRAM_CTRL_l_ErrWrite      0
#define FM10000_MAPPER_SRAM_CTRL_h_ErrWrite      1
#define FM10000_MAPPER_SRAM_CTRL_b_CErr          2
#define FM10000_MAPPER_SRAM_CTRL_b_UErr          3
#define FM10000_MAPPER_SRAM_CTRL_b_BistDonePass  4
#define FM10000_MAPPER_SRAM_CTRL_b_BistDoneFail  5

#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_0       0
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_0       1
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_1       2
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_1       3
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_2       4
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_2       5
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_3       6
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_3       7
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_4       8
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_4       9
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_5       10
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_5       11
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_6       12
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_6       13
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_7       14
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_7       15
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_8       16
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_8       17
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_9       18
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_9       19
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_10      20
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_10      21
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_11      22
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_11      23
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_12      24
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_12      25
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_13      26
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_13      27
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_14      28
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_14      29
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_15      30
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_15      31
#define FM10000_FFU_SRAM_CTRL_b_CErr_0           32
#define FM10000_FFU_SRAM_CTRL_b_CErr_1           33
#define FM10000_FFU_SRAM_CTRL_b_CErr_2           34
#define FM10000_FFU_SRAM_CTRL_b_CErr_3           35
#define FM10000_FFU_SRAM_CTRL_b_CErr_4           36
#define FM10000_FFU_SRAM_CTRL_b_CErr_5           37
#define FM10000_FFU_SRAM_CTRL_b_CErr_6           38
#define FM10000_FFU_SRAM_CTRL_b_CErr_7           39
#define FM10000_FFU_SRAM_CTRL_b_CErr_8           40
#define FM10000_FFU_SRAM_CTRL_b_CErr_9           41
#define FM10000_FFU_SRAM_CTRL_b_CErr_10          42
#define FM10000_FFU_SRAM_CTRL_b_CErr_11          43
#define FM10000_FFU_SRAM_CTRL_b_CErr_12          44
#define FM10000_FFU_SRAM_CTRL_b_CErr_13          45
#define FM10000_FFU_SRAM_CTRL_b_CErr_14          46
#define FM10000_FFU_SRAM_CTRL_b_CErr_15          47
#define FM10000_FFU_SRAM_CTRL_b_UErr_0           48
#define FM10000_FFU_SRAM_CTRL_b_UErr_1           49
#define FM10000_FFU_SRAM_CTRL_b_UErr_2           50
#define FM10000_FFU_SRAM_CTRL_b_UErr_3           51
#define FM10000_FFU_SRAM_CTRL_b_UErr_4           52
#define FM10000_FFU_SRAM_CTRL_b_UErr_5           53
#define FM10000_FFU_SRAM_CTRL_b_UErr_6           54
#define FM10000_FFU_SRAM_CTRL_b_UErr_7           55
#define FM10000_FFU_SRAM_CTRL_b_UErr_8           56
#define FM10000_FFU_SRAM_CTRL_b_UErr_9           57
#define FM10000_FFU_SRAM_CTRL_b_UErr_10          58
#define FM10000_FFU_SRAM_CTRL_b_UErr_11          59
#define FM10000_FFU_SRAM_CTRL_b_UErr_12          60
#define FM10000_FFU_SRAM_CTRL_b_UErr_13          61
#define FM10000_FFU_SRAM_CTRL_b_UErr_14          62
#define FM10000_FFU_SRAM_CTRL_b_UErr_15          63
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_0   64
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_1   65
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_2   66
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_3   67
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_4   68
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_5   69
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_6   70
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_7   71
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_8   72
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_9   73
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_10  74
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_11  75
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_12  76
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_13  77
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_14  78
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_15  79
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_0   80
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_1   81
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_2   82
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_3   83
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_4   84
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_5   85
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_6   86
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_7   87
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_8   88
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_9   89
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_10  90
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_11  91
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_12  92
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_13  93
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_14  94
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_15  95
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite         0
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite         31
#define FM10000_FFU_SRAM_CTRL_s_ErrWrite         2
#define FM10000_FFU_SRAM_CTRL_l_CErr             32
#define FM10000_FFU_SRAM_CTRL_h_CErr             47
#define FM10000_FFU_SRAM_CTRL_s_CErr             1
#define FM10000_FFU_SRAM_CTRL_l_UErr             48
#define FM10000_FFU_SRAM_CTRL_h_UErr             63
#define FM10000_FFU_SRAM_CTRL_s_UErr             1
#define FM10000_FFU_SRAM_CTRL_l_BistDonePass     64
#define FM10000_FFU_SRAM_CTRL_h_BistDonePass     79
#define FM10000_FFU_SRAM_CTRL_s_BistDonePass     1
#define FM10000_FFU_SRAM_CTRL_l_BistDoneFail     80
#define FM10000_FFU_SRAM_CTRL_h_BistDoneFail     95
#define FM10000_FFU_SRAM_CTRL_s_BistDoneFail     1

#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_0       0
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_0       1
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_1       2
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_1       3
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_2       4
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_2       5
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_3       6
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_3       7
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_4       8
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_4       9
#define FM10000_ARP_SRAM_CTRL_b_CErr_0           10
#define FM10000_ARP_SRAM_CTRL_b_CErr_1           11
#define FM10000_ARP_SRAM_CTRL_b_CErr_2           12
#define FM10000_ARP_SRAM_CTRL_b_CErr_3           13
#define FM10000_ARP_SRAM_CTRL_b_CErr_4           14
#define FM10000_ARP_SRAM_CTRL_b_UErr_0           15
#define FM10000_ARP_SRAM_CTRL_b_UErr_1           16
#define FM10000_ARP_SRAM_CTRL_b_UErr_2           17
#define FM10000_ARP_SRAM_CTRL_b_UErr_3           18
#define FM10000_ARP_SRAM_CTRL_b_UErr_4           19
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_0   20
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_1   21
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_2   22
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_3   23
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_4   24
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_0   25
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_1   26
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_2   27
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_3   28
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_4   29
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite         0
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite         9
#define FM10000_ARP_SRAM_CTRL_s_ErrWrite         2
#define FM10000_ARP_SRAM_CTRL_l_CErr             10
#define FM10000_ARP_SRAM_CTRL_h_CErr             14
#define FM10000_ARP_SRAM_CTRL_s_CErr             1
#define FM10000_ARP_SRAM_CTRL_l_UErr             15
#define FM10000_ARP_SRAM_CTRL_h_UErr             19
#define FM10000_ARP_SRAM_CTRL_s_UErr             1
#define FM10000_ARP_SRAM_CTRL_l_BistDonePass     20
#define FM10000_ARP_SRAM_CTRL_h_BistDonePass     24
#define FM10000_ARP_SRAM_CTRL_s_BistDonePass     1
#define FM10000_ARP_SRAM_CTRL_l_BistDoneFail     25
#define FM10000_ARP_SRAM_CTRL_h_BistDoneFail     29
#define FM10000_ARP_SRAM_CTRL_s_BistDoneFail     1

#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_CErr_0   8
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_CErr_1   9
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_CErr_2   10
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_CErr_3   11
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_UErr_0   12
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_UErr_1   13
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_UErr_2   14
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_UErr_3   15
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDonePass_0 16
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDonePass_1 17
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDonePass_2 18
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDonePass_3 19
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDoneFail_0 20
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDoneFail_1 21
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDoneFail_2 22
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDoneFail_3 23
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite 0
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite 7
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_s_ErrWrite 2
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_CErr     8
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_CErr     11
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_s_CErr     1
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_UErr     12
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_UErr     15
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_s_UErr     1
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_BistDonePass 16
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_BistDonePass 19
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_s_BistDonePass 1
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_BistDoneFail 20
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_BistDoneFail 23
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_0  0
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_0  1
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_1  2
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_1  3
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_2  4
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_2  5
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_3  6
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_3  7
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_4  8
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_4  9
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_5  10
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_5  11
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_6  12
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_6  13
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_7  14
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_7  15
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_0      16
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_1      17
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_2      18
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_3      19
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_4      20
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_5      21
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_6      22
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_7      23
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_0      24
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_1      25
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_2      26
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_3      27
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_4      28
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_5      29
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_6      30
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_7      31
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_0 32
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_1 33
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_2 34
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_3 35
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_4 36
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_5 37
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_6 38
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_7 39
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_0 40
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_1 41
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_2 42
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_3 43
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_4 44
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_5 45
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_6 46
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_7 47
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite    0
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite    15
#define FM10000_MA_TABLE_SRAM_CTRL_s_ErrWrite    2
#define FM10000_MA_TABLE_SRAM_CTRL_l_CErr        16
#define FM10000_MA_TABLE_SRAM_CTRL_h_CErr        23
#define FM10000_MA_TABLE_SRAM_CTRL_s_CErr        1
#define FM10000_MA_TABLE_SRAM_CTRL_l_UErr        24
#define FM10000_MA_TABLE_SRAM_CTRL_h_UErr        31
#define FM10000_MA_TABLE_SRAM_CTRL_s_UErr        1
#define FM10000_MA_TABLE_SRAM_CTRL_l_BistDonePass 32
#define FM10000_MA_TABLE_SRAM_CTRL_h_BistDonePass 39
#define FM10000_MA_TABLE_SRAM_CTRL_s_BistDonePass 1
#define FM10000_MA_TABLE_SRAM_CTRL_l_BistDoneFail 40
#define FM10000_MA_TABLE_SRAM_CTRL_h_BistDoneFail 47
#define FM10000_MA_TABLE_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_0 12
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_1 13
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_2 14
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_3 15
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_4 16
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_5 17
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_0 18
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_1 19
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_2 20
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_3 21
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_4 22
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_5 23
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_0 24
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_1 25
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_2 26
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_3 27
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_4 28
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_5 29
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_0 30
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_1 31
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_2 32
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_3 33
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_4 34
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_5 35
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite 0
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite 11
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_s_ErrWrite 2
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_CErr 12
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_CErr 17
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_s_CErr 1
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_UErr 18
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_UErr 23
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_s_UErr 1
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_BistDonePass 24
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_BistDonePass 29
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_s_BistDonePass 1
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_BistDoneFail 30
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_BistDoneFail 35
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_GLORT_RAM_SRAM_CTRL_l_ErrWrite   0
#define FM10000_GLORT_RAM_SRAM_CTRL_h_ErrWrite   1
#define FM10000_GLORT_RAM_SRAM_CTRL_b_CErr       2
#define FM10000_GLORT_RAM_SRAM_CTRL_b_UErr       3
#define FM10000_GLORT_RAM_SRAM_CTRL_b_BistDonePass 4
#define FM10000_GLORT_RAM_SRAM_CTRL_b_BistDoneFail 5

#define FM10000_GLORT_TABLE_SRAM_CTRL_l_ErrWrite 0
#define FM10000_GLORT_TABLE_SRAM_CTRL_h_ErrWrite 1
#define FM10000_GLORT_TABLE_SRAM_CTRL_b_CErr     2
#define FM10000_GLORT_TABLE_SRAM_CTRL_b_UErr     3
#define FM10000_GLORT_TABLE_SRAM_CTRL_b_BistDonePass 4
#define FM10000_GLORT_TABLE_SRAM_CTRL_b_BistDoneFail 5

#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_0 10
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_1 11
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_2 12
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_3 13
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_4 14
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_0 15
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_1 16
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_2 17
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_3 18
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_4 19
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_0 20
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_1 21
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_2 22
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_3 23
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_4 24
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_0 25
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_1 26
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_2 27
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_3 28
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_4 29
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite 0
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite 9
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_s_ErrWrite 2
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_CErr 10
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_CErr 14
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_s_CErr 1
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_UErr 15
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_UErr 19
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_s_UErr 1
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_BistDonePass 20
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_BistDonePass 24
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_s_BistDonePass 1
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_BistDoneFail 25
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_BistDoneFail 29
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_FH_POST_DEBUG_CDC_MON_CTRL_b_CntMode 0

#define FM10000_FH_POST_DEBUG_CDC_MON_CYC_l_Cycles 0
#define FM10000_FH_POST_DEBUG_CDC_MON_CYC_h_Cycles 47

#define FM10000_FH_POST_DEBUG_INTR_S2A_CFG_l_Mode 0
#define FM10000_FH_POST_DEBUG_INTR_S2A_CFG_h_Mode 1
#define FM10000_FH_POST_DEBUG_INTR_S2A_CFG_b_VeMuxSel 2
#define FM10000_FH_POST_DEBUG_INTR_S2A_CFG_l_CntCase 3
#define FM10000_FH_POST_DEBUG_INTR_S2A_CFG_h_CntCase 5

#define FM10000_FH_POST_DEBUG_INTR_S2A_TOKS_l_NTokens 0
#define FM10000_FH_POST_DEBUG_INTR_S2A_TOKS_h_NTokens 23

#define FM10000_FH_POST_DEBUG_INTR_S2A_CNTR_l_Count 0
#define FM10000_FH_POST_DEBUG_INTR_S2A_CNTR_h_Count 47

#define FM10000_FH_POST_DEBUG_INTR_S2A_DATA_l_Data 0
#define FM10000_FH_POST_DEBUG_INTR_S2A_DATA_h_Data 1

#define FM10000_PARSING_DEBUG_CDC_MON_CTRL_b_CntMode 0

#define FM10000_PARSING_DEBUG_CDC_MON_CYC_l_Cycles 0
#define FM10000_PARSING_DEBUG_CDC_MON_CYC_h_Cycles 47

#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CFG_l_Mode 0
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CFG_h_Mode 1
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CFG_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CFG_l_CntCase 3
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CFG_h_CntCase 5

#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_TOKS_l_NTokens 0
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_TOKS_h_NTokens 23

#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CNTR_l_Counter 0
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_CNTR_h_Counter 47

#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_DATA_l_Data 0
#define FM10000_PARSING_DEBUG_SCHEDFC_HEADINFO_A2S_DATA_h_Data 9

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_0_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_0_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_0_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_0_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_0_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_0_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_0_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_0_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_0_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_0_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_0_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_1_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_1_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_1_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_1_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_1_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_1_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_1_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_1_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_1_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_1_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_1_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_2_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_2_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_2_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_2_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_2_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_2_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_2_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_2_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_2_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_2_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_2_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_3_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_3_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_3_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_3_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_3_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_3_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_3_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_3_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_3_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_3_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_3_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_4_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_4_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_4_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_4_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_4_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_4_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_4_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_4_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_4_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_4_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_4_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_5_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_5_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_5_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_5_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_5_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_5_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_5_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_5_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_5_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_5_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_5_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_6_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_6_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_6_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_6_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_6_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_6_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_6_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_6_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_6_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_6_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_6_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_7_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_7_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_7_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_7_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_7_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_7_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_7_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_7_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_7_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_7_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_7_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_8_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_8_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_8_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_8_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_8_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_8_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_8_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_8_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_8_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_8_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_8_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_9_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_9_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_9_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_9_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_9_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_9_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_9_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_9_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_9_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_9_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_9_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_10_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_10_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_10_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_10_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_10_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_10_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_10_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_10_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_10_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_10_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_10_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_11_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_11_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_11_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_11_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_11_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_11_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_11_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_11_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_11_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_11_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_11_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_12_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_12_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_12_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_12_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_12_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_12_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_12_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_12_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_12_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_12_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_12_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_13_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_13_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_13_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_13_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_13_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_13_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_13_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_13_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_13_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_13_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_13_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_14_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_14_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_14_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_14_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_14_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_14_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_14_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_14_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_14_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_14_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_14_h_Data 71

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_15_l_Mode 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_15_h_Mode 1
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_15_b_VeMuxSel 2
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_15_l_CntCase 3
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CFG_15_h_CntCase 5

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_15_l_NTokens 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_TOKS_15_h_NTokens 23

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_15_l_Counter 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_CNTR_15_h_Counter 47

#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_15_l_Data 0
#define FM10000_PARSING_DEBUG_HEADER_SUB_A2S_DATA_15_h_Data 71

#define FM10000_FH_POST_OUTPUT_FIFO_COUNT_l_TokensIn 0
#define FM10000_FH_POST_OUTPUT_FIFO_COUNT_h_TokensIn 15
#define FM10000_FH_POST_OUTPUT_FIFO_COUNT_l_TokensOut 16
#define FM10000_FH_POST_OUTPUT_FIFO_COUNT_h_TokensOut 31
#define FM10000_FH_POST_OUTPUT_FIFO_COUNT_b_Overflow 32

#define FM10000_HEAD_PERMIT_MGMT_l_Timer         0
#define FM10000_HEAD_PERMIT_MGMT_h_Timer         15
#define FM10000_HEAD_PERMIT_MGMT_l_TimerMax      16
#define FM10000_HEAD_PERMIT_MGMT_h_TimerMax      31

#define FM10000_POLICER_APPLY_CFG_4K_b_CommittedAction 0
#define FM10000_POLICER_APPLY_CFG_4K_b_ExcessAction 1

#define FM10000_POLICER_APPLY_CFG_512_b_CommittedAction 0
#define FM10000_POLICER_APPLY_CFG_512_b_ExcessAction 1

#define FM10000_POLICER_APPLY_CACHE_4K_b_OverCommitted 0
#define FM10000_POLICER_APPLY_CACHE_4K_b_OverExcess 1

#define FM10000_POLICER_APPLY_CACHE_512_b_OverCommitted 0
#define FM10000_POLICER_APPLY_CACHE_512_b_OverExcess 1

#define FM10000_POLICER_DSCP_DOWN_MAP_l_NewDSCP  0
#define FM10000_POLICER_DSCP_DOWN_MAP_h_NewDSCP  5

#define FM10000_POLICER_SWPRI_DOWN_MAP_l_NewSwitchPriority 0
#define FM10000_POLICER_SWPRI_DOWN_MAP_h_NewSwitchPriority 3

#define FM10000_TRIGGER_CONDITION_CFG_l_MatchSA  0
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchSA  1
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchDA  2
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchDA  3
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchHitSA 4
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchHitSA 5
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchHitDA 6
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchHitDA 7
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchHitSADA 8
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchHitSADA 9
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchVlan 10
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchVlan 11
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchFFU 12
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchFFU 13
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchSwitchPri 14
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchSwitchPri 15
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchEtherType 16
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchEtherType 17
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchDestGlort 18
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchDestGlort 19
#define FM10000_TRIGGER_CONDITION_CFG_b_MatchByPrecedence 20
#define FM10000_TRIGGER_CONDITION_CFG_b_MatchRandomNumber 21
#define FM10000_TRIGGER_CONDITION_CFG_b_MatchRandomIfLess 22
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchRandomThreshold 23
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchRandomThreshold 27
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchTx  28
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchTx  29

#define FM10000_TRIGGER_CONDITION_PARAM_l_SA_ID  0
#define FM10000_TRIGGER_CONDITION_PARAM_h_SA_ID  5
#define FM10000_TRIGGER_CONDITION_PARAM_l_DA_ID  6
#define FM10000_TRIGGER_CONDITION_PARAM_h_DA_ID  11
#define FM10000_TRIGGER_CONDITION_PARAM_l_VID_ID 12
#define FM10000_TRIGGER_CONDITION_PARAM_h_VID_ID 17
#define FM10000_TRIGGER_CONDITION_PARAM_l_SwitchPri 18
#define FM10000_TRIGGER_CONDITION_PARAM_h_SwitchPri 21
#define FM10000_TRIGGER_CONDITION_PARAM_l_FrameClassMask 22
#define FM10000_TRIGGER_CONDITION_PARAM_h_FrameClassMask 24
#define FM10000_TRIGGER_CONDITION_PARAM_l_RoutedMask 25
#define FM10000_TRIGGER_CONDITION_PARAM_h_RoutedMask 26
#define FM10000_TRIGGER_CONDITION_PARAM_l_FtypeMask 27
#define FM10000_TRIGGER_CONDITION_PARAM_h_FtypeMask 30

#define FM10000_TRIGGER_CONDITION_FFU_l_FFU_ID   0
#define FM10000_TRIGGER_CONDITION_FFU_h_FFU_ID   7
#define FM10000_TRIGGER_CONDITION_FFU_l_FFU_Mask 8
#define FM10000_TRIGGER_CONDITION_FFU_h_FFU_Mask 15

#define FM10000_TRIGGER_CONDITION_TYPE_l_EtherType 0
#define FM10000_TRIGGER_CONDITION_TYPE_h_EtherType 15
#define FM10000_TRIGGER_CONDITION_TYPE_l_EtherTypeMask 16
#define FM10000_TRIGGER_CONDITION_TYPE_h_EtherTypeMask 31

#define FM10000_TRIGGER_CONDITION_GLORT_l_DestGlort 0
#define FM10000_TRIGGER_CONDITION_GLORT_h_DestGlort 15
#define FM10000_TRIGGER_CONDITION_GLORT_l_GlortMask 16
#define FM10000_TRIGGER_CONDITION_GLORT_h_GlortMask 31

#define FM10000_TRIGGER_CONDITION_RX_l_SrcPortMask 0
#define FM10000_TRIGGER_CONDITION_RX_h_SrcPortMask 47

#define FM10000_TRIGGER_CONDITION_TX_l_DestPortMask 0
#define FM10000_TRIGGER_CONDITION_TX_h_DestPortMask 47

#define FM10000_TRIGGER_CONDITION_AMASK_1_l_HandlerActionMask 0
#define FM10000_TRIGGER_CONDITION_AMASK_1_h_HandlerActionMask 31

#define FM10000_TRIGGER_CONDITION_AMASK_2_l_HandlerActionMask 0
#define FM10000_TRIGGER_CONDITION_AMASK_2_h_HandlerActionMask 12

#define FM10000_TRIGGER_ACTION_CFG_1_l_ForwardingAction 0
#define FM10000_TRIGGER_ACTION_CFG_1_h_ForwardingAction 1
#define FM10000_TRIGGER_ACTION_CFG_1_l_TrapAction 2
#define FM10000_TRIGGER_ACTION_CFG_1_h_TrapAction 3
#define FM10000_TRIGGER_ACTION_CFG_1_b_MirroringAction 4
#define FM10000_TRIGGER_ACTION_CFG_1_b_SwitchPriAction 5
#define FM10000_TRIGGER_ACTION_CFG_1_b_VlanAction 6
#define FM10000_TRIGGER_ACTION_CFG_1_l_LearningAction 7
#define FM10000_TRIGGER_ACTION_CFG_1_h_LearningAction 8
#define FM10000_TRIGGER_ACTION_CFG_1_b_RateLimitAction 9

#define FM10000_TRIGGER_ACTION_CFG_2_l_NewSwitchPri 0
#define FM10000_TRIGGER_ACTION_CFG_2_h_NewSwitchPri 3
#define FM10000_TRIGGER_ACTION_CFG_2_l_NewEVID   4
#define FM10000_TRIGGER_ACTION_CFG_2_h_NewEVID   15
#define FM10000_TRIGGER_ACTION_CFG_2_l_RateLimitNum 16
#define FM10000_TRIGGER_ACTION_CFG_2_h_RateLimitNum 19

#define FM10000_TRIGGER_ACTION_GLORT_l_NewDestGlort 0
#define FM10000_TRIGGER_ACTION_GLORT_h_NewDestGlort 15
#define FM10000_TRIGGER_ACTION_GLORT_l_NewDestGlortMask 16
#define FM10000_TRIGGER_ACTION_GLORT_h_NewDestGlortMask 31

#define FM10000_TRIGGER_ACTION_DMASK_l_NewDestMask 0
#define FM10000_TRIGGER_ACTION_DMASK_h_NewDestMask 47
#define FM10000_TRIGGER_ACTION_DMASK_b_FilterDestMask 48

#define FM10000_TRIGGER_ACTION_MIRROR_b_MirrorSelect 0
#define FM10000_TRIGGER_ACTION_MIRROR_l_MirrorProfileIndex 1
#define FM10000_TRIGGER_ACTION_MIRROR_h_MirrorProfileIndex 6

#define FM10000_TRIGGER_ACTION_DROP_l_DropMask   0
#define FM10000_TRIGGER_ACTION_DROP_h_DropMask   47

#define FM10000_TRIGGER_STATS_l_Count            0
#define FM10000_TRIGGER_STATS_h_Count            63

#define FM10000_TRIGGER_IP_l_Pending             0
#define FM10000_TRIGGER_IP_h_Pending             63

#define FM10000_TRIGGER_IM_l_Mask                0
#define FM10000_TRIGGER_IM_h_Mask                63

#define FM10000_TRIGGER_RATE_LIM_EMPTY_l_Empty   0
#define FM10000_TRIGGER_RATE_LIM_EMPTY_h_Empty   15

#define FM10000_TRIGGER_RATE_LIM_CFG_2_l_DropMask 0
#define FM10000_TRIGGER_RATE_LIM_CFG_2_h_DropMask 47

#define FM10000_LAG_CFG_l_LagSize                0
#define FM10000_LAG_CFG_h_LagSize                3
#define FM10000_LAG_CFG_l_Index                  4
#define FM10000_LAG_CFG_h_Index                  7
#define FM10000_LAG_CFG_b_HashRotation           8
#define FM10000_LAG_CFG_b_InLAG                  9

#define FM10000_CANONICAL_GLORT_CAM_l_LagGlort   0
#define FM10000_CANONICAL_GLORT_CAM_h_LagGlort   15
#define FM10000_CANONICAL_GLORT_CAM_l_MaskSize   16
#define FM10000_CANONICAL_GLORT_CAM_h_MaskSize   19
#define FM10000_CANONICAL_GLORT_CAM_l_PortFieldSize 20
#define FM10000_CANONICAL_GLORT_CAM_h_PortFieldSize 22

#define FM10000_FFU_MAP_VLAN_l_MAP_VLAN          0
#define FM10000_FFU_MAP_VLAN_h_MAP_VLAN          11
#define FM10000_FFU_MAP_VLAN_b_Routable          12

#define FM10000_FFU_MAP_SRC_l_MAP_SRC            0
#define FM10000_FFU_MAP_SRC_h_MAP_SRC            3
#define FM10000_FFU_MAP_SRC_b_Routable           4

#define FM10000_FFU_MAP_MAC_l_MAC                0
#define FM10000_FFU_MAP_MAC_h_MAC                47
#define FM10000_FFU_MAP_MAC_l_IgnoreLength       48
#define FM10000_FFU_MAP_MAC_h_IgnoreLength       53
#define FM10000_FFU_MAP_MAC_b_validSMAC          54
#define FM10000_FFU_MAP_MAC_b_validDMAC          55
#define FM10000_FFU_MAP_MAC_l_MAP_MAC            56
#define FM10000_FFU_MAP_MAC_h_MAP_MAC            59
#define FM10000_FFU_MAP_MAC_b_Router             60

#define FM10000_FFU_MAP_TYPE_l_TYPE_XXX          0
#define FM10000_FFU_MAP_TYPE_h_TYPE_XXX          15
#define FM10000_FFU_MAP_TYPE_l_MAP_TYPE          16
#define FM10000_FFU_MAP_TYPE_h_MAP_TYPE          19

#define FM10000_FFU_MAP_LENGTH_l_LENGTH          0
#define FM10000_FFU_MAP_LENGTH_h_LENGTH          15
#define FM10000_FFU_MAP_LENGTH_l_MAP_LENGTH      16
#define FM10000_FFU_MAP_LENGTH_h_MAP_LENGTH      19

#define FM10000_FFU_MAP_IP_LO_l_IP_LO            0
#define FM10000_FFU_MAP_IP_LO_h_IP_LO            63

#define FM10000_FFU_MAP_IP_HI_l_IP_HI            0
#define FM10000_FFU_MAP_IP_HI_h_IP_HI            63

#define FM10000_FFU_MAP_IP_CFG_l_IgnoreLength    0
#define FM10000_FFU_MAP_IP_CFG_h_IgnoreLength    7
#define FM10000_FFU_MAP_IP_CFG_b_validSIP        8
#define FM10000_FFU_MAP_IP_CFG_b_validDIP        9
#define FM10000_FFU_MAP_IP_CFG_l_MAP_IP          10
#define FM10000_FFU_MAP_IP_CFG_h_MAP_IP          13

#define FM10000_FFU_MAP_PROT_l_PROT              0
#define FM10000_FFU_MAP_PROT_h_PROT              7
#define FM10000_FFU_MAP_PROT_l_MAP_PROT          8
#define FM10000_FFU_MAP_PROT_h_MAP_PROT          10

#define FM10000_FFU_MAP_L4_SRC_l_L4SRC           0
#define FM10000_FFU_MAP_L4_SRC_h_L4SRC           15
#define FM10000_FFU_MAP_L4_SRC_l_MAP_PROT        16
#define FM10000_FFU_MAP_L4_SRC_h_MAP_PROT        18
#define FM10000_FFU_MAP_L4_SRC_b_VALID           19
#define FM10000_FFU_MAP_L4_SRC_l_reserved0       20
#define FM10000_FFU_MAP_L4_SRC_h_reserved0       31
#define FM10000_FFU_MAP_L4_SRC_l_MAP_L4SRC       32
#define FM10000_FFU_MAP_L4_SRC_h_MAP_L4SRC       47

#define FM10000_FFU_MAP_L4_DST_l_L4DST           0
#define FM10000_FFU_MAP_L4_DST_h_L4DST           15
#define FM10000_FFU_MAP_L4_DST_l_MAP_PROT        16
#define FM10000_FFU_MAP_L4_DST_h_MAP_PROT        18
#define FM10000_FFU_MAP_L4_DST_b_VALID           19
#define FM10000_FFU_MAP_L4_DST_l_reserved0       20
#define FM10000_FFU_MAP_L4_DST_h_reserved0       31
#define FM10000_FFU_MAP_L4_DST_l_MAP_L4DST       32
#define FM10000_FFU_MAP_L4_DST_h_MAP_L4DST       47

#define FM10000_FFU_EGRESS_CHUNK_ACTIONS_l_Drop  0
#define FM10000_FFU_EGRESS_CHUNK_ACTIONS_h_Drop  31

#define FM10000_FFU_EGRESS_CHUNK_VALID_l_Valid   0
#define FM10000_FFU_EGRESS_CHUNK_VALID_h_Valid   31

#define FM10000_FFU_EGRESS_CHUNK_CFG_b_StartCascade 0

#define FM10000_FFU_EGRESS_PORT_CFG_l_DropApply  0
#define FM10000_FFU_EGRESS_PORT_CFG_h_DropApply  31

#define FM10000_FFU_EGRESS_DROP_COUNT_l_Frames   0
#define FM10000_FFU_EGRESS_DROP_COUNT_h_Frames   47

#define FM10000_RX_STATS_BANK_l_Frames           0
#define FM10000_RX_STATS_BANK_h_Frames           47
#define FM10000_RX_STATS_BANK_l_reserved0        48
#define FM10000_RX_STATS_BANK_h_reserved0        63
#define FM10000_RX_STATS_BANK_l_Bytes            64
#define FM10000_RX_STATS_BANK_h_Bytes            119

#define FM10000_RX_STATS_CFG_l_PerFrameAdjustment 0
#define FM10000_RX_STATS_CFG_h_PerFrameAdjustment 7
#define FM10000_RX_STATS_CFG_l_EnableMask        8
#define FM10000_RX_STATS_CFG_h_EnableMask        13
#define FM10000_RX_STATS_CFG_b_PrioritySelect    14

#define FM10000_SAF_MATRIX_l_EnableSNF           0
#define FM10000_SAF_MATRIX_h_EnableSNF           47
#define FM10000_SAF_MATRIX_l_CutThruMode         48
#define FM10000_SAF_MATRIX_h_CutThruMode         49
#define FM10000_SAF_MATRIX_b_IgnoreError         50

#define FM10000_FRAME_TIME_OUT_l_timeoutMult     0
#define FM10000_FRAME_TIME_OUT_h_timeoutMult     23
#define FM10000_FRAME_TIME_OUT_l_cnt             24
#define FM10000_FRAME_TIME_OUT_h_cnt             25

#define FM10000_SAF_SRAM_CTRL_l_ErrWrite_0       0
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite_0       1
#define FM10000_SAF_SRAM_CTRL_l_ErrWrite_1       2
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite_1       3
#define FM10000_SAF_SRAM_CTRL_l_ErrWrite_2       4
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite_2       5
#define FM10000_SAF_SRAM_CTRL_l_ErrWrite_3       6
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite_3       7
#define FM10000_SAF_SRAM_CTRL_b_CErr_0           8
#define FM10000_SAF_SRAM_CTRL_b_CErr_1           9
#define FM10000_SAF_SRAM_CTRL_b_CErr_2           10
#define FM10000_SAF_SRAM_CTRL_b_CErr_3           11
#define FM10000_SAF_SRAM_CTRL_b_UErr_0           12
#define FM10000_SAF_SRAM_CTRL_b_UErr_1           13
#define FM10000_SAF_SRAM_CTRL_b_UErr_2           14
#define FM10000_SAF_SRAM_CTRL_b_UErr_3           15
#define FM10000_SAF_SRAM_CTRL_b_BistDonePass_0   16
#define FM10000_SAF_SRAM_CTRL_b_BistDonePass_1   17
#define FM10000_SAF_SRAM_CTRL_b_BistDonePass_2   18
#define FM10000_SAF_SRAM_CTRL_b_BistDonePass_3   19
#define FM10000_SAF_SRAM_CTRL_b_BistDoneFail_0   20
#define FM10000_SAF_SRAM_CTRL_b_BistDoneFail_1   21
#define FM10000_SAF_SRAM_CTRL_b_BistDoneFail_2   22
#define FM10000_SAF_SRAM_CTRL_b_BistDoneFail_3   23
#define FM10000_SAF_SRAM_CTRL_l_ErrWrite         0
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite         7
#define FM10000_SAF_SRAM_CTRL_s_ErrWrite         2
#define FM10000_SAF_SRAM_CTRL_l_CErr             8
#define FM10000_SAF_SRAM_CTRL_h_CErr             11
#define FM10000_SAF_SRAM_CTRL_s_CErr             1
#define FM10000_SAF_SRAM_CTRL_l_UErr             12
#define FM10000_SAF_SRAM_CTRL_h_UErr             15
#define FM10000_SAF_SRAM_CTRL_s_UErr             1
#define FM10000_SAF_SRAM_CTRL_l_BistDonePass     16
#define FM10000_SAF_SRAM_CTRL_h_BistDonePass     19
#define FM10000_SAF_SRAM_CTRL_s_BistDonePass     1
#define FM10000_SAF_SRAM_CTRL_l_BistDoneFail     20
#define FM10000_SAF_SRAM_CTRL_h_BistDoneFail     23
#define FM10000_SAF_SRAM_CTRL_s_BistDoneFail     1

#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_CErr_0  4
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_CErr_1  5
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_UErr_0  6
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_UErr_1  7
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_BistDonePass_0 8
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_BistDonePass_1 9
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_BistDoneFail_0 10
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_BistDoneFail_1 11
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_ErrWrite 0
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_ErrWrite 3
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_s_ErrWrite 2
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_CErr    4
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_CErr    5
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_s_CErr    1
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_UErr    6
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_UErr    7
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_s_UErr    1
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_BistDonePass 8
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_BistDonePass 9
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_s_BistDonePass 1
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_BistDoneFail 10
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_BistDoneFail 11
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_0  0
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_0  1
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_1  2
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_1  3
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_2  4
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_2  5
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_3  6
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_3  7
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_4  8
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_4  9
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_5  10
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_5  11
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_6  12
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_6  13
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_7  14
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_7  15
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_8  16
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_8  17
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_9  18
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_9  19
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_10 20
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_10 21
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_11 22
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_11 23
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_0      24
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_1      25
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_2      26
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_3      27
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_4      28
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_5      29
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_6      30
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_7      31
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_8      32
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_9      33
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_10     34
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_11     35
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_0      36
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_1      37
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_2      38
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_3      39
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_4      40
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_5      41
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_6      42
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_7      43
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_8      44
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_9      45
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_10     46
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_11     47
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_0 48
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_1 49
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_2 50
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_3 51
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_4 52
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_5 53
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_6 54
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_7 55
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_8 56
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_9 57
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_10 58
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_11 59
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_0 60
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_1 61
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_2 62
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_3 63
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_4 64
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_5 65
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_6 66
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_7 67
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_8 68
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_9 69
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_10 70
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_11 71
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite    0
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite    23
#define FM10000_RX_STATS_SRAM_CTRL_s_ErrWrite    2
#define FM10000_RX_STATS_SRAM_CTRL_l_CErr        24
#define FM10000_RX_STATS_SRAM_CTRL_h_CErr        35
#define FM10000_RX_STATS_SRAM_CTRL_s_CErr        1
#define FM10000_RX_STATS_SRAM_CTRL_l_UErr        36
#define FM10000_RX_STATS_SRAM_CTRL_h_UErr        47
#define FM10000_RX_STATS_SRAM_CTRL_s_UErr        1
#define FM10000_RX_STATS_SRAM_CTRL_l_BistDonePass 48
#define FM10000_RX_STATS_SRAM_CTRL_h_BistDonePass 59
#define FM10000_RX_STATS_SRAM_CTRL_s_BistDonePass 1
#define FM10000_RX_STATS_SRAM_CTRL_l_BistDoneFail 60
#define FM10000_RX_STATS_SRAM_CTRL_h_BistDoneFail 71
#define FM10000_RX_STATS_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_7 14
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_7 15
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_8 16
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_8 17
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_9 18
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_9 19
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_10 20
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_10 21
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_11 22
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_11 23
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_0 24
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_1 25
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_2 26
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_3 27
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_4 28
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_5 29
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_6 30
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_7 31
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_8 32
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_9 33
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_10 34
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_11 35
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_0 36
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_1 37
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_2 38
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_3 39
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_4 40
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_5 41
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_6 42
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_7 43
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_8 44
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_9 45
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_10 46
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_11 47
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_0 48
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_1 49
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_2 50
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_3 51
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_4 52
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_5 53
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_6 54
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_7 55
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_8 56
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_9 57
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_10 58
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_11 59
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_0 60
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_1 61
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_2 62
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_3 63
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_4 64
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_5 65
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_6 66
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_7 67
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_8 68
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_9 69
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_10 70
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_11 71
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite 0
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite 23
#define FM10000_POLICER_USAGE_SRAM_CTRL_s_ErrWrite 2
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_CErr   24
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_CErr   35
#define FM10000_POLICER_USAGE_SRAM_CTRL_s_CErr   1
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_UErr   36
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_UErr   47
#define FM10000_POLICER_USAGE_SRAM_CTRL_s_UErr   1
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_BistDonePass 48
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_BistDonePass 59
#define FM10000_POLICER_USAGE_SRAM_CTRL_s_BistDonePass 1
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_BistDoneFail 60
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_BistDoneFail 71
#define FM10000_POLICER_USAGE_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_TCN_SRAM_CTRL_l_ErrWrite         0
#define FM10000_TCN_SRAM_CTRL_h_ErrWrite         1
#define FM10000_TCN_SRAM_CTRL_b_CErr             2
#define FM10000_TCN_SRAM_CTRL_b_UErr             3
#define FM10000_TCN_SRAM_CTRL_b_BistDonePass     4
#define FM10000_TCN_SRAM_CTRL_b_BistDoneFail     5

#define FM10000_FH_TAIL_IP_l_SafSramErr          0
#define FM10000_FH_TAIL_IP_h_SafSramErr          1
#define FM10000_FH_TAIL_IP_l_EgressPauseSramErr  2
#define FM10000_FH_TAIL_IP_h_EgressPauseSramErr  3
#define FM10000_FH_TAIL_IP_l_RxStatsSramErr      4
#define FM10000_FH_TAIL_IP_h_RxStatsSramErr      5
#define FM10000_FH_TAIL_IP_l_PolicerUsageSramErr 6
#define FM10000_FH_TAIL_IP_h_PolicerUsageSramErr 7
#define FM10000_FH_TAIL_IP_l_TcnSramErr          8
#define FM10000_FH_TAIL_IP_h_TcnSramErr          9
#define FM10000_FH_TAIL_IP_b_TCN                 10

#define FM10000_FH_TAIL_IM_l_SafSramErr          0
#define FM10000_FH_TAIL_IM_h_SafSramErr          1
#define FM10000_FH_TAIL_IM_l_EgressPauseSramErr  2
#define FM10000_FH_TAIL_IM_h_EgressPauseSramErr  3
#define FM10000_FH_TAIL_IM_l_RxStatsSramErr      4
#define FM10000_FH_TAIL_IM_h_RxStatsSramErr      5
#define FM10000_FH_TAIL_IM_l_PolicerUsageSramErr 6
#define FM10000_FH_TAIL_IM_h_PolicerUsageSramErr 7
#define FM10000_FH_TAIL_IM_l_TcnSramErr          8
#define FM10000_FH_TAIL_IM_h_TcnSramErr          9
#define FM10000_FH_TAIL_IM_b_TCN                 10

#define FM10000_TAIL_PERMIT_MGMT_l_Timer         0
#define FM10000_TAIL_PERMIT_MGMT_h_Timer         15
#define FM10000_TAIL_PERMIT_MGMT_l_TimerMax      16
#define FM10000_TAIL_PERMIT_MGMT_h_TimerMax      31

#define FM10000_TAIL_FORCE_IDLE_l_Timer          0
#define FM10000_TAIL_FORCE_IDLE_h_Timer          15
#define FM10000_TAIL_FORCE_IDLE_l_TimerMax       16
#define FM10000_TAIL_FORCE_IDLE_h_TimerMax       31

#define FM10000_FH_TAIL_DEBUG_CDC_MON_CTRL_b_CntMode 0

#define FM10000_FH_TAIL_DEBUG_CDC_MON_CYC_l_Cycles 0
#define FM10000_FH_TAIL_DEBUG_CDC_MON_CYC_h_Cycles 47

#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CFG_l_Mode 0
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CFG_h_Mode 1
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CFG_b_VeMuxSel 2
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CFG_l_CntCase 3
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CFG_h_CntCase 5

#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_TOKS_l_NTokens 0
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_TOKS_h_NTokens 23

#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CNTR_l_Count 0
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_CNTR_h_Count 47

#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_DATA_l_Data 0
#define FM10000_FH_TAIL_DEBUG_TXINFO_A2S_DATA_h_Data 34

#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CFG_l_Mode 0
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CFG_h_Mode 1
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CFG_b_VeMuxSel 2
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CFG_l_CntCase 3
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CFG_h_CntCase 5

#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_TOKS_l_NTokens 0
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_TOKS_h_NTokens 23

#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CNTR_l_Count 0
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_CNTR_h_Count 47

#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_DATA_l_Data 0
#define FM10000_FH_TAIL_DEBUG_TAILINFO_A2S_DATA_h_Data 33

#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CFG_l_Mode 0
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CFG_h_Mode 1
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CFG_b_VeMuxSel 2
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CFG_l_CntCase 3
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CFG_h_CntCase 5

#define FM10000_FH_TAIL_DEBUG_INTR_S2A_TOKS_l_NTokens 0
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_TOKS_h_NTokens 23

#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CNTR_l_Count 0
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_CNTR_h_Count 47

#define FM10000_FH_TAIL_DEBUG_INTR_S2A_DATA_l_Data 0
#define FM10000_FH_TAIL_DEBUG_INTR_S2A_DATA_h_Data 1

#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CFG_l_Mode 0
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CFG_h_Mode 1
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CFG_b_VeMuxSel 2
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CFG_l_CntCase 3
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CFG_h_CntCase 5

#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_TOKS_l_NTokens 0
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_TOKS_h_NTokens 23

#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CNTR_l_Count 0
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_CNTR_h_Count 47

#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_DATA_l_Data 0
#define FM10000_FH_TAIL_DEBUG_FORWARDMOD_S2A_DATA_h_Data 185

#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CFG_l_Mode 0
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CFG_h_Mode 1
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CFG_b_VeMuxSel 2
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CFG_l_CntCase 3
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CFG_h_CntCase 5

#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_TOKS_l_NTokens 0
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_TOKS_h_NTokens 23

#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CNTR_l_Count 0
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_CNTR_h_Count 47

#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_DATA_l_Data 0
#define FM10000_FH_TAIL_DEBUG_FORWARDRXQ_S2A_DATA_h_Data 104

#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CFG_l_Mode 0
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CFG_h_Mode 1
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CFG_b_VeMuxSel 2
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CFG_l_CntCase 3
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CFG_h_CntCase 5

#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_TOKS_l_NTokens 0
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_TOKS_h_NTokens 23

#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CNTR_l_Count 0
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_CNTR_h_Count 47

#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_DATA_l_Data 0
#define FM10000_FH_TAIL_DEBUG_RXFREE_S2A_DATA_h_Data 15

#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CFG_l_Mode 0
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CFG_h_Mode 1
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CFG_b_VeMuxSel 2
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CFG_l_CntCase 3
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CFG_h_CntCase 5

#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_TOKS_l_NTokens 0
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_TOKS_h_NTokens 23

#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CNTR_l_Count 0
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_CNTR_h_Count 47

#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_DATA_l_Data 0
#define FM10000_FH_TAIL_DEBUG_UPDATETIME_S2A_DATA_h_Data 1

#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CFG_l_Mode 0
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CFG_h_Mode 1
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CFG_b_VeMuxSel 2
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CFG_l_CntCase 3
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CFG_h_CntCase 5

#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_TOKS_l_NTokens 0
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_TOKS_h_NTokens 23

#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CNTR_l_Count 0
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_CNTR_h_Count 47

#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_DATA_l_Data 0
#define FM10000_FH_TAIL_DEBUG_PAUSECTRL_S2A_DATA_h_Data 29

#define FM10000_POLICER_CFG_4K_l_Committed       0
#define FM10000_POLICER_CFG_4K_h_Committed       17
#define FM10000_POLICER_CFG_4K_l_reserved0       18
#define FM10000_POLICER_CFG_4K_h_reserved0       31
#define FM10000_POLICER_CFG_4K_l_Excess          32
#define FM10000_POLICER_CFG_4K_h_Excess          49

#define FM10000_POLICER_CFG_512_l_Committed      0
#define FM10000_POLICER_CFG_512_h_Committed      17
#define FM10000_POLICER_CFG_512_l_reserved0      18
#define FM10000_POLICER_CFG_512_h_reserved0      31
#define FM10000_POLICER_CFG_512_l_Excess         32
#define FM10000_POLICER_CFG_512_h_Excess         49

#define FM10000_POLICER_STATE_4K_l_Count1        0
#define FM10000_POLICER_STATE_4K_h_Count1        63
#define FM10000_POLICER_STATE_4K_l_Count2        64
#define FM10000_POLICER_STATE_4K_h_Count2        127

#define FM10000_POLICER_STATE_512_l_Count1       0
#define FM10000_POLICER_STATE_512_h_Count1       63
#define FM10000_POLICER_STATE_512_l_Count2       64
#define FM10000_POLICER_STATE_512_h_Count2       127

#define FM10000_POLICER_CFG_l_IndexLastPolicer   0
#define FM10000_POLICER_CFG_h_IndexLastPolicer   11
#define FM10000_POLICER_CFG_l_IngressColorSource 12
#define FM10000_POLICER_CFG_h_IngressColorSource 13
#define FM10000_POLICER_CFG_b_MarkDSCP           14
#define FM10000_POLICER_CFG_b_MarkSwitchPri      15

#define FM10000_POLICER_SWEEPER_PERIOD_CFG_l_Period 0
#define FM10000_POLICER_SWEEPER_PERIOD_CFG_h_Period 19
#define FM10000_POLICER_SWEEPER_PERIOD_CFG_b_SweeperEnable 20

#define FM10000_POLICER_SWEEPER_OVERFLOW_b_OverFlow 0

#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_0 0
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_0 2
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_1 3
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_1 5
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_2 6
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_2 8
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_3 9
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_3 11
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_4 12
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_4 14
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_5 15
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_5 17
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_6 18
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_6 20
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_7 21
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_7 23
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_8 24
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_8 26
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_9 27
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_9 29
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_10 30
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_10 32
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_11 33
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_11 35
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_12 36
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_12 38
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_13 39
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_13 41
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_14 42
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_14 44
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_15 45
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_15 47
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc 0
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc 47
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_s_tc 3

#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_0     0
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_1     1
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_2     2
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_3     3
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_4     4
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_5     5
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_6     6
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_7     7
#define FM10000_CM_SWEEPER_TC_TO_SMP_l_smp       0
#define FM10000_CM_SWEEPER_TC_TO_SMP_h_smp       7
#define FM10000_CM_SWEEPER_TC_TO_SMP_s_smp       1

#define FM10000_CM_TX_TC_PRIVATE_WM_l_watermark  0
#define FM10000_CM_TX_TC_PRIVATE_WM_h_watermark  14

#define FM10000_CM_TX_TC_HOG_WM_l_watermark      0
#define FM10000_CM_TX_TC_HOG_WM_h_watermark      14

#define FM10000_CM_RX_SMP_PAUSE_WM_l_PauseOn     0
#define FM10000_CM_RX_SMP_PAUSE_WM_h_PauseOn     14
#define FM10000_CM_RX_SMP_PAUSE_WM_b_reserved0   15
#define FM10000_CM_RX_SMP_PAUSE_WM_l_PauseOff    16
#define FM10000_CM_RX_SMP_PAUSE_WM_h_PauseOff    30

#define FM10000_CM_RX_SMP_PRIVATE_WM_l_watermark 0
#define FM10000_CM_RX_SMP_PRIVATE_WM_h_watermark 14

#define FM10000_CM_RX_SMP_HOG_WM_l_watermark     0
#define FM10000_CM_RX_SMP_HOG_WM_h_watermark     14

#define FM10000_CM_PAUSE_RESEND_INTERVAL_l_INTERVAL 0
#define FM10000_CM_PAUSE_RESEND_INTERVAL_h_INTERVAL 15

#define FM10000_CM_PAUSE_BASE_FREQ_l_M           0
#define FM10000_CM_PAUSE_BASE_FREQ_h_M           9
#define FM10000_CM_PAUSE_BASE_FREQ_l_N           10
#define FM10000_CM_PAUSE_BASE_FREQ_h_N           19

#define FM10000_CM_PAUSE_CFG_l_PauseMask         0
#define FM10000_CM_PAUSE_CFG_h_PauseMask         7
#define FM10000_CM_PAUSE_CFG_l_PauseQuantaMultiplier 8
#define FM10000_CM_PAUSE_CFG_h_PauseQuantaMultiplier 23
#define FM10000_CM_PAUSE_CFG_l_PauseQuantaDivisor 24
#define FM10000_CM_PAUSE_CFG_h_PauseQuantaDivisor 28

#define FM10000_CM_SHARED_WM_l_watermark         0
#define FM10000_CM_SHARED_WM_h_watermark         14

#define FM10000_CM_SHARED_SMP_PAUSE_WM_l_PauseOn 0
#define FM10000_CM_SHARED_SMP_PAUSE_WM_h_PauseOn 14
#define FM10000_CM_SHARED_SMP_PAUSE_WM_b_reserved0 15
#define FM10000_CM_SHARED_SMP_PAUSE_WM_l_PauseOff 16
#define FM10000_CM_SHARED_SMP_PAUSE_WM_h_PauseOff 30

#define FM10000_CM_GLOBAL_WM_l_watermark         0
#define FM10000_CM_GLOBAL_WM_h_watermark         14

#define FM10000_CM_GLOBAL_CFG_l_ifgPenalty       0
#define FM10000_CM_GLOBAL_CFG_h_ifgPenalty       7
#define FM10000_CM_GLOBAL_CFG_b_forcePauseOn     8
#define FM10000_CM_GLOBAL_CFG_b_forcePauseOff    9
#define FM10000_CM_GLOBAL_CFG_b_WmSweeperEnable  10
#define FM10000_CM_GLOBAL_CFG_b_PauseGenSweeperEnable 11
#define FM10000_CM_GLOBAL_CFG_b_PauseRecSweeperEnable 12
#define FM10000_CM_GLOBAL_CFG_l_NumSweeperPorts  13
#define FM10000_CM_GLOBAL_CFG_h_NumSweeperPorts  18

#define FM10000_CM_TC_PC_MAP_l_PauseClass_0      0
#define FM10000_CM_TC_PC_MAP_h_PauseClass_0      2
#define FM10000_CM_TC_PC_MAP_l_PauseClass_1      3
#define FM10000_CM_TC_PC_MAP_h_PauseClass_1      5
#define FM10000_CM_TC_PC_MAP_l_PauseClass_2      6
#define FM10000_CM_TC_PC_MAP_h_PauseClass_2      8
#define FM10000_CM_TC_PC_MAP_l_PauseClass_3      9
#define FM10000_CM_TC_PC_MAP_h_PauseClass_3      11
#define FM10000_CM_TC_PC_MAP_l_PauseClass_4      12
#define FM10000_CM_TC_PC_MAP_h_PauseClass_4      14
#define FM10000_CM_TC_PC_MAP_l_PauseClass_5      15
#define FM10000_CM_TC_PC_MAP_h_PauseClass_5      17
#define FM10000_CM_TC_PC_MAP_l_PauseClass_6      18
#define FM10000_CM_TC_PC_MAP_h_PauseClass_6      20
#define FM10000_CM_TC_PC_MAP_l_PauseClass_7      21
#define FM10000_CM_TC_PC_MAP_h_PauseClass_7      23
#define FM10000_CM_TC_PC_MAP_l_PauseClass        0
#define FM10000_CM_TC_PC_MAP_h_PauseClass        23
#define FM10000_CM_TC_PC_MAP_s_PauseClass        3

#define FM10000_CM_PC_SMP_MAP_l_SMP_0            0
#define FM10000_CM_PC_SMP_MAP_h_SMP_0            3
#define FM10000_CM_PC_SMP_MAP_l_SMP_1            4
#define FM10000_CM_PC_SMP_MAP_h_SMP_1            7
#define FM10000_CM_PC_SMP_MAP_l_SMP_2            8
#define FM10000_CM_PC_SMP_MAP_h_SMP_2            11
#define FM10000_CM_PC_SMP_MAP_l_SMP_3            12
#define FM10000_CM_PC_SMP_MAP_h_SMP_3            15
#define FM10000_CM_PC_SMP_MAP_l_SMP_4            16
#define FM10000_CM_PC_SMP_MAP_h_SMP_4            19
#define FM10000_CM_PC_SMP_MAP_l_SMP_5            20
#define FM10000_CM_PC_SMP_MAP_h_SMP_5            23
#define FM10000_CM_PC_SMP_MAP_l_SMP_6            24
#define FM10000_CM_PC_SMP_MAP_h_SMP_6            27
#define FM10000_CM_PC_SMP_MAP_l_SMP_7            28
#define FM10000_CM_PC_SMP_MAP_h_SMP_7            31
#define FM10000_CM_PC_SMP_MAP_l_SMP              0
#define FM10000_CM_PC_SMP_MAP_h_SMP              31
#define FM10000_CM_PC_SMP_MAP_s_SMP              4

#define FM10000_CM_SOFTDROP_WM_l_SoftDropSegmentLimit 0
#define FM10000_CM_SOFTDROP_WM_h_SoftDropSegmentLimit 14
#define FM10000_CM_SOFTDROP_WM_b_reserved0       15
#define FM10000_CM_SOFTDROP_WM_l_HogSegmentLimit 16
#define FM10000_CM_SOFTDROP_WM_h_HogSegmentLimit 30

#define FM10000_CM_SHARED_SMP_PAUSE_CFG_l_EnableMask 0
#define FM10000_CM_SHARED_SMP_PAUSE_CFG_h_EnableMask 47

#define FM10000_TX_RATE_LIM_CFG_l_Capacity       0
#define FM10000_TX_RATE_LIM_CFG_h_Capacity       12
#define FM10000_TX_RATE_LIM_CFG_l_RateFrac       13
#define FM10000_TX_RATE_LIM_CFG_h_RateFrac       20
#define FM10000_TX_RATE_LIM_CFG_l_RateUnit       21
#define FM10000_TX_RATE_LIM_CFG_h_RateUnit       31

#define FM10000_TX_RATE_LIM_USAGE_l_Frac         0
#define FM10000_TX_RATE_LIM_USAGE_h_Frac         7
#define FM10000_TX_RATE_LIM_USAGE_l_Units        8
#define FM10000_TX_RATE_LIM_USAGE_h_Units        31

#define FM10000_CM_BSG_MAP_l_BSG_0               0
#define FM10000_CM_BSG_MAP_h_BSG_0               3
#define FM10000_CM_BSG_MAP_l_BSG_1               4
#define FM10000_CM_BSG_MAP_h_BSG_1               7
#define FM10000_CM_BSG_MAP_l_BSG_2               8
#define FM10000_CM_BSG_MAP_h_BSG_2               11
#define FM10000_CM_BSG_MAP_l_BSG_3               12
#define FM10000_CM_BSG_MAP_h_BSG_3               15
#define FM10000_CM_BSG_MAP_l_BSG_4               16
#define FM10000_CM_BSG_MAP_h_BSG_4               19
#define FM10000_CM_BSG_MAP_l_BSG_5               20
#define FM10000_CM_BSG_MAP_h_BSG_5               23
#define FM10000_CM_BSG_MAP_l_BSG_6               24
#define FM10000_CM_BSG_MAP_h_BSG_6               27
#define FM10000_CM_BSG_MAP_l_BSG_7               28
#define FM10000_CM_BSG_MAP_h_BSG_7               31
#define FM10000_CM_BSG_MAP_l_BSG                 0
#define FM10000_CM_BSG_MAP_h_BSG                 31
#define FM10000_CM_BSG_MAP_s_BSG                 4

#define FM10000_CM_TX_TC_USAGE_l_count           0
#define FM10000_CM_TX_TC_USAGE_h_count           15

#define FM10000_CM_RX_SMP_USAGE_l_count          0
#define FM10000_CM_RX_SMP_USAGE_h_count          15

#define FM10000_MCAST_EPOCH_USAGE_l_count        0
#define FM10000_MCAST_EPOCH_USAGE_h_count        15

#define FM10000_CM_SHARED_SMP_USAGE_l_count      0
#define FM10000_CM_SHARED_SMP_USAGE_h_count      15

#define FM10000_CM_SMP_USAGE_l_count             0
#define FM10000_CM_SMP_USAGE_h_count             15

#define FM10000_CM_GLOBAL_USAGE_l_count          0
#define FM10000_CM_GLOBAL_USAGE_h_count          15

#define FM10000_CM_PAUSE_GEN_STATE_b_smp0        0
#define FM10000_CM_PAUSE_GEN_STATE_b_smp1        1

#define FM10000_CM_PAUSE_RCV_TIMER_l_Q           0
#define FM10000_CM_PAUSE_RCV_TIMER_h_Q           15

#define FM10000_CM_PAUSE_RCV_PORT_TIMER_l_Q      0
#define FM10000_CM_PAUSE_RCV_PORT_TIMER_h_Q      15

#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_0 0
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_0 15
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_1 16
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_1 31
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_2 32
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_2 47
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_3 48
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_3 63
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_4 64
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_4 79
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_5 80
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_5 95
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_6 96
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_6 111
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_7 112
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_7 127
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime   0
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime   127
#define FM10000_CM_PAUSE_RCV_STATE_s_PauseTime   16

#define FM10000_MA_TCN_FIFO_l_MACAddress         0
#define FM10000_MA_TCN_FIFO_h_MACAddress         47
#define FM10000_MA_TCN_FIFO_l_VID                48
#define FM10000_MA_TCN_FIFO_h_VID                59
#define FM10000_MA_TCN_FIFO_l_srcGlort           60
#define FM10000_MA_TCN_FIFO_h_srcGlort           75
#define FM10000_MA_TCN_FIFO_l_Index              76
#define FM10000_MA_TCN_FIFO_h_Index              89
#define FM10000_MA_TCN_FIFO_l_Port               90
#define FM10000_MA_TCN_FIFO_h_Port               95
#define FM10000_MA_TCN_FIFO_b_EntryType          96
#define FM10000_MA_TCN_FIFO_b_U_err              97

#define FM10000_MA_TCN_DEQUEUE_l_MACAddress      0
#define FM10000_MA_TCN_DEQUEUE_h_MACAddress      47
#define FM10000_MA_TCN_DEQUEUE_l_VID             48
#define FM10000_MA_TCN_DEQUEUE_h_VID             59
#define FM10000_MA_TCN_DEQUEUE_l_srcGlort        60
#define FM10000_MA_TCN_DEQUEUE_h_srcGlort        75
#define FM10000_MA_TCN_DEQUEUE_l_Index           76
#define FM10000_MA_TCN_DEQUEUE_h_Index           89
#define FM10000_MA_TCN_DEQUEUE_l_Port            90
#define FM10000_MA_TCN_DEQUEUE_h_Port            95
#define FM10000_MA_TCN_DEQUEUE_b_EntryType       96
#define FM10000_MA_TCN_DEQUEUE_b_Valid           97
#define FM10000_MA_TCN_DEQUEUE_b_U_err           98

#define FM10000_MA_TCN_PTR_HEAD_l_Head           0
#define FM10000_MA_TCN_PTR_HEAD_h_Head           8

#define FM10000_MA_TCN_PTR_TAIL_l_Tail           0
#define FM10000_MA_TCN_PTR_TAIL_h_Tail           8

#define FM10000_MA_TCN_WM_l_Wm                   0
#define FM10000_MA_TCN_WM_h_Wm                   8

#define FM10000_MA_TCN_USAGE_l_Usage             0
#define FM10000_MA_TCN_USAGE_h_Usage             8

#define FM10000_MA_TCN_IP_b_PendingEvents        0
#define FM10000_MA_TCN_IP_b_TCN_Overflow         1

#define FM10000_MA_TCN_IM_b_PendingEvents        0
#define FM10000_MA_TCN_IM_b_TCN_Overflow         1

#define FM10000_TRIGGER_RATE_LIM_CFG_1_l_Capacity 0
#define FM10000_TRIGGER_RATE_LIM_CFG_1_h_Capacity 11
#define FM10000_TRIGGER_RATE_LIM_CFG_1_l_RateMantissa 12
#define FM10000_TRIGGER_RATE_LIM_CFG_1_h_RateMantissa 23
#define FM10000_TRIGGER_RATE_LIM_CFG_1_l_RateExponent 24
#define FM10000_TRIGGER_RATE_LIM_CFG_1_h_RateExponent 25

#define FM10000_TRIGGER_RATE_LIM_USAGE_l_Level   0
#define FM10000_TRIGGER_RATE_LIM_USAGE_h_Level   26

#define FM10000_MOD_DEBUG_CDC_MON_CTRL_b_CntMode 0

#define FM10000_MOD_DEBUG_CDC_MON_CYC_l_Cycles   0
#define FM10000_MOD_DEBUG_CDC_MON_CYC_h_Cycles   63

#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CFG_l_Mode 0
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CFG_h_Mode 1
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CFG_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CFG_l_CntCase 3
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CFG_h_CntCase 5

#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_TOKS_l_NTokens 0
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_TOKS_h_NTokens 23

#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CNTR_l_Counter 0
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_CNTR_h_Counter 47

#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_DATA_l_Data 0
#define FM10000_MOD_DEBUG_MODIFY_CTRL_A2S_DATA_h_Data 72

#define FM10000_MOD_DEBUG_FORWARD_A2S_CFG_l_Mode 0
#define FM10000_MOD_DEBUG_FORWARD_A2S_CFG_h_Mode 1
#define FM10000_MOD_DEBUG_FORWARD_A2S_CFG_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_FORWARD_A2S_CFG_l_CntCase 3
#define FM10000_MOD_DEBUG_FORWARD_A2S_CFG_h_CntCase 5

#define FM10000_MOD_DEBUG_FORWARD_A2S_TOKS_l_NTokens 0
#define FM10000_MOD_DEBUG_FORWARD_A2S_TOKS_h_NTokens 23

#define FM10000_MOD_DEBUG_FORWARD_A2S_CNTR_l_Counter 0
#define FM10000_MOD_DEBUG_FORWARD_A2S_CNTR_h_Counter 47

#define FM10000_MOD_DEBUG_FORWARD_A2S_DATA_l_Data 0
#define FM10000_MOD_DEBUG_FORWARD_A2S_DATA_h_Data 185

#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CFG_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CFG_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CFG_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CFG_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CFG_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_TOKS_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_TOKS_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CNTR_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_CNTR_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_DROP_S2A_DATA_b_Data 0

#define FM10000_MOD_DEBUG_INTR_S2A_CFG_l_Mode    0
#define FM10000_MOD_DEBUG_INTR_S2A_CFG_h_Mode    1
#define FM10000_MOD_DEBUG_INTR_S2A_CFG_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_INTR_S2A_CFG_l_CntCase 3
#define FM10000_MOD_DEBUG_INTR_S2A_CFG_h_CntCase 5

#define FM10000_MOD_DEBUG_INTR_S2A_TOKS_l_NTokens 0
#define FM10000_MOD_DEBUG_INTR_S2A_TOKS_h_NTokens 23

#define FM10000_MOD_DEBUG_INTR_S2A_CNTR_l_Counter 0
#define FM10000_MOD_DEBUG_INTR_S2A_CNTR_h_Counter 47

#define FM10000_MOD_DEBUG_INTR_S2A_DATA_b_Data   0

#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CFG_l_Mode 0
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CFG_h_Mode 1
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CFG_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CFG_l_CntCase 3
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CFG_h_CntCase 5

#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_TOKS_l_NTokens 0
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_TOKS_h_NTokens 23

#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CNTR_l_Counter 0
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_CNTR_h_Counter 47

#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_DATA_l_Data 0
#define FM10000_MOD_DEBUG_RIPPLE_CTRL_S2A_DATA_h_Data 17

#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CFG_l_Mode 0
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CFG_h_Mode 1
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CFG_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CFG_l_CntCase 3
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CFG_h_CntCase 5

#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_TOKS_l_NTokens 0
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_TOKS_h_NTokens 23

#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CNTR_l_Counter 0
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_CNTR_h_Counter 47

#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_DATA_l_Data 0
#define FM10000_MOD_DEBUG_CM_TX_INFO_S2A_DATA_h_Data 34

#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CFG_l_Mode 0
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CFG_h_Mode 1
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CFG_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CFG_l_CntCase 3
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CFG_h_CntCase 5

#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_TOKS_l_NTokens 0
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_TOKS_h_NTokens 23

#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CNTR_l_Counter 0
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_CNTR_h_Counter 47

#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_DATA_l_Data 0
#define FM10000_MOD_DEBUG_TX_FREE_PTR_S2A_DATA_h_Data 15

#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CFG_l_Mode 0
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CFG_h_Mode 1
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CFG_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CFG_l_CntCase 3
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CFG_h_CntCase 5

#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_TOKS_l_NTokens 0
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_TOKS_h_NTokens 23

#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CNTR_l_Counter 0
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_CNTR_h_Counter 47

#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_DATA_l_Data 0
#define FM10000_MOD_DEBUG_ESCHED_TX_INFO_S2A_DATA_h_Data 19

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_0_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_0_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_0_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_0_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_0_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_0_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_0_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_0_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_0_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_0_l_Data 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_0_h_Data 73

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_1_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_1_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_1_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_1_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_1_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_1_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_1_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_1_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_1_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_1_l_Data 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_1_h_Data 73

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_2_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_2_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_2_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_2_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_2_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_2_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_2_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_2_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_2_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_2_l_Data 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_2_h_Data 73

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_3_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_3_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_3_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_3_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_3_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_3_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_3_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_3_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_3_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_3_l_Data 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_3_h_Data 73

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_4_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_4_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_4_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_4_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_4_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_4_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_4_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_4_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_4_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_4_l_Data 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_4_h_Data 73

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_5_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_5_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_5_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_5_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_5_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_5_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_5_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_5_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_5_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_5_l_Data 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_5_h_Data 73

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_6_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_6_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_6_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_6_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_6_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_6_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_6_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_6_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_6_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_6_l_Data 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_6_h_Data 73

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_7_l_Mode 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_7_h_Mode 1
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_7_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_7_l_CntCase 3
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CFG_7_h_CntCase 5

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_7_l_NTokens 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_TOKS_7_h_NTokens 23

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_7_l_Counter 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_CNTR_7_h_Counter 47

#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_7_l_Data 0
#define FM10000_MOD_DEBUG_EGRESS_SUB_ALL_S2A_DATA_7_h_Data 73

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_0_l_Mode 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_0_h_Mode 1
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_0_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_0_l_CntCase 3
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_0_h_CntCase 5

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_0_l_NTokens 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_0_h_NTokens 23

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_0_l_Counter 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_0_h_Counter 47

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_0_l_Data 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_0_h_Data 64

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_1_l_Mode 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_1_h_Mode 1
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_1_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_1_l_CntCase 3
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_1_h_CntCase 5

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_1_l_NTokens 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_1_h_NTokens 23

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_1_l_Counter 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_1_h_Counter 47

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_1_l_Data 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_1_h_Data 64

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_2_l_Mode 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_2_h_Mode 1
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_2_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_2_l_CntCase 3
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_2_h_CntCase 5

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_2_l_NTokens 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_2_h_NTokens 23

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_2_l_Counter 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_2_h_Counter 47

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_2_l_Data 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_2_h_Data 64

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_3_l_Mode 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_3_h_Mode 1
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_3_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_3_l_CntCase 3
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_3_h_CntCase 5

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_3_l_NTokens 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_3_h_NTokens 23

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_3_l_Counter 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_3_h_Counter 47

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_3_l_Data 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_3_h_Data 64

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_4_l_Mode 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_4_h_Mode 1
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_4_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_4_l_CntCase 3
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_4_h_CntCase 5

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_4_l_NTokens 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_4_h_NTokens 23

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_4_l_Counter 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_4_h_Counter 47

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_4_l_Data 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_4_h_Data 64

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_5_l_Mode 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_5_h_Mode 1
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_5_b_VeMuxSel 2
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_5_l_CntCase 3
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CFG_5_h_CntCase 5

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_5_l_NTokens 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_TOKS_5_h_NTokens 23

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_5_l_Counter 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_CNTR_5_h_Counter 47

#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_5_l_Data 0
#define FM10000_MOD_DEBUG_ARRAY_SUB_A2S_DATA_5_h_Data 64

#define FM10000_MOD_MAX_MGMT_WAIT_CYCLE_l_Value  0
#define FM10000_MOD_MAX_MGMT_WAIT_CYCLE_h_Value  7

#define FM10000_MOD_MGMT_WAIT_CYCLE_l_Value      0
#define FM10000_MOD_MGMT_WAIT_CYCLE_h_Value      7

#define FM10000_MOD_CTRL_TO_DP_FIFO_COUNTER_l_Value 0
#define FM10000_MOD_CTRL_TO_DP_FIFO_COUNTER_h_Value 4

#define FM10000_MOD_OUTPUT_ESCHED_FIFO_COUNTER_l_Value 0
#define FM10000_MOD_OUTPUT_ESCHED_FIFO_COUNTER_h_Value 4

#define FM10000_MOD_OUTPUT_CM_FIFO_COUNTER_l_Value 0
#define FM10000_MOD_OUTPUT_CM_FIFO_COUNTER_h_Value 4

#define FM10000_MOD_OUTPUT_EGRDROP_FIFO_COUNTER_l_Value 0
#define FM10000_MOD_OUTPUT_EGRDROP_FIFO_COUNTER_h_Value 4

#define FM10000_MOD_OUTPUT_MGMT_FIFO_COUNTER_l_Value 0
#define FM10000_MOD_OUTPUT_MGMT_FIFO_COUNTER_h_Value 4

#define FM10000_MOD_IP_b_HeadStorage_CERR        0
#define FM10000_MOD_IP_b_HeadStorage_UERR        1
#define FM10000_MOD_IP_b_McVlanTable_CERR        2
#define FM10000_MOD_IP_b_McVlanTable_UERR        3
#define FM10000_MOD_IP_b_PerPortCfg1_CERR        4
#define FM10000_MOD_IP_b_PerPortCfg1_UERR        5
#define FM10000_MOD_IP_b_PerPortCfg2_CERR        6
#define FM10000_MOD_IP_b_PerPortCfg2_UERR        7
#define FM10000_MOD_IP_b_Vpri1Map_CERR           8
#define FM10000_MOD_IP_b_Vpri1Map_UERR           9
#define FM10000_MOD_IP_b_Vpri2Map_CERR           10
#define FM10000_MOD_IP_b_Vpri2Map_UERR           11
#define FM10000_MOD_IP_b_MirProfTable_CERR       12
#define FM10000_MOD_IP_b_MirProfTable_UERR       13
#define FM10000_MOD_IP_b_VtagVid1Map_CERR        14
#define FM10000_MOD_IP_b_VtagVid1Map_UERR        15
#define FM10000_MOD_IP_b_Vid2Map_CERR            16
#define FM10000_MOD_IP_b_Vid2Map_UERR            17
#define FM10000_MOD_IP_b_Ctrl2DpFifo0_CERR       18
#define FM10000_MOD_IP_b_Ctrl2DpFifo0_UERR       19
#define FM10000_MOD_IP_b_Ctrl2DpFifo1_CERR       20
#define FM10000_MOD_IP_b_Ctrl2DpFifo1_UERR       21
#define FM10000_MOD_IP_b_Ctrl2DpFifo2_CERR       22
#define FM10000_MOD_IP_b_Ctrl2DpFifo2_UERR       23
#define FM10000_MOD_IP_b_Ctrl2DpFifo3_CERR       24
#define FM10000_MOD_IP_b_Ctrl2DpFifo3_UERR       25
#define FM10000_MOD_IP_b_StatsFrameCnt0_CERR     26
#define FM10000_MOD_IP_b_StatsFrameCnt0_UERR     27
#define FM10000_MOD_IP_b_StatsFrameCnt1_CERR     28
#define FM10000_MOD_IP_b_StatsFrameCnt1_UERR     29
#define FM10000_MOD_IP_b_StatsByteCnt0_CERR      30
#define FM10000_MOD_IP_b_StatsByteCnt0_UERR      31
#define FM10000_MOD_IP_b_StatsByteCnt1_CERR      32
#define FM10000_MOD_IP_b_StatsByteCnt1_UERR      33
#define FM10000_MOD_IP_b_Refcount_CERR           34
#define FM10000_MOD_IP_b_Refcount_UERR           35
#define FM10000_MOD_IP_b_EschedTxInfoFifo_CERR   36
#define FM10000_MOD_IP_b_EschedTxInfoFifo_UERR   37
#define FM10000_MOD_IP_b_CmTxInfoFifo_CERR       38
#define FM10000_MOD_IP_b_CmTxInfoFifo_UERR       39
#define FM10000_MOD_IP_b_MgmtRdFifo_CERR         40
#define FM10000_MOD_IP_b_MgmtRdFifo_UERR         41

#define FM10000_MOD_IM_b_HeadStorage_CERR        0
#define FM10000_MOD_IM_b_HeadStorage_UERR        1
#define FM10000_MOD_IM_b_McVlanTable_CERR        2
#define FM10000_MOD_IM_b_McVlanTable_UERR        3
#define FM10000_MOD_IM_b_PerPortCfg1_CERR        4
#define FM10000_MOD_IM_b_PerPortCfg1_UERR        5
#define FM10000_MOD_IM_b_PerPortCfg2_CERR        6
#define FM10000_MOD_IM_b_PerPortCfg2_UERR        7
#define FM10000_MOD_IM_b_Vpri1Map_CERR           8
#define FM10000_MOD_IM_b_Vpri1Map_UERR           9
#define FM10000_MOD_IM_b_Vpri2Map_CERR           10
#define FM10000_MOD_IM_b_Vpri2Map_UERR           11
#define FM10000_MOD_IM_b_MirProfTable_CERR       12
#define FM10000_MOD_IM_b_MirProfTable_UERR       13
#define FM10000_MOD_IM_b_VtagVid1Map_CERR        14
#define FM10000_MOD_IM_b_VtagVid1Map_UERR        15
#define FM10000_MOD_IM_b_Vid2Map_CERR            16
#define FM10000_MOD_IM_b_Vid2Map_UERR            17
#define FM10000_MOD_IM_b_Ctrl2DpFifo0_CERR       18
#define FM10000_MOD_IM_b_Ctrl2DpFifo0_UERR       19
#define FM10000_MOD_IM_b_Ctrl2DpFifo1_CERR       20
#define FM10000_MOD_IM_b_Ctrl2DpFifo1_UERR       21
#define FM10000_MOD_IM_b_Ctrl2DpFifo2_CERR       22
#define FM10000_MOD_IM_b_Ctrl2DpFifo2_UERR       23
#define FM10000_MOD_IM_b_Ctrl2DpFifo3_CERR       24
#define FM10000_MOD_IM_b_Ctrl2DpFifo3_UERR       25
#define FM10000_MOD_IM_b_StatsFrameCnt0_CERR     26
#define FM10000_MOD_IM_b_StatsFrameCnt0_UERR     27
#define FM10000_MOD_IM_b_StatsFrameCnt1_CERR     28
#define FM10000_MOD_IM_b_StatsFrameCnt1_UERR     29
#define FM10000_MOD_IM_b_StatsByteCnt0_CERR      30
#define FM10000_MOD_IM_b_StatsByteCnt0_UERR      31
#define FM10000_MOD_IM_b_StatsByteCnt1_CERR      32
#define FM10000_MOD_IM_b_StatsByteCnt1_UERR      33
#define FM10000_MOD_IM_b_Refcount_CERR           34
#define FM10000_MOD_IM_b_Refcount_UERR           35
#define FM10000_MOD_IM_b_EschedTxInfoFifo_CERR   36
#define FM10000_MOD_IM_b_EschedTxInfoFifo_UERR   37
#define FM10000_MOD_IM_b_CmTxInfoFifo_CERR       38
#define FM10000_MOD_IM_b_CmTxInfoFifo_UERR       39
#define FM10000_MOD_IM_b_MgmtRdFifo_CERR         40
#define FM10000_MOD_IM_b_MgmtRdFifo_UERR         41

#define FM10000_MOD_SRAM_BIST_OUT_b_HeadStorage_PASS 0
#define FM10000_MOD_SRAM_BIST_OUT_b_HeadStorage_FAIL 1
#define FM10000_MOD_SRAM_BIST_OUT_b_McVlanTable_PASS 2
#define FM10000_MOD_SRAM_BIST_OUT_b_McVlanTable_FAIL 3
#define FM10000_MOD_SRAM_BIST_OUT_b_PerPortCfg1_PASS 4
#define FM10000_MOD_SRAM_BIST_OUT_b_PerPortCfg1_FAIL 5
#define FM10000_MOD_SRAM_BIST_OUT_b_PerPortCfg2_PASS 6
#define FM10000_MOD_SRAM_BIST_OUT_b_PerPortCfg2_FAIL 7
#define FM10000_MOD_SRAM_BIST_OUT_b_Vpri1Map_PASS 8
#define FM10000_MOD_SRAM_BIST_OUT_b_Vpri1Map_FAIL 9
#define FM10000_MOD_SRAM_BIST_OUT_b_Vpri2Map_PASS 10
#define FM10000_MOD_SRAM_BIST_OUT_b_Vpri2Map_FAIL 11
#define FM10000_MOD_SRAM_BIST_OUT_b_MirProfTable_PASS 12
#define FM10000_MOD_SRAM_BIST_OUT_b_MirProfTable_FAIL 13
#define FM10000_MOD_SRAM_BIST_OUT_b_VtagVid1Map_PASS 14
#define FM10000_MOD_SRAM_BIST_OUT_b_VtagVid1Map_FAIL 15
#define FM10000_MOD_SRAM_BIST_OUT_b_Vid2Map_PASS 16
#define FM10000_MOD_SRAM_BIST_OUT_b_Vid2Map_FAIL 17
#define FM10000_MOD_SRAM_BIST_OUT_b_Ctrl2DpFifo0_PASS 18
#define FM10000_MOD_SRAM_BIST_OUT_b_Ctrl2DpFifo0_FAIL 19
#define FM10000_MOD_SRAM_BIST_OUT_b_Ctrl2DpFifo1_PASS 20
#define FM10000_MOD_SRAM_BIST_OUT_b_Ctrl2DpFifo1_FAIL 21
#define FM10000_MOD_SRAM_BIST_OUT_b_Ctrl2DpFifo2_PASS 22
#define FM10000_MOD_SRAM_BIST_OUT_b_Ctrl2DpFifo2_FAIL 23
#define FM10000_MOD_SRAM_BIST_OUT_b_Ctrl2DpFifo3_PASS 24
#define FM10000_MOD_SRAM_BIST_OUT_b_Ctrl2DpFifo3_FAIL 25
#define FM10000_MOD_SRAM_BIST_OUT_b_StatsFrameCnt0_PASS 26
#define FM10000_MOD_SRAM_BIST_OUT_b_StatsFrameCnt0_FAIL 27
#define FM10000_MOD_SRAM_BIST_OUT_b_StatsFrameCnt1_PASS 28
#define FM10000_MOD_SRAM_BIST_OUT_b_StatsFrameCnt1_FAIL 29
#define FM10000_MOD_SRAM_BIST_OUT_b_StatsByteCnt0_PASS 30
#define FM10000_MOD_SRAM_BIST_OUT_b_StatsByteCnt0_FAIL 31
#define FM10000_MOD_SRAM_BIST_OUT_b_StatsByteCnt1_PASS 32
#define FM10000_MOD_SRAM_BIST_OUT_b_StatsByteCnt1_FAIL 33
#define FM10000_MOD_SRAM_BIST_OUT_b_Refcount_PASS 34
#define FM10000_MOD_SRAM_BIST_OUT_b_Refcount_FAIL 35
#define FM10000_MOD_SRAM_BIST_OUT_b_EschedTxInfoFifo_PASS 36
#define FM10000_MOD_SRAM_BIST_OUT_b_EschedTxInfoFifo_FAIL 37
#define FM10000_MOD_SRAM_BIST_OUT_b_CmTxInfoFifo_PASS 38
#define FM10000_MOD_SRAM_BIST_OUT_b_CmTxInfoFifo_FAIL 39
#define FM10000_MOD_SRAM_BIST_OUT_b_MgmtRdFifo_PASS 40
#define FM10000_MOD_SRAM_BIST_OUT_b_MgmtRdFifo_FAIL 41

#define FM10000_MOD_SRAM_ERROR_WRITE_l_HeadStorage 0
#define FM10000_MOD_SRAM_ERROR_WRITE_h_HeadStorage 1
#define FM10000_MOD_SRAM_ERROR_WRITE_l_McVlanTable 2
#define FM10000_MOD_SRAM_ERROR_WRITE_h_McVlanTable 3
#define FM10000_MOD_SRAM_ERROR_WRITE_l_PerPortCfg1 4
#define FM10000_MOD_SRAM_ERROR_WRITE_h_PerPortCfg1 5
#define FM10000_MOD_SRAM_ERROR_WRITE_l_PerPortCfg2 6
#define FM10000_MOD_SRAM_ERROR_WRITE_h_PerPortCfg2 7
#define FM10000_MOD_SRAM_ERROR_WRITE_l_Vpri1Map  8
#define FM10000_MOD_SRAM_ERROR_WRITE_h_Vpri1Map  9
#define FM10000_MOD_SRAM_ERROR_WRITE_l_Vpri2Map  10
#define FM10000_MOD_SRAM_ERROR_WRITE_h_Vpri2Map  11
#define FM10000_MOD_SRAM_ERROR_WRITE_l_MirProfTable 12
#define FM10000_MOD_SRAM_ERROR_WRITE_h_MirProfTable 13
#define FM10000_MOD_SRAM_ERROR_WRITE_l_VtagVid1Map 14
#define FM10000_MOD_SRAM_ERROR_WRITE_h_VtagVid1Map 15
#define FM10000_MOD_SRAM_ERROR_WRITE_l_Vid2Map   16
#define FM10000_MOD_SRAM_ERROR_WRITE_h_Vid2Map   17
#define FM10000_MOD_SRAM_ERROR_WRITE_l_Ctrl2DpFifo0 18
#define FM10000_MOD_SRAM_ERROR_WRITE_h_Ctrl2DpFifo0 19
#define FM10000_MOD_SRAM_ERROR_WRITE_l_Ctrl2DpFifo1 20
#define FM10000_MOD_SRAM_ERROR_WRITE_h_Ctrl2DpFifo1 21
#define FM10000_MOD_SRAM_ERROR_WRITE_l_Ctrl2DpFifo2 22
#define FM10000_MOD_SRAM_ERROR_WRITE_h_Ctrl2DpFifo2 23
#define FM10000_MOD_SRAM_ERROR_WRITE_l_Ctrl2DpFifo3 24
#define FM10000_MOD_SRAM_ERROR_WRITE_h_Ctrl2DpFifo3 25
#define FM10000_MOD_SRAM_ERROR_WRITE_l_StatsFrameCnt0 26
#define FM10000_MOD_SRAM_ERROR_WRITE_h_StatsFrameCnt0 27
#define FM10000_MOD_SRAM_ERROR_WRITE_l_StatsFrameCnt1 28
#define FM10000_MOD_SRAM_ERROR_WRITE_h_StatsFrameCnt1 29
#define FM10000_MOD_SRAM_ERROR_WRITE_l_StatsByteCnt0 30
#define FM10000_MOD_SRAM_ERROR_WRITE_h_StatsByteCnt0 31
#define FM10000_MOD_SRAM_ERROR_WRITE_l_StatsByteCnt1 32
#define FM10000_MOD_SRAM_ERROR_WRITE_h_StatsByteCnt1 33
#define FM10000_MOD_SRAM_ERROR_WRITE_l_Refcount  34
#define FM10000_MOD_SRAM_ERROR_WRITE_h_Refcount  35
#define FM10000_MOD_SRAM_ERROR_WRITE_l_EschedTxInfoFifo 36
#define FM10000_MOD_SRAM_ERROR_WRITE_h_EschedTxInfoFifo 37
#define FM10000_MOD_SRAM_ERROR_WRITE_l_CmTxInfoFifo 38
#define FM10000_MOD_SRAM_ERROR_WRITE_h_CmTxInfoFifo 39
#define FM10000_MOD_SRAM_ERROR_WRITE_l_MgmtRdFifo 40
#define FM10000_MOD_SRAM_ERROR_WRITE_h_MgmtRdFifo 41

#define FM10000_MOD_PAUSE_SMAC_l_SMAC            0
#define FM10000_MOD_PAUSE_SMAC_h_SMAC            47

#define FM10000_MOD_ROUTER_SMAC_l_SMAC           0
#define FM10000_MOD_ROUTER_SMAC_h_SMAC           47

#define FM10000_MOD_MCAST_VLAN_TABLE_l_VID       0
#define FM10000_MOD_MCAST_VLAN_TABLE_h_VID       11
#define FM10000_MOD_MCAST_VLAN_TABLE_l_DGLORT    12
#define FM10000_MOD_MCAST_VLAN_TABLE_h_DGLORT    27
#define FM10000_MOD_MCAST_VLAN_TABLE_b_ReplaceVID 28
#define FM10000_MOD_MCAST_VLAN_TABLE_b_ReplaceDGLORT 29

#define FM10000_MOD_VLAN_TAG_VID1_MAP_l_Tag      0
#define FM10000_MOD_VLAN_TAG_VID1_MAP_h_Tag      47
#define FM10000_MOD_VLAN_TAG_VID1_MAP_l_VID      48
#define FM10000_MOD_VLAN_TAG_VID1_MAP_h_VID      59

#define FM10000_MOD_VID2_MAP_l_VID               0
#define FM10000_MOD_VID2_MAP_h_VID               11

#define FM10000_MOD_MIRROR_PROFILE_TABLE_l_GLORT 0
#define FM10000_MOD_MIRROR_PROFILE_TABLE_h_GLORT 15
#define FM10000_MOD_MIRROR_PROFILE_TABLE_b_TRUNC 16
#define FM10000_MOD_MIRROR_PROFILE_TABLE_l_VID   17
#define FM10000_MOD_MIRROR_PROFILE_TABLE_h_VID   28
#define FM10000_MOD_MIRROR_PROFILE_TABLE_l_VPRI  29
#define FM10000_MOD_MIRROR_PROFILE_TABLE_h_VPRI  32

#define FM10000_MOD_PER_PORT_CFG_1_l_LoopbackSuppressGlort 0
#define FM10000_MOD_PER_PORT_CFG_1_h_LoopbackSuppressGlort 15
#define FM10000_MOD_PER_PORT_CFG_1_l_LoopbackSuppressMask 16
#define FM10000_MOD_PER_PORT_CFG_1_h_LoopbackSuppressMask 31
#define FM10000_MOD_PER_PORT_CFG_1_l_VID2MapIndex 32
#define FM10000_MOD_PER_PORT_CFG_1_h_VID2MapIndex 33
#define FM10000_MOD_PER_PORT_CFG_1_b_EnableVLANUpdate 34

#define FM10000_MOD_PER_PORT_CFG_2_l_MirrorTruncationLen 0
#define FM10000_MOD_PER_PORT_CFG_2_h_MirrorTruncationLen 5
#define FM10000_MOD_PER_PORT_CFG_2_b_EnablePcp1Update 6
#define FM10000_MOD_PER_PORT_CFG_2_b_EnablePcp2Update 7
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableDei1Update 8
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableDei2Update 9
#define FM10000_MOD_PER_PORT_CFG_2_l_VLAN1_EType 10
#define FM10000_MOD_PER_PORT_CFG_2_h_VLAN1_EType 11
#define FM10000_MOD_PER_PORT_CFG_2_l_VLAN2_EType 12
#define FM10000_MOD_PER_PORT_CFG_2_h_VLAN2_EType 13
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableDMACRouting 14
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableSMACRouting 15
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableTTLDecrement 16
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableDSCPModification 17
#define FM10000_MOD_PER_PORT_CFG_2_b_FTAG        18
#define FM10000_MOD_PER_PORT_CFG_2_b_VID2First   19
#define FM10000_MOD_PER_PORT_CFG_2_l_VlanTagging 20
#define FM10000_MOD_PER_PORT_CFG_2_h_VlanTagging 22
#define FM10000_MOD_PER_PORT_CFG_2_l_TxPausePriEnVec 23
#define FM10000_MOD_PER_PORT_CFG_2_h_TxPausePriEnVec 30
#define FM10000_MOD_PER_PORT_CFG_2_b_TxPauseType 31
#define FM10000_MOD_PER_PORT_CFG_2_l_TxPauseValue 32
#define FM10000_MOD_PER_PORT_CFG_2_h_TxPauseValue 47
#define FM10000_MOD_PER_PORT_CFG_2_b_MinFrameSize 48

#define FM10000_MOD_VPRI1_MAP_l_VPRI_0           0
#define FM10000_MOD_VPRI1_MAP_h_VPRI_0           3
#define FM10000_MOD_VPRI1_MAP_l_VPRI_1           4
#define FM10000_MOD_VPRI1_MAP_h_VPRI_1           7
#define FM10000_MOD_VPRI1_MAP_l_VPRI_2           8
#define FM10000_MOD_VPRI1_MAP_h_VPRI_2           11
#define FM10000_MOD_VPRI1_MAP_l_VPRI_3           12
#define FM10000_MOD_VPRI1_MAP_h_VPRI_3           15
#define FM10000_MOD_VPRI1_MAP_l_VPRI_4           16
#define FM10000_MOD_VPRI1_MAP_h_VPRI_4           19
#define FM10000_MOD_VPRI1_MAP_l_VPRI_5           20
#define FM10000_MOD_VPRI1_MAP_h_VPRI_5           23
#define FM10000_MOD_VPRI1_MAP_l_VPRI_6           24
#define FM10000_MOD_VPRI1_MAP_h_VPRI_6           27
#define FM10000_MOD_VPRI1_MAP_l_VPRI_7           28
#define FM10000_MOD_VPRI1_MAP_h_VPRI_7           31
#define FM10000_MOD_VPRI1_MAP_l_VPRI_8           32
#define FM10000_MOD_VPRI1_MAP_h_VPRI_8           35
#define FM10000_MOD_VPRI1_MAP_l_VPRI_9           36
#define FM10000_MOD_VPRI1_MAP_h_VPRI_9           39
#define FM10000_MOD_VPRI1_MAP_l_VPRI_10          40
#define FM10000_MOD_VPRI1_MAP_h_VPRI_10          43
#define FM10000_MOD_VPRI1_MAP_l_VPRI_11          44
#define FM10000_MOD_VPRI1_MAP_h_VPRI_11          47
#define FM10000_MOD_VPRI1_MAP_l_VPRI_12          48
#define FM10000_MOD_VPRI1_MAP_h_VPRI_12          51
#define FM10000_MOD_VPRI1_MAP_l_VPRI_13          52
#define FM10000_MOD_VPRI1_MAP_h_VPRI_13          55
#define FM10000_MOD_VPRI1_MAP_l_VPRI_14          56
#define FM10000_MOD_VPRI1_MAP_h_VPRI_14          59
#define FM10000_MOD_VPRI1_MAP_l_VPRI_15          60
#define FM10000_MOD_VPRI1_MAP_h_VPRI_15          63
#define FM10000_MOD_VPRI1_MAP_l_VPRI             0
#define FM10000_MOD_VPRI1_MAP_h_VPRI             63
#define FM10000_MOD_VPRI1_MAP_s_VPRI             4

#define FM10000_MOD_VPRI2_MAP_l_VPRI_0           0
#define FM10000_MOD_VPRI2_MAP_h_VPRI_0           3
#define FM10000_MOD_VPRI2_MAP_l_VPRI_1           4
#define FM10000_MOD_VPRI2_MAP_h_VPRI_1           7
#define FM10000_MOD_VPRI2_MAP_l_VPRI_2           8
#define FM10000_MOD_VPRI2_MAP_h_VPRI_2           11
#define FM10000_MOD_VPRI2_MAP_l_VPRI_3           12
#define FM10000_MOD_VPRI2_MAP_h_VPRI_3           15
#define FM10000_MOD_VPRI2_MAP_l_VPRI_4           16
#define FM10000_MOD_VPRI2_MAP_h_VPRI_4           19
#define FM10000_MOD_VPRI2_MAP_l_VPRI_5           20
#define FM10000_MOD_VPRI2_MAP_h_VPRI_5           23
#define FM10000_MOD_VPRI2_MAP_l_VPRI_6           24
#define FM10000_MOD_VPRI2_MAP_h_VPRI_6           27
#define FM10000_MOD_VPRI2_MAP_l_VPRI_7           28
#define FM10000_MOD_VPRI2_MAP_h_VPRI_7           31
#define FM10000_MOD_VPRI2_MAP_l_VPRI_8           32
#define FM10000_MOD_VPRI2_MAP_h_VPRI_8           35
#define FM10000_MOD_VPRI2_MAP_l_VPRI_9           36
#define FM10000_MOD_VPRI2_MAP_h_VPRI_9           39
#define FM10000_MOD_VPRI2_MAP_l_VPRI_10          40
#define FM10000_MOD_VPRI2_MAP_h_VPRI_10          43
#define FM10000_MOD_VPRI2_MAP_l_VPRI_11          44
#define FM10000_MOD_VPRI2_MAP_h_VPRI_11          47
#define FM10000_MOD_VPRI2_MAP_l_VPRI_12          48
#define FM10000_MOD_VPRI2_MAP_h_VPRI_12          51
#define FM10000_MOD_VPRI2_MAP_l_VPRI_13          52
#define FM10000_MOD_VPRI2_MAP_h_VPRI_13          55
#define FM10000_MOD_VPRI2_MAP_l_VPRI_14          56
#define FM10000_MOD_VPRI2_MAP_h_VPRI_14          59
#define FM10000_MOD_VPRI2_MAP_l_VPRI_15          60
#define FM10000_MOD_VPRI2_MAP_h_VPRI_15          63
#define FM10000_MOD_VPRI2_MAP_l_VPRI             0
#define FM10000_MOD_VPRI2_MAP_h_VPRI             63
#define FM10000_MOD_VPRI2_MAP_s_VPRI             4

#define FM10000_MOD_VLAN_ETYPE_l_TagType         0
#define FM10000_MOD_VLAN_ETYPE_h_TagType         15

#define FM10000_MOD_STATS_CFG_b_EnableGroup7     0
#define FM10000_MOD_STATS_CFG_b_EnableGroup8     1

#define FM10000_MOD_STATS_BANK_FRAME_l_FrameCounter 0
#define FM10000_MOD_STATS_BANK_FRAME_h_FrameCounter 47

#define FM10000_MOD_STATS_BANK_BYTE_l_ByteCounter 0
#define FM10000_MOD_STATS_BANK_BYTE_h_ByteCounter 55

#define FM10000_MOD_SAVED_HDR_l_TxDisp           0
#define FM10000_MOD_SAVED_HDR_h_TxDisp           3
#define FM10000_MOD_SAVED_HDR_l_EgressInfo       4
#define FM10000_MOD_SAVED_HDR_h_EgressInfo       5
#define FM10000_MOD_SAVED_HDR_b_Trunc            6
#define FM10000_MOD_SAVED_HDR_b_TxDrop           7
#define FM10000_MOD_SAVED_HDR_l_Refcount         8
#define FM10000_MOD_SAVED_HDR_h_Refcount         13
#define FM10000_MOD_SAVED_HDR_b_TxFree           14
#define FM10000_MOD_SAVED_HDR_b_Epoch            15
#define FM10000_MOD_SAVED_HDR_l_SMP              16
#define FM10000_MOD_SAVED_HDR_h_SMP              18
#define FM10000_MOD_SAVED_HDR_l_TC               19
#define FM10000_MOD_SAVED_HDR_h_TC               21
#define FM10000_MOD_SAVED_HDR_l_SYSPRI           22
#define FM10000_MOD_SAVED_HDR_h_SYSPRI           25

#define FM10000_MOD_STATS_PER_PORT_LEN_l_Length  0
#define FM10000_MOD_STATS_PER_PORT_LEN_h_Length  13

#define FM10000_MOD_REFCOUNT_l_Data              0
#define FM10000_MOD_REFCOUNT_h_Data              5

#define FM10000_MOD_HEAD_STORAGE_l_Data          0
#define FM10000_MOD_HEAD_STORAGE_h_Data          169

#define FM10000_SCHED_TXQ_PLINK_STATE_l_Plink33_0 0
#define FM10000_SCHED_TXQ_PLINK_STATE_h_Plink33_0 33
#define FM10000_SCHED_TXQ_PLINK_STATE_l_RsvLo    34
#define FM10000_SCHED_TXQ_PLINK_STATE_h_RsvLo    63
#define FM10000_SCHED_TXQ_PLINK_STATE_l_Plink67_34 64
#define FM10000_SCHED_TXQ_PLINK_STATE_h_Plink67_34 97
#define FM10000_SCHED_TXQ_PLINK_STATE_l_RsvHi    98
#define FM10000_SCHED_TXQ_PLINK_STATE_h_RsvHi    127

#define FM10000_SCHED_RX_SCHEDULE_l_PhysPort     0
#define FM10000_SCHED_RX_SCHEDULE_h_PhysPort     7
#define FM10000_SCHED_RX_SCHEDULE_l_Port         8
#define FM10000_SCHED_RX_SCHEDULE_h_Port         13
#define FM10000_SCHED_RX_SCHEDULE_b_Quad         14
#define FM10000_SCHED_RX_SCHEDULE_b_Color        15
#define FM10000_SCHED_RX_SCHEDULE_b_Idle         16

#define FM10000_SCHED_TX_SCHEDULE_l_PhysPort     0
#define FM10000_SCHED_TX_SCHEDULE_h_PhysPort     7
#define FM10000_SCHED_TX_SCHEDULE_l_Port         8
#define FM10000_SCHED_TX_SCHEDULE_h_Port         13
#define FM10000_SCHED_TX_SCHEDULE_b_Quad         14
#define FM10000_SCHED_TX_SCHEDULE_b_Color        15
#define FM10000_SCHED_TX_SCHEDULE_b_Idle         16

#define FM10000_SCHED_SCHEDULE_CTRL_b_RxEnable   0
#define FM10000_SCHED_SCHEDULE_CTRL_b_RxPage     1
#define FM10000_SCHED_SCHEDULE_CTRL_l_RxMaxIndex 2
#define FM10000_SCHED_SCHEDULE_CTRL_h_RxMaxIndex 10
#define FM10000_SCHED_SCHEDULE_CTRL_b_TxEnable   11
#define FM10000_SCHED_SCHEDULE_CTRL_b_TxPage     12
#define FM10000_SCHED_SCHEDULE_CTRL_l_TxMaxIndex 13
#define FM10000_SCHED_SCHEDULE_CTRL_h_TxMaxIndex 21

#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_CErr_0  4
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_CErr_1  5
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_UErr_0  6
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_UErr_1  7
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_BistDonePass_0 8
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_BistDonePass_1 9
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_BistDoneFail_0 10
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_BistDoneFail_1 11
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_ErrWrite 0
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_ErrWrite 3
#define FM10000_SCHED_CONFIG_SRAM_CTRL_s_ErrWrite 2
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_CErr    4
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_CErr    5
#define FM10000_SCHED_CONFIG_SRAM_CTRL_s_CErr    1
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_UErr    6
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_UErr    7
#define FM10000_SCHED_CONFIG_SRAM_CTRL_s_UErr    1
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_BistDonePass 8
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_BistDonePass 9
#define FM10000_SCHED_CONFIG_SRAM_CTRL_s_BistDonePass 1
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_BistDoneFail 10
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_BistDoneFail 11
#define FM10000_SCHED_CONFIG_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_SCHED_SCHEDULE_DEBUG_b_RxEnabled 0
#define FM10000_SCHED_SCHEDULE_DEBUG_b_RxCurPage 1
#define FM10000_SCHED_SCHEDULE_DEBUG_l_RxCurIndex 2
#define FM10000_SCHED_SCHEDULE_DEBUG_h_RxCurIndex 10
#define FM10000_SCHED_SCHEDULE_DEBUG_b_TxEnabled 11
#define FM10000_SCHED_SCHEDULE_DEBUG_b_TxCurPage 12
#define FM10000_SCHED_SCHEDULE_DEBUG_l_TxCurIndex 13
#define FM10000_SCHED_SCHEDULE_DEBUG_h_TxCurIndex 21

#define FM10000_SCHED_SSCHED_RX_PERPORT_l_Next   0
#define FM10000_SCHED_SSCHED_RX_PERPORT_h_Next   15

#define FM10000_SCHED_SSCHED_TX_PERPORT_l_TxAddr 0
#define FM10000_SCHED_SSCHED_TX_PERPORT_h_TxAddr 15
#define FM10000_SCHED_SSCHED_TX_PERPORT_l_RxPort 16
#define FM10000_SCHED_SSCHED_TX_PERPORT_h_RxPort 21
#define FM10000_SCHED_SSCHED_TX_PERPORT_b_Sof    22
#define FM10000_SCHED_SSCHED_TX_PERPORT_b_Active 23

#define FM10000_SCHED_SSCHED_MODIFY_PF_b_Refcnt  0
#define FM10000_SCHED_SSCHED_MODIFY_PF_b_IsPause 1
#define FM10000_SCHED_SSCHED_MODIFY_PF_b_IsTimeout 2
#define FM10000_SCHED_SSCHED_MODIFY_PF_l_PauseTcXoff 3
#define FM10000_SCHED_SSCHED_MODIFY_PF_h_PauseTcXoff 10
#define FM10000_SCHED_SSCHED_MODIFY_PF_l_MirType 11
#define FM10000_SCHED_SSCHED_MODIFY_PF_h_MirType 12
#define FM10000_SCHED_SSCHED_MODIFY_PF_l_McastPtr 13
#define FM10000_SCHED_SSCHED_MODIFY_PF_h_McastPtr 27
#define FM10000_SCHED_SSCHED_MODIFY_PF_b_TxFree  28
#define FM10000_SCHED_SSCHED_MODIFY_PF_b_DrrPhase 29
#define FM10000_SCHED_SSCHED_MODIFY_PF_l_Tc      30
#define FM10000_SCHED_SSCHED_MODIFY_PF_h_Tc      32

#define FM10000_SCHED_SSCHED_LINK_STORAGE_l_Next 0
#define FM10000_SCHED_SSCHED_LINK_STORAGE_h_Next 15
#define FM10000_SCHED_SSCHED_LINK_STORAGE_l_Length 16
#define FM10000_SCHED_SSCHED_LINK_STORAGE_h_Length 23
#define FM10000_SCHED_SSCHED_LINK_STORAGE_b_Eof  24
#define FM10000_SCHED_SSCHED_LINK_STORAGE_l_Err  25
#define FM10000_SCHED_SSCHED_LINK_STORAGE_h_Err  26

#define FM10000_SCHED_SSCHED_LOCK_PERPORT_l_Addr 0
#define FM10000_SCHED_SSCHED_LOCK_PERPORT_h_Addr 15
#define FM10000_SCHED_SSCHED_LOCK_PERPORT_b_Valid 16

#define FM10000_SCHED_SSCHED_RDY_CNT_l_Port0Cnt  0
#define FM10000_SCHED_SSCHED_RDY_CNT_h_Port0Cnt  4
#define FM10000_SCHED_SSCHED_RDY_CNT_l_Port1Cnt  5
#define FM10000_SCHED_SSCHED_RDY_CNT_h_Port1Cnt  9
#define FM10000_SCHED_SSCHED_RDY_CNT_l_Port2Cnt  10
#define FM10000_SCHED_SSCHED_RDY_CNT_h_Port2Cnt  14
#define FM10000_SCHED_SSCHED_RDY_CNT_l_Port3Cnt  15
#define FM10000_SCHED_SSCHED_RDY_CNT_h_Port3Cnt  19

#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_CErr_0  8
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_CErr_1  9
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_CErr_2  10
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_CErr_3  11
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_UErr_0  12
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_UErr_1  13
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_UErr_2  14
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_UErr_3  15
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDonePass_0 16
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDonePass_1 17
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDonePass_2 18
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDonePass_3 19
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDoneFail_0 20
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDoneFail_1 21
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDoneFail_2 22
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDoneFail_3 23
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite 0
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite 7
#define FM10000_SCHED_SSCHED_SRAM_CTRL_s_ErrWrite 2
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_CErr    8
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_CErr    11
#define FM10000_SCHED_SSCHED_SRAM_CTRL_s_CErr    1
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_UErr    12
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_UErr    15
#define FM10000_SCHED_SSCHED_SRAM_CTRL_s_UErr    1
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_BistDonePass 16
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_BistDonePass 19
#define FM10000_SCHED_SSCHED_SRAM_CTRL_s_BistDonePass 1
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_BistDoneFail 20
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_BistDoneFail 23
#define FM10000_SCHED_SSCHED_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_SCHED_ESCHED_CFG_1_l_PrioritySetBoundary 0
#define FM10000_SCHED_ESCHED_CFG_1_h_PrioritySetBoundary 7
#define FM10000_SCHED_ESCHED_CFG_1_l_TcGroupBoundary 8
#define FM10000_SCHED_ESCHED_CFG_1_h_TcGroupBoundary 15

#define FM10000_SCHED_ESCHED_CFG_2_l_StrictPriority 0
#define FM10000_SCHED_ESCHED_CFG_2_h_StrictPriority 7
#define FM10000_SCHED_ESCHED_CFG_2_l_TcEnable    8
#define FM10000_SCHED_ESCHED_CFG_2_h_TcEnable    15

#define FM10000_SCHED_ESCHED_CFG_3_l_TcInnerPriority 0
#define FM10000_SCHED_ESCHED_CFG_3_h_TcInnerPriority 7

#define FM10000_SCHED_ESCHED_DC_l_Flags          0
#define FM10000_SCHED_ESCHED_DC_h_Flags          7
#define FM10000_SCHED_ESCHED_DC_b_Phase          8

#define FM10000_SCHED_ESCHED_UB_l_UbVec          0
#define FM10000_SCHED_ESCHED_UB_h_UbVec          7

#define FM10000_SCHED_ESCHED_PTR_l_TcPtr         0
#define FM10000_SCHED_ESCHED_PTR_h_TcPtr         2
#define FM10000_SCHED_ESCHED_PTR_b_Phase         3

#define FM10000_SCHED_ESCHED_PAUSE_l_TcXoff      0
#define FM10000_SCHED_ESCHED_PAUSE_h_TcXoff      7

#define FM10000_SCHED_MGMT_TIMER_ESCHED_l_Timer  0
#define FM10000_SCHED_MGMT_TIMER_ESCHED_h_Timer  15
#define FM10000_SCHED_MGMT_TIMER_ESCHED_l_TimerMax 16
#define FM10000_SCHED_MGMT_TIMER_ESCHED_h_TimerMax 31

#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_0  14
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_1  15
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_2  16
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_3  17
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_4  18
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_5  19
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_6  20
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_0  21
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_1  22
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_2  23
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_3  24
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_4  25
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_5  26
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_6  27
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite 0
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite 13
#define FM10000_SCHED_ESCHED_SRAM_CTRL_s_ErrWrite 2
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_CErr    14
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_CErr    20
#define FM10000_SCHED_ESCHED_SRAM_CTRL_s_CErr    1
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_UErr    21
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_UErr    27
#define FM10000_SCHED_ESCHED_SRAM_CTRL_s_UErr    1
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_BistDonePass 28
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_BistDonePass 34
#define FM10000_SCHED_ESCHED_SRAM_CTRL_s_BistDonePass 1
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_BistDoneFail 35
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_BistDoneFail 41
#define FM10000_SCHED_ESCHED_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_SCHED_FREELIST_INIT_l_Address    0
#define FM10000_SCHED_FREELIST_INIT_h_Address    15

#define FM10000_SCHED_FREELIST_ALLOC_b_Empty     0
#define FM10000_SCHED_FREELIST_ALLOC_b_Busy      1
#define FM10000_SCHED_FREELIST_ALLOC_l_Address   2
#define FM10000_SCHED_FREELIST_ALLOC_h_Address   17

#define FM10000_SCHED_FREELIST_SRAM_CTRL_l_ErrWrite 0
#define FM10000_SCHED_FREELIST_SRAM_CTRL_h_ErrWrite 1
#define FM10000_SCHED_FREELIST_SRAM_CTRL_b_CErr  2
#define FM10000_SCHED_FREELIST_SRAM_CTRL_b_UErr  3
#define FM10000_SCHED_FREELIST_SRAM_CTRL_b_BistDonePass 4
#define FM10000_SCHED_FREELIST_SRAM_CTRL_b_BistDoneFail 5

#define FM10000_SCHED_MONITOR_DRR_Q_PERQ_l_q     0
#define FM10000_SCHED_MONITOR_DRR_Q_PERQ_h_q     23

#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_l_zeroLength 0
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_h_zeroLength 7
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_l_groupBoundary 8
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_h_groupBoundary 15
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_l_ifgPenalty 16
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_h_ifgPenalty 23

#define FM10000_SCHED_MONITOR_DRR_DC_PERQ_l_dc   0
#define FM10000_SCHED_MONITOR_DRR_DC_PERQ_h_dc   23

#define FM10000_SCHED_MONITOR_PEP_PERPORT_l_pending_n 0
#define FM10000_SCHED_MONITOR_PEP_PERPORT_h_pending_n 7
#define FM10000_SCHED_MONITOR_PEP_PERPORT_l_eligible_n 8
#define FM10000_SCHED_MONITOR_PEP_PERPORT_h_eligible_n 15
#define FM10000_SCHED_MONITOR_PEP_PERPORT_b_phase 16

#define FM10000_SCHED_MGMT_TIMER_MONITOR_l_Timer 0
#define FM10000_SCHED_MGMT_TIMER_MONITOR_h_Timer 15
#define FM10000_SCHED_MGMT_TIMER_MONITOR_l_TimerMax 16
#define FM10000_SCHED_MGMT_TIMER_MONITOR_h_TimerMax 31

#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_CErr_0 8
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_CErr_1 9
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_CErr_2 10
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_CErr_3 11
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_UErr_0 12
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_UErr_1 13
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_UErr_2 14
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_UErr_3 15
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDonePass_0 16
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDonePass_1 17
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDonePass_2 18
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDonePass_3 19
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDoneFail_0 20
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDoneFail_1 21
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDoneFail_2 22
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDoneFail_3 23
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite 0
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite 7
#define FM10000_SCHED_MONITOR_SRAM_CTRL_s_ErrWrite 2
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_CErr   8
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_CErr   11
#define FM10000_SCHED_MONITOR_SRAM_CTRL_s_CErr   1
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_UErr   12
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_UErr   15
#define FM10000_SCHED_MONITOR_SRAM_CTRL_s_UErr   1
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_BistDonePass 16
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_BistDonePass 19
#define FM10000_SCHED_MONITOR_SRAM_CTRL_s_BistDonePass 1
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_BistDoneFail 20
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_BistDoneFail 23
#define FM10000_SCHED_MONITOR_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_SCHED_MCAST_LEN_TABLE_l_L3_McastIdx 0
#define FM10000_SCHED_MCAST_LEN_TABLE_h_L3_McastIdx 14
#define FM10000_SCHED_MCAST_LEN_TABLE_l_L3_Repcnt 15
#define FM10000_SCHED_MCAST_LEN_TABLE_h_L3_Repcnt 26

#define FM10000_SCHED_MCAST_DEST_TABLE_l_PortMask 0
#define FM10000_SCHED_MCAST_DEST_TABLE_h_PortMask 47
#define FM10000_SCHED_MCAST_DEST_TABLE_l_LenTableIdx 48
#define FM10000_SCHED_MCAST_DEST_TABLE_h_LenTableIdx 61

#define FM10000_SCHED_MCAST_LIMITED_SKEW_MULTICAST_l_McastTcSkew 0
#define FM10000_SCHED_MCAST_LIMITED_SKEW_MULTICAST_h_McastTcSkew 7

#define FM10000_SCHED_RXQ_DATA_l_L2_Count        0
#define FM10000_SCHED_RXQ_DATA_h_L2_Count        5
#define FM10000_SCHED_RXQ_DATA_l_DmaskIdx        6
#define FM10000_SCHED_RXQ_DATA_h_DmaskIdx        17
#define FM10000_SCHED_RXQ_DATA_l_Addr            18
#define FM10000_SCHED_RXQ_DATA_h_Addr            33
#define FM10000_SCHED_RXQ_DATA_l_FnmaskLo        34
#define FM10000_SCHED_RXQ_DATA_h_FnmaskLo        50
#define FM10000_SCHED_RXQ_DATA_l_RsvLo           51
#define FM10000_SCHED_RXQ_DATA_h_RsvLo           63
#define FM10000_SCHED_RXQ_DATA_l_FnmaskHi        64
#define FM10000_SCHED_RXQ_DATA_h_FnmaskHi        94
#define FM10000_SCHED_RXQ_DATA_l_RxTime          95
#define FM10000_SCHED_RXQ_DATA_h_RxTime          96
#define FM10000_SCHED_RXQ_DATA_l_Mirror0_Port    97
#define FM10000_SCHED_RXQ_DATA_h_Mirror0_Port    102
#define FM10000_SCHED_RXQ_DATA_l_Mirror1_Port    103
#define FM10000_SCHED_RXQ_DATA_h_Mirror1_Port    108
#define FM10000_SCHED_RXQ_DATA_l_RxPort          109
#define FM10000_SCHED_RXQ_DATA_h_RxPort          114

#define FM10000_SCHED_RXQ_LINK_l_Page            0
#define FM10000_SCHED_RXQ_LINK_h_Page            9

#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_HeadPage 0
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_HeadPage 9
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_TailPage 10
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_TailPage 19
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_HeadIdx 20
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_HeadIdx 24
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_TailIdx 25
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_TailIdx 29
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_NextPage 30
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_NextPage 39

#define FM10000_SCHED_RXQ_FREELIST_INIT_l_Address 0
#define FM10000_SCHED_RXQ_FREELIST_INIT_h_Address 9

#define FM10000_SCHED_RXQ_FREELIST_ALLOC_b_Empty 0
#define FM10000_SCHED_RXQ_FREELIST_ALLOC_b_Busy  1
#define FM10000_SCHED_RXQ_FREELIST_ALLOC_l_Address 2
#define FM10000_SCHED_RXQ_FREELIST_ALLOC_h_Address 11

#define FM10000_SCHED_MGMT_TIMER_RXQ_l_Timer     0
#define FM10000_SCHED_MGMT_TIMER_RXQ_h_Timer     15
#define FM10000_SCHED_MGMT_TIMER_RXQ_l_TimerMax  16
#define FM10000_SCHED_MGMT_TIMER_RXQ_h_TimerMax  31

#define FM10000_SCHED_MGMT_TIMER_LG_l_Timer      0
#define FM10000_SCHED_MGMT_TIMER_LG_h_Timer      15
#define FM10000_SCHED_MGMT_TIMER_LG_l_TimerMax   16
#define FM10000_SCHED_MGMT_TIMER_LG_h_TimerMax   31

#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_0     14
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_1     15
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_2     16
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_3     17
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_4     18
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_5     19
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_6     20
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_0     21
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_1     22
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_2     23
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_3     24
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_4     25
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_5     26
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_6     27
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite   0
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite   13
#define FM10000_SCHED_RXQ_SRAM_CTRL_s_ErrWrite   2
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_CErr       14
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_CErr       20
#define FM10000_SCHED_RXQ_SRAM_CTRL_s_CErr       1
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_UErr       21
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_UErr       27
#define FM10000_SCHED_RXQ_SRAM_CTRL_s_UErr       1
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_BistDonePass 28
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_BistDonePass 34
#define FM10000_SCHED_RXQ_SRAM_CTRL_s_BistDonePass 1
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_BistDoneFail 35
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_BistDoneFail 41
#define FM10000_SCHED_RXQ_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_SCHED_TXQ_TAIL0_PERQ_l_Tail      0
#define FM10000_SCHED_TXQ_TAIL0_PERQ_h_Tail      15

#define FM10000_SCHED_TXQ_TAIL1_PERQ_l_Tail      0
#define FM10000_SCHED_TXQ_TAIL1_PERQ_h_Tail      15

#define FM10000_SCHED_TXQ_HEAD_PERQ_l_Head       0
#define FM10000_SCHED_TXQ_HEAD_PERQ_h_Head       15

#define FM10000_SCHED_TXQ_REP_PERQ_l_Rep         0
#define FM10000_SCHED_TXQ_REP_PERQ_h_Rep         15

#define FM10000_SCHED_TXQ_TIME_PERPORT_l_RxTime  0
#define FM10000_SCHED_TXQ_TIME_PERPORT_h_RxTime  15

#define FM10000_SCHED_TXQ_RDY_PERPORT_l_Ready    0
#define FM10000_SCHED_TXQ_RDY_PERPORT_h_Ready    7

#define FM10000_SCHED_TXQ_RXTIME_STATE_l_RxTime  0
#define FM10000_SCHED_TXQ_RXTIME_STATE_h_RxTime  11

#define FM10000_SCHED_TXQ_FREELIST_INIT_l_Address 0
#define FM10000_SCHED_TXQ_FREELIST_INIT_h_Address 15

#define FM10000_SCHED_TXQ_FREELIST_ALLOC_b_Empty 0
#define FM10000_SCHED_TXQ_FREELIST_ALLOC_b_Busy  1
#define FM10000_SCHED_TXQ_FREELIST_ALLOC_l_Address 2
#define FM10000_SCHED_TXQ_FREELIST_ALLOC_h_Address 17

#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_0     14
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_1     15
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_2     16
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_3     17
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_4     18
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_5     19
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_6     20
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_0     21
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_1     22
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_2     23
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_3     24
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_4     25
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_5     26
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_6     27
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite   0
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite   13
#define FM10000_SCHED_TXQ_SRAM_CTRL_s_ErrWrite   2
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_CErr       14
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_CErr       20
#define FM10000_SCHED_TXQ_SRAM_CTRL_s_CErr       1
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_UErr       21
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_UErr       27
#define FM10000_SCHED_TXQ_SRAM_CTRL_s_UErr       1
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_BistDonePass 28
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_BistDonePass 34
#define FM10000_SCHED_TXQ_SRAM_CTRL_s_BistDonePass 1
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_BistDoneFail 35
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_BistDoneFail 41
#define FM10000_SCHED_TXQ_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_0    14
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_1    15
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_2    16
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_3    17
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_4    18
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_5    19
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_6    20
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_0    21
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_1    22
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_2    23
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_3    24
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_4    25
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_5    26
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_6    27
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite  0
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite  13
#define FM10000_SCHED_FIFO_SRAM_CTRL_s_ErrWrite  2
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_CErr      14
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_CErr      20
#define FM10000_SCHED_FIFO_SRAM_CTRL_s_CErr      1
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_UErr      21
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_UErr      27
#define FM10000_SCHED_FIFO_SRAM_CTRL_s_UErr      1
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_BistDonePass 28
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_BistDonePass 34
#define FM10000_SCHED_FIFO_SRAM_CTRL_s_BistDonePass 1
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_BistDoneFail 35
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_BistDoneFail 41
#define FM10000_SCHED_FIFO_SRAM_CTRL_s_BistDoneFail 1

#define FM10000_SCHED_IP_l_SchedConfigSramErr    0
#define FM10000_SCHED_IP_h_SchedConfigSramErr    1
#define FM10000_SCHED_IP_l_FreelistSramErr       2
#define FM10000_SCHED_IP_h_FreelistSramErr       3
#define FM10000_SCHED_IP_l_SschedSramErr         4
#define FM10000_SCHED_IP_h_SschedSramErr         5
#define FM10000_SCHED_IP_l_MonitorSramErr        6
#define FM10000_SCHED_IP_h_MonitorSramErr        7
#define FM10000_SCHED_IP_l_EschedSramErr         8
#define FM10000_SCHED_IP_h_EschedSramErr         9
#define FM10000_SCHED_IP_l_TxqSramErr            10
#define FM10000_SCHED_IP_h_TxqSramErr            11
#define FM10000_SCHED_IP_l_RxqMcastSramErr       12
#define FM10000_SCHED_IP_h_RxqMcastSramErr       13
#define FM10000_SCHED_IP_l_FifoSramErr           14
#define FM10000_SCHED_IP_h_FifoSramErr           15
#define FM10000_SCHED_IP_b_RxPortSpacing         16
#define FM10000_SCHED_IP_b_TxPortSpacing         17
#define FM10000_SCHED_IP_b_RxPortRange           18
#define FM10000_SCHED_IP_b_TxPortRange           19
#define FM10000_SCHED_IP_b_RxPerformance         20
#define FM10000_SCHED_IP_b_TxPerformance         21
#define FM10000_SCHED_IP_b_OutOfMemory           22
#define FM10000_SCHED_IP_b_RxFlowcPortFifo       23
#define FM10000_SCHED_IP_b_RxFlowcScheduleFc     24
#define FM10000_SCHED_IP_b_RxFlowcScheduleRx     25
#define FM10000_SCHED_IP_b_RxFlowcArrayCtrl      26
#define FM10000_SCHED_IP_b_RxFlowcTailInfo       27
#define FM10000_SCHED_IP_b_TxFlowcPortFifo       28
#define FM10000_SCHED_IP_b_TxFlowcArrayCtrl      29
#define FM10000_SCHED_IP_b_TxFlowcModifyCtrl     30
#define FM10000_SCHED_IP_b_TxFlowcEgressCtrl     31

#define FM10000_SCHED_IM_l_SchedConfigSramErr    0
#define FM10000_SCHED_IM_h_SchedConfigSramErr    1
#define FM10000_SCHED_IM_l_FreelistSramErr       2
#define FM10000_SCHED_IM_h_FreelistSramErr       3
#define FM10000_SCHED_IM_l_SschedSramErr         4
#define FM10000_SCHED_IM_h_SschedSramErr         5
#define FM10000_SCHED_IM_l_MonitorSramErr        6
#define FM10000_SCHED_IM_h_MonitorSramErr        7
#define FM10000_SCHED_IM_l_EschedSramErr         8
#define FM10000_SCHED_IM_h_EschedSramErr         9
#define FM10000_SCHED_IM_l_TxqSramErr            10
#define FM10000_SCHED_IM_h_TxqSramErr            11
#define FM10000_SCHED_IM_l_RxqMcastSramErr       12
#define FM10000_SCHED_IM_h_RxqMcastSramErr       13
#define FM10000_SCHED_IM_l_FifoSramErr           14
#define FM10000_SCHED_IM_h_FifoSramErr           15
#define FM10000_SCHED_IM_b_RxPortSpacing         16
#define FM10000_SCHED_IM_b_TxPortSpacing         17
#define FM10000_SCHED_IM_b_RxPortRange           18
#define FM10000_SCHED_IM_b_TxPortRange           19
#define FM10000_SCHED_IM_b_RxPerformance         20
#define FM10000_SCHED_IM_b_TxPerformance         21
#define FM10000_SCHED_IM_b_OutOfMemory           22
#define FM10000_SCHED_IM_b_RxFlowcPortFifo       23
#define FM10000_SCHED_IM_b_RxFlowcScheduleFc     24
#define FM10000_SCHED_IM_b_RxFlowcScheduleRx     25
#define FM10000_SCHED_IM_b_RxFlowcArrayCtrl      26
#define FM10000_SCHED_IM_b_RxFlowcTailInfo       27
#define FM10000_SCHED_IM_b_TxFlowcPortFifo       28
#define FM10000_SCHED_IM_b_TxFlowcArrayCtrl      29
#define FM10000_SCHED_IM_b_TxFlowcModifyCtrl     30
#define FM10000_SCHED_IM_b_TxFlowcEgressCtrl     31

#define FM10000_SCHED_RX_LATENCY_l_MinRxFifoLevel 0
#define FM10000_SCHED_RX_LATENCY_h_MinRxFifoLevel 7
#define FM10000_SCHED_RX_LATENCY_l_MaxRxFifoLevel 8
#define FM10000_SCHED_RX_LATENCY_h_MaxRxFifoLevel 15
#define FM10000_SCHED_RX_LATENCY_l_CurRxFifoLevel 16
#define FM10000_SCHED_RX_LATENCY_h_CurRxFifoLevel 23
#define FM10000_SCHED_RX_LATENCY_l_InterlockDelay 24
#define FM10000_SCHED_RX_LATENCY_h_InterlockDelay 25
#define FM10000_SCHED_RX_LATENCY_b_AlignArrayCtrlBubbles 26
#define FM10000_SCHED_RX_LATENCY_b_BackpressureOnOom 27

#define FM10000_SCHED_DEBUG_CDC_MON_CTRL_b_CntMode 0

#define FM10000_SCHED_DEBUG_CDC_MON_CYC_l_Cycles 0
#define FM10000_SCHED_DEBUG_CDC_MON_CYC_h_Cycles 47

#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_SSCHED_CTRL_A2S_DATA_h_Data 13

#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_RX_FREE_PTR_A2S_DATA_h_Data 15

#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_TX_FREE_PTR_A2S_DATA_h_Data 15

#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_FORWARD_RXQ_A2S_DATA_h_Data 104

#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_UPDATE_TIME_A2S_DATA_h_Data 1

#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_PAUSE_CTRL_A2S_DATA_h_Data 29

#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_ESCHED_TX_INFO_A2S_DATA_h_Data 19

#define FM10000_SCHED_DEBUG_TX_READY_A2S_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_TX_READY_A2S_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_TX_READY_A2S_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_TX_READY_A2S_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_TX_READY_A2S_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_TX_READY_A2S_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_TX_READY_A2S_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_TX_READY_A2S_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_TX_READY_A2S_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_TX_READY_A2S_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_TX_READY_A2S_DATA_h_Data 1

#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_SCHEDULE_FC_S2A_DATA_h_Data 7

#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_SCHEDULE_RX_S2A_DATA_h_Data 7

#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_TAIL_INFO_S2A_DATA_h_Data 33

#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_ARRAY_CTRL_S2A_DATA_h_Data 43

#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_MODIFY_CTRL_S2A_DATA_h_Data 72

#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CFG_l_Mode 0
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CFG_h_Mode 1
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_DATA_l_Data 0
#define FM10000_SCHED_DEBUG_EGRESS_CTRL_S2A_DATA_h_Data 9

#define FM10000_SCHED_DEBUG_INTR_S2A_CFG_l_Mode  0
#define FM10000_SCHED_DEBUG_INTR_S2A_CFG_h_Mode  1
#define FM10000_SCHED_DEBUG_INTR_S2A_CFG_b_VeMuxSel 2
#define FM10000_SCHED_DEBUG_INTR_S2A_CFG_l_CntCase 3
#define FM10000_SCHED_DEBUG_INTR_S2A_CFG_h_CntCase 5

#define FM10000_SCHED_DEBUG_INTR_S2A_TOKS_l_NTokens 0
#define FM10000_SCHED_DEBUG_INTR_S2A_TOKS_h_NTokens 23

#define FM10000_SCHED_DEBUG_INTR_S2A_CNTR_l_Count 0
#define FM10000_SCHED_DEBUG_INTR_S2A_CNTR_h_Count 47

#define FM10000_SCHED_DEBUG_INTR_S2A_DATA_b_Data 0


/*** Register Structure fields ***/
#define FM10000_TE_KEY_MASK_WIDTH                1
#define FM10000_TE_KEY_MASK_b_KeyID              0
#define FM10000_TE_KEY_MASK_b_KeyVNI             1
#define FM10000_TE_KEY_MASK_b_KeyDMAC            2
#define FM10000_TE_KEY_MASK_b_KeySMAC            3
#define FM10000_TE_KEY_MASK_b_KeyVID             4
#define FM10000_TE_KEY_MASK_b_KeyIPv6            5
#define FM10000_TE_KEY_MASK_b_KeyDIP             6
#define FM10000_TE_KEY_MASK_b_KeySIP             7
#define FM10000_TE_KEY_MASK_b_KeyL4SRC           8
#define FM10000_TE_KEY_MASK_b_KeyL4DST           9
#define FM10000_TE_KEY_MASK_b_KeyPROT            10
#define FM10000_TE_KEY_MASK_l_KeyExtra           11
#define FM10000_TE_KEY_MASK_h_KeyExtra           13
#define FM10000_TE_KEY_MASK_b_isProtocolUDP      14
#define FM10000_TE_KEY_MASK_b_isProtocolTCP      15

#define FM10000_TE_ENCAP_FLOW_DATA_MASK_WIDTH    1
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_VNI    0
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_CounterPtr 1
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_InnerDMAC 2
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_InnerSMAC 3
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_InnerVID 4
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_IsIPv6 5
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_InnerDIP 6
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_InnerSIP 7
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_InnerL4SRC 8
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_InnerL4DST 9
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_InnerTTL 10
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_NgeData 11
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_Tunneling 12
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_TunnelPtr 13
#define FM10000_TE_ENCAP_FLOW_DATA_MASK_b_LoadTimetag 14

#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_WIDTH  1
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_l_TunnelType 0
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_h_TunnelType 1
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_IsIPv6 2
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_OuterSIP 3
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_OuterTOS 4
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_OuterTTL 5
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_OuterL4DST 6
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_OuterL4SRC 7
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_CounterPtr 8
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_NgeData 9
#define FM10000_TE_ENCAP_TUNNEL_DATA_MASK_b_LoadTimetag 10

#define FM10000_TE_DECAP_FLOW_DATA_MASK_WIDTH    1
#define FM10000_TE_DECAP_FLOW_DATA_MASK_l_OuterHeaderDisp 0
#define FM10000_TE_DECAP_FLOW_DATA_MASK_h_OuterHeaderDisp 2
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_DGLORT 3
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_InnerDMAC 4
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_InnerSMAC 5
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_InnerVID 6
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_IsIPv6 7
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_InnerDIP 8
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_InnerSIP 9
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_InnerTTL 10
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_InnerL4SRC 11
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_InnerL4DST 12
#define FM10000_TE_DECAP_FLOW_DATA_MASK_b_CounterPtr 13

#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_WIDTH   1
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_l_ArpIndex 0
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_h_ArpIndex 15
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_l_ArpCount 16
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_h_ArpCount 19
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_b_ArpType 20

#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_WIDTH 1
#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_l_DGlort 0
#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_h_DGlort 15
#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_l_reserved_ 16
#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_h_reserved_ 19
#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_b_FloodSet 20

#define FM10000_FFU_SLICE_SRAM_SET_BITS_WIDTH    1
#define FM10000_FFU_SLICE_SRAM_SET_BITS_l_ByteMask 0
#define FM10000_FFU_SLICE_SRAM_SET_BITS_h_ByteMask 7
#define FM10000_FFU_SLICE_SRAM_SET_BITS_l_ByteData 8
#define FM10000_FFU_SLICE_SRAM_SET_BITS_h_ByteData 15
#define FM10000_FFU_SLICE_SRAM_SET_BITS_l_SubCommand 16
#define FM10000_FFU_SLICE_SRAM_SET_BITS_h_SubCommand 20

#define FM10000_FFU_SLICE_SRAM_SET_VLAN_WIDTH    1
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_l_VLAN   0
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_h_VLAN   11
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_l_PRI    12
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_h_PRI    15
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_l_TxTag  16
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_h_TxTag  17
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_b_SetVPRI 18
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_b_SetPRI 19
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_b_SubCommand 20

#define FM10000_FFU_SLICE_SRAM_SET_PRI_WIDTH     1
#define FM10000_FFU_SLICE_SRAM_SET_PRI_l_DSCP    0
#define FM10000_FFU_SLICE_SRAM_SET_PRI_h_DSCP    5
#define FM10000_FFU_SLICE_SRAM_SET_PRI_l_Reserved0 6
#define FM10000_FFU_SLICE_SRAM_SET_PRI_h_Reserved0 11
#define FM10000_FFU_SLICE_SRAM_SET_PRI_l_PRI     12
#define FM10000_FFU_SLICE_SRAM_SET_PRI_h_PRI     15
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_Reserved1 16
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_SetDSCP 17
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_SetVPRI 18
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_SetPRI  19
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_SubCommand 20

#define FM10000_ARP_ENTRY_DMAC_WIDTH             2
#define FM10000_ARP_ENTRY_DMAC_l_DMAC            0
#define FM10000_ARP_ENTRY_DMAC_h_DMAC            47
#define FM10000_ARP_ENTRY_DMAC_l_EVID            48
#define FM10000_ARP_ENTRY_DMAC_h_EVID            59
#define FM10000_ARP_ENTRY_DMAC_l_RouterId        60
#define FM10000_ARP_ENTRY_DMAC_h_RouterId        63

#define FM10000_ARP_ENTRY_GLORT_WIDTH            2
#define FM10000_ARP_ENTRY_GLORT_l_DGLORT         0
#define FM10000_ARP_ENTRY_GLORT_h_DGLORT         15
#define FM10000_ARP_ENTRY_GLORT_l_MTU_Index      16
#define FM10000_ARP_ENTRY_GLORT_h_MTU_Index      18
#define FM10000_ARP_ENTRY_GLORT_b_markRouted     19
#define FM10000_ARP_ENTRY_GLORT_l_reserved0      20
#define FM10000_ARP_ENTRY_GLORT_h_reserved0      42
#define FM10000_ARP_ENTRY_GLORT_b_IPv6Entry      43
#define FM10000_ARP_ENTRY_GLORT_l_RouterIdGlort  44
#define FM10000_ARP_ENTRY_GLORT_h_RouterIdGlort  47
#define FM10000_ARP_ENTRY_GLORT_l_EVID           48
#define FM10000_ARP_ENTRY_GLORT_h_EVID           59
#define FM10000_ARP_ENTRY_GLORT_l_RouterId       60
#define FM10000_ARP_ENTRY_GLORT_h_RouterId       63

#define FM10000_POLICER_CFG_ENTRY_WIDTH          1
#define FM10000_POLICER_CFG_ENTRY_l_RateMantissa 0
#define FM10000_POLICER_CFG_ENTRY_h_RateMantissa 3
#define FM10000_POLICER_CFG_ENTRY_l_RateExponent 4
#define FM10000_POLICER_CFG_ENTRY_h_RateExponent 8
#define FM10000_POLICER_CFG_ENTRY_l_CapacityMantissa 9
#define FM10000_POLICER_CFG_ENTRY_h_CapacityMantissa 12
#define FM10000_POLICER_CFG_ENTRY_l_CapacityExponent 13
#define FM10000_POLICER_CFG_ENTRY_h_CapacityExponent 17

#endif  /* __FM_FM10000_API_REGS_INT_H */

