Analysis & Synthesis report for ambr-sram
Sun Oct 25 00:01:51 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state
 12. State Machine - |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state
 13. State Machine - |STORM_SoC_basic|amber_uart:GP_UART_1|rxd_state
 14. State Machine - |STORM_SoC_basic|amber_uart:GP_UART_1|txd_state
 15. State Machine - |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state
 16. State Machine - |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state
 17. State Machine - |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state
 18. State Machine - |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state
 19. State Machine - |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|ARB_STATE
 20. State Machine - |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|ARB_STATE
 21. State Machine - |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ARB_STATE
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|altsyncram_j6d2:altsyncram1
 29. Source assignments for wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated
 30. Source assignments for BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated
 31. Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated
 32. Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated
 33. Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated
 34. Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated
 35. Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated
 36. Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated
 37. Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated
 38. Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated
 39. Parameter Settings for User Entity Instance: system_pll:SYSCON_CLK|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: RST_PROTECT:SYSCON_RST
 41. Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST
 42. Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE
 43. Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System
 44. Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST
 45. Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST
 46. Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST
 47. Parameter Settings for User Entity Instance: sram_mem32:INTERNAL_SRAM_MEMORY
 48. Parameter Settings for User Entity Instance: sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: BOOT_ROM_FILE:BOOT_MEMORY
 50. Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0
 51. Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl
 52. Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter
 53. Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port
 54. Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram
 55. Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
 56. Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
 58. Parameter Settings for User Entity Instance: MINI_UART:GP_UART_0
 59. Parameter Settings for User Entity Instance: MINI_UART:GP_UART_0|Counter:Uart_Rxrate
 60. Parameter Settings for User Entity Instance: MINI_UART:GP_UART_0|Counter:Uart_Txrate
 61. Parameter Settings for User Entity Instance: amber_uart:GP_UART_1
 62. Parameter Settings for User Entity Instance: spi_top:SPI_CTRL_0
 63. Parameter Settings for User Entity Instance: spi_top:SPI_CTRL_0|spi_clgen:clgen
 64. Parameter Settings for User Entity Instance: spi_top:SPI_CTRL_0|spi_shift:shift
 65. Parameter Settings for User Entity Instance: i2c_master_top:I2C_CONTROLLER_0
 66. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 67. Parameter Settings for Inferred Entity Instance: BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0
 68. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0
 69. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0
 70. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0
 71. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0
 72. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0
 73. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0
 74. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0
 75. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0
 76. Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0
 77. altpll Parameter Settings by Entity Instance
 78. altsyncram Parameter Settings by Entity Instance
 79. lpm_mult Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "VIC:VECTOR_INTERRUPT_CONTROLLER"
 81. Port Connectivity Checks: "i2c_master_top:I2C_CONTROLLER_0"
 82. Port Connectivity Checks: "amber_uart:GP_UART_1"
 83. Port Connectivity Checks: "MINI_UART:GP_UART_0|Counter:Uart_Txrate"
 84. Port Connectivity Checks: "MINI_UART:GP_UART_0|Counter:Uart_Rxrate"
 85. Port Connectivity Checks: "GP_IO_CTRL:IO_CONTROLLER_0"
 86. Port Connectivity Checks: "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
 87. Port Connectivity Checks: "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
 88. Port Connectivity Checks: "wb_sdram_ctrl:SDRAM_CTRL_0"
 89. Port Connectivity Checks: "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem"
 90. Port Connectivity Checks: "STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"
 91. Port Connectivity Checks: "STORM_TOP:STORM_TOP_INST"
 92. Port Connectivity Checks: "system_pll:SYSCON_CLK"
 93. SignalTap II Logic Analyzer Settings
 94. In-System Memory Content Editor Settings
 95. Elapsed Time Per Partition
 96. Connections to In-System Debugging Instance "auto_signaltap_0"
 97. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 25 00:01:50 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ambr-sram                                       ;
; Top-level Entity Name              ; STORM_SoC_basic                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 18,119                                          ;
;     Total combinational functions  ; 13,428                                          ;
;     Dedicated logic registers      ; 8,296                                           ;
; Total registers                    ; 8296                                            ;
; Total pins                         ; 101                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 514,304                                         ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; STORM_SoC_basic    ; ambr-sram          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                              ; Library ;
+-----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+
; storm_soc/components/amber/my_sram_4096_32_byte_en.vhd                ; yes             ; User Wizard-Generated File                            ; D:/arm-storm-sdram2/storm_soc/components/amber/my_sram_4096_32_byte_en.vhd                ;         ;
; storm_soc/components/amber/boot_mem32.v                               ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/amber/boot_mem32.v                               ;         ;
; storm_soc/components/amber/uart.v                                     ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/amber/uart.v                                     ;         ;
; storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd          ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd          ;         ;
; storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd                  ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd                  ;         ;
; storm_soc/components/wb_sdram_ctrl/dpram_altera.v                     ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dpram_altera.v                     ;         ;
; storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v                  ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v                  ;         ;
; storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v                       ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v                       ;         ;
; storm_soc/components/wb_sdram_ctrl/wb_port.v                          ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v                          ;         ;
; storm_soc/components/wb_sdram_ctrl/arbiter.v                          ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/arbiter.v                          ;         ;
; storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v                    ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v                    ;         ;
; storm_soc/components/wb_sdram_ctrl/bufram.v                           ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/bufram.v                           ;         ;
; storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd          ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd          ;         ;
; storm_soc/components/timer/rtl/TIMER.vhd                              ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/timer/rtl/TIMER.vhd                              ;         ;
; storm_core/rtl/WB_UNIT.vhd                                            ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/WB_UNIT.vhd                                            ;         ;
; storm_core/rtl/STORM_TOP.vhd                                          ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/STORM_TOP.vhd                                          ;         ;
; storm_core/rtl/REG_FILE.vhd                                           ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/REG_FILE.vhd                                           ;         ;
; storm_core/rtl/OPERAND_UNIT.vhd                                       ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/OPERAND_UNIT.vhd                                       ;         ;
; storm_core/rtl/OPCODE_DECODER.vhd                                     ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/OPCODE_DECODER.vhd                                     ;         ;
; storm_core/rtl/MULTIPLY_UNIT.vhd                                      ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/MULTIPLY_UNIT.vhd                                      ;         ;
; storm_core/rtl/MS_UNIT.vhd                                            ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/MS_UNIT.vhd                                            ;         ;
; storm_core/rtl/MC_SYS.vhd                                             ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/MC_SYS.vhd                                             ;         ;
; storm_core/rtl/LOAD_STORE_UNIT.vhd                                    ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/LOAD_STORE_UNIT.vhd                                    ;         ;
; storm_core/rtl/FLOW_CTRL.vhd                                          ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/FLOW_CTRL.vhd                                          ;         ;
; storm_core/rtl/CORE_PKG.vhd                                           ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/CORE_PKG.vhd                                           ;         ;
; storm_core/rtl/CORE.vhd                                               ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd                                               ;         ;
; storm_core/rtl/CACHE.vhd                                              ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/CACHE.vhd                                              ;         ;
; storm_core/rtl/BUS_UNIT.vhd                                           ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/BUS_UNIT.vhd                                           ;         ;
; storm_core/rtl/BARREL_SHIFTER.vhd                                     ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/BARREL_SHIFTER.vhd                                     ;         ;
; storm_core/rtl/ALU.vhd                                                ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_core/rtl/ALU.vhd                                                ;         ;
; storm_soc/basic_system/rtl/STORM_SoC_basic.vhd                        ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd                        ;         ;
; storm_soc/components/spi_controller/rtl/verilog/timescale.v           ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/timescale.v           ;         ;
; storm_soc/components/spi_controller/rtl/verilog/spi_top.v             ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_top.v             ;         ;
; storm_soc/components/spi_controller/rtl/verilog/spi_shift.v           ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_shift.v           ;         ;
; storm_soc/components/spi_controller/rtl/verilog/spi_defines.v         ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_defines.v         ;         ;
; storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v           ; yes             ; User Verilog HDL File                                 ; D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v           ;         ;
; storm_soc/components/miniuart/rtl/vhdl/utils.vhd                      ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/utils.vhd                      ;         ;
; storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd                     ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd                     ;         ;
; storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd                     ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd                     ;         ;
; storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd                  ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd                  ;         ;
; storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd                 ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd                 ;         ;
; storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd                   ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd                   ;         ;
; storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd       ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd       ;         ;
; storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd ;         ;
; storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd  ; yes             ; User VHDL File                                        ; D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd  ;         ;
; system_pll.vhd                                                        ; yes             ; User Wizard-Generated File                            ; D:/arm-storm-sdram2/system_pll.vhd                                                        ;         ;
; altpll.tdf                                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; aglobal130.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                          ;         ;
; stratix_pll.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; altsyncram.tdf                                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; a_rdenreg.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_osm1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_osm1.tdf                                                ;         ;
; db/altsyncram_j6d2.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_j6d2.tdf                                                ;         ;
; sld_mod_ram_rom.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                     ;         ;
; sld_rom_sr.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                          ;         ;
; db/altsyncram_ppi2.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_ppi2.tdf                                                ;         ;
; sld_signaltap.vhd                                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                       ;         ;
; sld_signaltap_impl.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                  ;         ;
; sld_ela_control.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                     ;         ;
; lpm_shiftreg.tdf                                                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                        ;         ;
; lpm_constant.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; dffeea.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                              ;         ;
; sld_mbpmg.vhd                                                         ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                           ;         ;
; sld_ela_trigger_flow_mgr.vhd                                          ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd            ;         ;
; sld_buffer_manager.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                  ;         ;
; db/altsyncram_q324.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_q324.tdf                                                ;         ;
; altdpram.tdf                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                            ;         ;
; memmodes.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                          ;         ;
; a_hdffe.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                             ;         ;
; alt_le_rden_reg.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                     ;         ;
; altsyncram.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                          ;         ;
; lpm_mux.tdf                                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                             ;         ;
; muxlut.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                              ;         ;
; bypassff.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mux_psc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/mux_psc.tdf                                                        ;         ;
; lpm_decode.tdf                                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                          ;         ;
; declut.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                              ;         ;
; lpm_compare.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; db/decode_dvf.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/decode_dvf.tdf                                                     ;         ;
; lpm_counter.tdf                                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                         ;         ;
; lpm_add_sub.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; cmpconst.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                            ;         ;
; lpm_counter.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; alt_counter_stratix.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                 ;         ;
; db/cntr_uhi.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/cntr_uhi.tdf                                                       ;         ;
; db/cmpr_tgc.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/cmpr_tgc.tdf                                                       ;         ;
; db/cntr_89j.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/cntr_89j.tdf                                                       ;         ;
; db/cntr_cgi.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/cntr_cgi.tdf                                                       ;         ;
; db/cmpr_rgc.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/cmpr_rgc.tdf                                                       ;         ;
; db/cntr_23j.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/cntr_23j.tdf                                                       ;         ;
; db/cmpr_ngc.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/cmpr_ngc.tdf                                                       ;         ;
; sld_hub.vhd                                                           ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                             ;         ;
; sld_jtag_hub.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                        ;         ;
; db/altsyncram_es81.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_es81.tdf                                                ;         ;
; db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/arm-storm-sdram2/db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif                    ;         ;
; db/altsyncram_h5d1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_h5d1.tdf                                                ;         ;
; db/storm_sdram.ram0_cache_656886dd.hdl.mif                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/arm-storm-sdram2/db/storm_sdram.ram0_cache_656886dd.hdl.mif                            ;         ;
; db/altsyncram_i5d1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_i5d1.tdf                                                ;         ;
; db/storm_sdram.ram1_cache_656886dd.hdl.mif                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/arm-storm-sdram2/db/storm_sdram.ram1_cache_656886dd.hdl.mif                            ;         ;
; db/altsyncram_j5d1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_j5d1.tdf                                                ;         ;
; db/storm_sdram.ram2_cache_656886dd.hdl.mif                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/arm-storm-sdram2/db/storm_sdram.ram2_cache_656886dd.hdl.mif                            ;         ;
; db/altsyncram_k5d1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/altsyncram_k5d1.tdf                                                ;         ;
; db/storm_sdram.ram3_cache_656886dd.hdl.mif                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/arm-storm-sdram2/db/storm_sdram.ram3_cache_656886dd.hdl.mif                            ;         ;
; lpm_mult.tdf                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; multcore.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; db/mult_7dt.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/arm-storm-sdram2/db/mult_7dt.tdf                                                       ;         ;
+-----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                       ;
+---------------------------------------------+-----------------------------------------------------+
; Resource                                    ; Usage                                               ;
+---------------------------------------------+-----------------------------------------------------+
; Estimated Total logic elements              ; 18,119                                              ;
;                                             ;                                                     ;
; Total combinational functions               ; 13428                                               ;
; Logic element usage by number of LUT inputs ;                                                     ;
;     -- 4 input functions                    ; 8995                                                ;
;     -- 3 input functions                    ; 2550                                                ;
;     -- <=2 input functions                  ; 1883                                                ;
;                                             ;                                                     ;
; Logic elements by mode                      ;                                                     ;
;     -- normal mode                          ; 12365                                               ;
;     -- arithmetic mode                      ; 1063                                                ;
;                                             ;                                                     ;
; Total registers                             ; 8296                                                ;
;     -- Dedicated logic registers            ; 8296                                                ;
;     -- I/O registers                        ; 0                                                   ;
;                                             ;                                                     ;
; I/O pins                                    ; 101                                                 ;
; Total memory bits                           ; 514304                                              ;
; Embedded Multiplier 9-bit elements          ; 6                                                   ;
; Total PLLs                                  ; 1                                                   ;
;     -- PLLs                                 ; 1                                                   ;
;                                             ;                                                     ;
; Maximum fan-out node                        ; system_pll:SYSCON_CLK|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 8035                                                ;
; Total fan-out                               ; 78685                                               ;
; Average fan-out                             ; 3.54                                                ;
+---------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |STORM_SoC_basic                                                                                        ; 13428 (292)       ; 8296 (0)     ; 514304      ; 6            ; 0       ; 3         ; 101  ; 0            ; |STORM_SoC_basic                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |BOOT_ROM_FILE:BOOT_MEMORY|                                                                          ; 1 (1)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|BOOT_ROM_FILE:BOOT_MEMORY                                                                                                                                                                                                                                                                                                             ; work         ;
;       |altsyncram:BOOT_ROM_rtl_0|                                                                       ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram_es81:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated                                                                                                                                                                                                                                                    ; work         ;
;    |GP_IO_CTRL:IO_CONTROLLER_0|                                                                         ; 66 (66)           ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|GP_IO_CTRL:IO_CONTROLLER_0                                                                                                                                                                                                                                                                                                            ; work         ;
;    |MINI_UART:GP_UART_0|                                                                                ; 94 (23)           ; 82 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|MINI_UART:GP_UART_0                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |Counter:Uart_Rxrate|                                                                             ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|MINI_UART:GP_UART_0|Counter:Uart_Rxrate                                                                                                                                                                                                                                                                                               ; work         ;
;       |Counter:Uart_Txrate|                                                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|MINI_UART:GP_UART_0|Counter:Uart_Txrate                                                                                                                                                                                                                                                                                               ; work         ;
;       |RxUnit:Uart_RxUnit|                                                                              ; 36 (36)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit                                                                                                                                                                                                                                                                                                ; work         ;
;       |TxUnit:Uart_TxUnit|                                                                              ; 15 (15)           ; 25 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit                                                                                                                                                                                                                                                                                                ; work         ;
;          |synchroniser:SyncLoad|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad                                                                                                                                                                                                                                                                          ; work         ;
;    |PWM_CTRL:PWM_CONTROLLER_0|                                                                          ; 242 (242)         ; 175 (175)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0                                                                                                                                                                                                                                                                                                             ; work         ;
;    |RST_PROTECT:SYSCON_RST|                                                                             ; 130 (130)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|RST_PROTECT:SYSCON_RST                                                                                                                                                                                                                                                                                                                ; work         ;
;    |STORM_TOP:STORM_TOP_INST|                                                                           ; 7213 (0)          ; 3140 (0)     ; 16384       ; 6            ; 0       ; 3         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST                                                                                                                                                                                                                                                                                                              ; work         ;
;       |BUS_UNIT:BUS_UNIT_INST|                                                                          ; 727 (727)         ; 321 (321)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST                                                                                                                                                                                                                                                                                       ; work         ;
;       |CACHE:D_CACHE_INST|                                                                              ; 787 (787)         ; 352 (352)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram:CACHE_MEM_HH_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_k5d1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:CACHE_MEM_HL_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_j5d1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:CACHE_MEM_LH_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_i5d1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:CACHE_MEM_LL_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_h5d1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated                                                                                                                                                                                                                              ; work         ;
;       |CACHE:I_CACHE_INST|                                                                              ; 451 (451)         ; 305 (305)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram:CACHE_MEM_HH_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_k5d1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:CACHE_MEM_HL_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_j5d1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:CACHE_MEM_LH_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_i5d1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:CACHE_MEM_LL_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_h5d1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated                                                                                                                                                                                                                              ; work         ;
;       |CORE:PROCESSOR_CORE|                                                                             ; 5248 (0)          ; 2162 (0)     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE                                                                                                                                                                                                                                                                                          ; work         ;
;          |ALU:Operator|                                                                                 ; 864 (864)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator                                                                                                                                                                                                                                                                             ; work         ;
;          |FLOW_CTRL:Operation_Flow_Control|                                                             ; 402 (402)         ; 266 (266)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control                                                                                                                                                                                                                                                         ; work         ;
;          |LOAD_STORE_UNIT:Memory_Access|                                                                ; 90 (90)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|LOAD_STORE_UNIT:Memory_Access                                                                                                                                                                                                                                                            ; work         ;
;          |MC_SYS:Machine_Control_System|                                                                ; 689 (689)         ; 576 (576)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System                                                                                                                                                                                                                                                            ; work         ;
;          |MS_UNIT:Multishifter|                                                                         ; 2537 (2161)       ; 101 (101)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter                                                                                                                                                                                                                                                                     ; work         ;
;             |BARREL_SHIFTER:Barrelshifter|                                                              ; 348 (348)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|BARREL_SHIFTER:Barrelshifter                                                                                                                                                                                                                                        ; work         ;
;             |MULTIPLY_UNIT:Multiplicator|                                                               ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator                                                                                                                                                                                                                                         ; work         ;
;                |lpm_mult:Mult0|                                                                         ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0                                                                                                                                                                                                                          ; work         ;
;                   |mult_7dt:auto_generated|                                                             ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                  ; work         ;
;          |OPCODE_DECODER:Instruction_Decoder|                                                           ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPCODE_DECODER:Instruction_Decoder                                                                                                                                                                                                                                                       ; work         ;
;          |OPERAND_UNIT:Operand_Fetch_Unit|                                                              ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPERAND_UNIT:Operand_Fetch_Unit                                                                                                                                                                                                                                                          ; work         ;
;          |REG_FILE:Register_File|                                                                       ; 209 (40)          ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File                                                                                                                                                                                                                                                                   ; work         ;
;             |ADR_TRANSLATION_UNIT:read_access_port_a|                                                   ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:read_access_port_a                                                                                                                                                                                                                           ; work         ;
;             |ADR_TRANSLATION_UNIT:read_access_port_b|                                                   ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:read_access_port_b                                                                                                                                                                                                                           ; work         ;
;             |ADR_TRANSLATION_UNIT:read_access_port_c|                                                   ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:read_access_port_c                                                                                                                                                                                                                           ; work         ;
;             |ADR_TRANSLATION_UNIT:write_access_data_port|                                               ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:write_access_data_port                                                                                                                                                                                                                       ; work         ;
;          |WB_UNIT:Data_Write_Back|                                                                      ; 169 (169)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back                                                                                                                                                                                                                                                                  ; work         ;
;    |TIMER:SYSTEM_TIMER_0|                                                                               ; 231 (231)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|TIMER:SYSTEM_TIMER_0                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |VIC:VECTOR_INTERRUPT_CONTROLLER|                                                                    ; 1788 (1788)       ; 1098 (1098)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER                                                                                                                                                                                                                                                                                                       ; work         ;
;    |amber_uart:GP_UART_1|                                                                               ; 486 (486)         ; 429 (429)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|amber_uart:GP_UART_1                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |i2c_master_top:I2C_CONTROLLER_0|                                                                    ; 255 (83)          ; 154 (54)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |i2c_master_byte_ctrl:byte_ctrl|                                                                  ; 172 (56)          ; 100 (26)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl                                                                                                                                                                                                                                                                        ; work         ;
;          |i2c_master_bit_ctrl:bit_ctrl|                                                                 ; 116 (116)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 171 (1)           ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 170 (133)         ; 112 (84)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 584 (1)           ; 1495 (204)   ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 583 (0)           ; 1291 (0)     ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 583 (20)          ; 1291 (440)   ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_q324:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q324:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 240 (1)           ; 526 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 204 (0)           ; 510 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 306 (306)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 204 (0)           ; 204 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 35 (35)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 183 (10)          ; 167 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_uhi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 102 (102)         ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |spi_top:SPI_CTRL_0|                                                                                 ; 731 (134)         ; 229 (72)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|spi_top:SPI_CTRL_0                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |spi_clgen:clgen|                                                                                 ; 32 (32)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|spi_top:SPI_CTRL_0|spi_clgen:clgen                                                                                                                                                                                                                                                                                                    ; work         ;
;       |spi_shift:shift|                                                                                 ; 565 (565)         ; 138 (138)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|spi_top:SPI_CTRL_0|spi_shift:shift                                                                                                                                                                                                                                                                                                    ; work         ;
;    |sram_mem32:INTERNAL_SRAM_MEMORY|                                                                    ; 99 (2)            ; 67 (1)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY                                                                                                                                                                                                                                                                                                       ; work         ;
;       |my_sram_4096_32_byte_en:u_mem|                                                                   ; 97 (0)            ; 66 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem                                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 97 (0)            ; 66 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_osm1:auto_generated|                                                            ; 97 (0)            ; 66 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated                                                                                                                                                                                                          ; work         ;
;                |altsyncram_j6d2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|altsyncram_j6d2:altsyncram1                                                                                                                                                                              ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 97 (75)           ; 66 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; work         ;
;    |system_pll:SYSCON_CLK|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|system_pll:SYSCON_CLK                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|system_pll:SYSCON_CLK|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;    |wb_sdram_ctrl:SDRAM_CTRL_0|                                                                         ; 1045 (0)          ; 987 (0)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0                                                                                                                                                                                                                                                                                                            ; work         ;
;       |arbiter:arbiter|                                                                                 ; 599 (0)           ; 755 (0)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter                                                                                                                                                                                                                                                                                            ; work         ;
;          |wb_port:wbports[0].wb_port|                                                                   ; 599 (293)         ; 755 (236)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port                                                                                                                                                                                                                                                                 ; work         ;
;             |bufram:bufram|                                                                             ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                                                                                                                                                                   ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                                                                                                            ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                                                                                                            ; work         ;
;                      |altsyncram_ppi2:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated                                                                                                                                             ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                    ; 306 (306)         ; 519 (519)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                                                                                                          ; work         ;
;       |sdram_ctrl:sdram_ctrl|                                                                           ; 446 (446)         ; 232 (232)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                      ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif ;
; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; db/storm_sdram.ram3_CACHE_656886dd.hdl.mif         ;
; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; db/storm_sdram.ram2_CACHE_656886dd.hdl.mif         ;
; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; db/storm_sdram.ram1_CACHE_656886dd.hdl.mif         ;
; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; db/storm_sdram.ram0_CACHE_656886dd.hdl.mif         ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; db/storm_sdram.ram3_CACHE_656886dd.hdl.mif         ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; db/storm_sdram.ram2_CACHE_656886dd.hdl.mif         ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; db/storm_sdram.ram1_CACHE_656886dd.hdl.mif         ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; db/storm_sdram.ram0_CACHE_656886dd.hdl.mif         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q324:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 102          ; 1024         ; 102          ; 104448 ; None                                               ;
; sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|altsyncram_j6d2:altsyncram1|ALTSYNCRAM                                   ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None                                               ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                ; IP Include File                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem ; D:/arm-storm-sdram2/storm_soc/components/amber/my_sram_4096_32_byte_en.vhd ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |STORM_SoC_basic|system_pll:SYSCON_CLK                                         ; D:/arm-storm-sdram2/system_pll.vhd                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state                                                                                                           ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; Name                           ; \statemachine:c_state.st_stop ; \statemachine:c_state.st_ack ; \statemachine:c_state.st_write ; \statemachine:c_state.st_read ; \statemachine:c_state.st_start ; \statemachine:c_state.st_idle ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; \statemachine:c_state.st_idle  ; 0                             ; 0                            ; 0                              ; 0                             ; 0                              ; 0                             ;
; \statemachine:c_state.st_start ; 0                             ; 0                            ; 0                              ; 0                             ; 1                              ; 1                             ;
; \statemachine:c_state.st_read  ; 0                             ; 0                            ; 0                              ; 1                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_write ; 0                             ; 0                            ; 1                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_ack   ; 0                             ; 1                            ; 0                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_stop  ; 1                             ; 0                            ; 0                              ; 0                             ; 0                              ; 1                             ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                                                                                                                 ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; Name            ; c_state.wr_d ; c_state.wr_c ; c_state.wr_b ; c_state.wr_a ; c_state.rd_d ; c_state.rd_c ; c_state.rd_b ; c_state.rd_a ; c_state.stop_d ; c_state.stop_c ; c_state.stop_b ; c_state.stop_a ; c_state.start_e ; c_state.start_d ; c_state.start_c ; c_state.start_b ; c_state.start_a ; c_state.idle ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; c_state.idle    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0            ;
; c_state.start_a ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 1               ; 1            ;
; c_state.start_b ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1               ; 0               ; 1            ;
; c_state.start_c ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0               ; 0               ; 1            ;
; c_state.start_d ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0               ; 0               ; 1            ;
; c_state.start_e ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_a  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_b  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_c  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_d  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_a    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_b    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_c    ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_d    ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_a    ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_b    ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_c    ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_d    ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|amber_uart:GP_UART_1|rxd_state                                                                                                                                                                                                                                                               ;
+--------------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+-------------------------+---------------------+--------------------+
; Name                     ; rxd_state.RXD_STOP ; rxd_state.RXD_DATA7 ; rxd_state.RXD_DATA6 ; rxd_state.RXD_DATA5 ; rxd_state.RXD_DATA4 ; rxd_state.RXD_DATA3 ; rxd_state.RXD_DATA2 ; rxd_state.RXD_DATA1 ; rxd_state.RXD_DATA0 ; rxd_state.RXD_START_MID1 ; rxd_state.RXD_START_MID ; rxd_state.RXD_START ; rxd_state.RXD_IDLE ;
+--------------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+-------------------------+---------------------+--------------------+
; rxd_state.RXD_IDLE       ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                   ; 0                  ;
; rxd_state.RXD_START      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 1                   ; 1                  ;
; rxd_state.RXD_START_MID  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 1                       ; 0                   ; 1                  ;
; rxd_state.RXD_START_MID1 ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_DATA0      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_DATA1      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_DATA2      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_DATA3      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_DATA4      ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_DATA5      ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_DATA6      ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_DATA7      ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                   ; 1                  ;
; rxd_state.RXD_STOP       ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                   ; 1                  ;
+--------------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+-------------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|amber_uart:GP_UART_1|txd_state                                                                                                                                                                                                                                                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+
; Name                ; txd_state.TXD_STOP3 ; txd_state.TXD_STOP2 ; txd_state.TXD_STOP1 ; txd_state.TXD_DATA7 ; txd_state.TXD_DATA6 ; txd_state.TXD_DATA5 ; txd_state.TXD_DATA4 ; txd_state.TXD_DATA3 ; txd_state.TXD_DATA2 ; txd_state.TXD_DATA1 ; txd_state.TXD_DATA0 ; txd_state.TXD_START ; txd_state.TXD_IDLE ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+
; txd_state.TXD_IDLE  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ;
; txd_state.TXD_START ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                  ;
; txd_state.TXD_DATA0 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                  ;
; txd_state.TXD_DATA1 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_DATA2 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_DATA3 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_DATA4 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_DATA5 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_DATA6 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_DATA7 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_STOP1 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_STOP2 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; txd_state.TXD_STOP3 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state ;
+-------------------+------------------+-------------------+---------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                        ;
+-------------------+------------------+-------------------+---------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                       ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                       ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                       ;
+-------------------+------------------+-------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                              ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                          ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                          ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                          ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                          ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state   ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; Name                ; next_state.READ ; next_state.IDLE ; next_state.PRE ; next_state.ACTIVATE ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; next_state.IDLE     ; 0               ; 0               ; 0              ; 0                   ;
; next_state.READ     ; 1               ; 1               ; 0              ; 0                   ;
; next_state.ACTIVATE ; 0               ; 1               ; 0              ; 1                   ;
; next_state.PRE      ; 0               ; 1               ; 1              ; 0                   ;
+---------------------+-----------------+-----------------+----------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state                                                                                                           ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; Name                ; state.REF ; state.PRE_ALL ; state.PRE ; state.ACTIVATE ; state.WRITE ; state.READ ; state.IDLE ; state.INIT_PGM_MODE ; state.INIT_REF ; state.INIT_PRE ; state.INIT_POWERUP ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; state.INIT_POWERUP  ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 0                  ;
; state.INIT_PRE      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 1              ; 1                  ;
; state.INIT_REF      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 1              ; 0              ; 1                  ;
; state.INIT_PGM_MODE ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 1                   ; 0              ; 0              ; 1                  ;
; state.IDLE          ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 1          ; 0                   ; 0              ; 0              ; 1                  ;
; state.READ          ; 0         ; 0             ; 0         ; 0              ; 0           ; 1          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.WRITE         ; 0         ; 0             ; 0         ; 0              ; 1           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.ACTIVATE      ; 0         ; 0             ; 0         ; 1              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE           ; 0         ; 0             ; 1         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE_ALL       ; 0         ; 1             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.REF           ; 1         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|ARB_STATE                                                                                                             ;
+---------------------------+------------------------+---------------------------+---------------------------+----------------------+-------------------------+-------------------------+----------------+
; Name                      ; ARB_STATE.END_TRANSFER ; ARB_STATE.DOWNLOAD_D_PAGE ; ARB_STATE.DOWNLOAD_I_PAGE ; ARB_STATE.IO_REQUEST ; ARB_STATE.UPLOAD_D_PAGE ; ARB_STATE.ASSIGN_D_PAGE ; ARB_STATE.IDLE ;
+---------------------------+------------------------+---------------------------+---------------------------+----------------------+-------------------------+-------------------------+----------------+
; ARB_STATE.IDLE            ; 0                      ; 0                         ; 0                         ; 0                    ; 0                       ; 0                       ; 0              ;
; ARB_STATE.ASSIGN_D_PAGE   ; 0                      ; 0                         ; 0                         ; 0                    ; 0                       ; 1                       ; 1              ;
; ARB_STATE.UPLOAD_D_PAGE   ; 0                      ; 0                         ; 0                         ; 0                    ; 1                       ; 0                       ; 1              ;
; ARB_STATE.IO_REQUEST      ; 0                      ; 0                         ; 0                         ; 1                    ; 0                       ; 0                       ; 1              ;
; ARB_STATE.DOWNLOAD_I_PAGE ; 0                      ; 0                         ; 1                         ; 0                    ; 0                       ; 0                       ; 1              ;
; ARB_STATE.DOWNLOAD_D_PAGE ; 0                      ; 1                         ; 0                         ; 0                    ; 0                       ; 0                       ; 1              ;
; ARB_STATE.END_TRANSFER    ; 1                      ; 0                         ; 0                         ; 0                    ; 0                       ; 0                       ; 1              ;
+---------------------------+------------------------+---------------------------+---------------------------+----------------------+-------------------------+-------------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|ARB_STATE                                                                                                                        ;
+------------------------------+-----------------------+-----------------------+------------------------------+--------------------------+----------------------+----------------------+------------------------+
; Name                         ; ARB_STATE.PIPE_RESYNC ; ARB_STATE.DIRTY_STATE ; ARB_STATE.IO_PIPE_RESYNC_END ; ARB_STATE.IO_PIPE_RESYNC ; ARB_STATE.IO_REQUEST ; ARB_STATE.MISS_STATE ; ARB_STATE.STORM_ACCESS ;
+------------------------------+-----------------------+-----------------------+------------------------------+--------------------------+----------------------+----------------------+------------------------+
; ARB_STATE.STORM_ACCESS       ; 0                     ; 0                     ; 0                            ; 0                        ; 0                    ; 0                    ; 0                      ;
; ARB_STATE.MISS_STATE         ; 0                     ; 0                     ; 0                            ; 0                        ; 0                    ; 1                    ; 1                      ;
; ARB_STATE.IO_REQUEST         ; 0                     ; 0                     ; 0                            ; 0                        ; 1                    ; 0                    ; 1                      ;
; ARB_STATE.IO_PIPE_RESYNC     ; 0                     ; 0                     ; 0                            ; 1                        ; 0                    ; 0                    ; 1                      ;
; ARB_STATE.IO_PIPE_RESYNC_END ; 0                     ; 0                     ; 1                            ; 0                        ; 0                    ; 0                    ; 1                      ;
; ARB_STATE.DIRTY_STATE        ; 0                     ; 1                     ; 0                            ; 0                        ; 0                    ; 0                    ; 1                      ;
; ARB_STATE.PIPE_RESYNC        ; 1                     ; 0                     ; 0                            ; 0                        ; 0                    ; 0                    ; 1                      ;
+------------------------------+-----------------------+-----------------------+------------------------------+--------------------------+----------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ARB_STATE                                                                                                                        ;
+------------------------------+-----------------------+-----------------------+------------------------------+--------------------------+----------------------+----------------------+------------------------+
; Name                         ; ARB_STATE.PIPE_RESYNC ; ARB_STATE.DIRTY_STATE ; ARB_STATE.IO_PIPE_RESYNC_END ; ARB_STATE.IO_PIPE_RESYNC ; ARB_STATE.IO_REQUEST ; ARB_STATE.MISS_STATE ; ARB_STATE.STORM_ACCESS ;
+------------------------------+-----------------------+-----------------------+------------------------------+--------------------------+----------------------+----------------------+------------------------+
; ARB_STATE.STORM_ACCESS       ; 0                     ; 0                     ; 0                            ; 0                        ; 0                    ; 0                    ; 0                      ;
; ARB_STATE.MISS_STATE         ; 0                     ; 0                     ; 0                            ; 0                        ; 0                    ; 1                    ; 1                      ;
; ARB_STATE.IO_REQUEST         ; 0                     ; 0                     ; 0                            ; 0                        ; 1                    ; 0                    ; 1                      ;
; ARB_STATE.IO_PIPE_RESYNC     ; 0                     ; 0                     ; 0                            ; 1                        ; 0                    ; 0                    ; 1                      ;
; ARB_STATE.IO_PIPE_RESYNC_END ; 0                     ; 0                     ; 1                            ; 0                        ; 0                    ; 0                    ; 1                      ;
; ARB_STATE.DIRTY_STATE        ; 0                     ; 1                     ; 0                            ; 0                        ; 0                    ; 0                    ; 1                      ;
; ARB_STATE.PIPE_RESYNC        ; 1                     ; 0                     ; 0                            ; 0                        ; 0                    ; 0                    ; 1                      ;
+------------------------------+-----------------------+-----------------------+------------------------------+--------------------------+----------------------+----------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; amber_uart:GP_UART_1|wb_rdata32[16..21,24..31]                                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; MINI_UART:GP_UART_0|WB_DATA_O[8..31]                                                                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[10..31]                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_we[0]                                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][31]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][30]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][29]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][28]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][27]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][26]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][25]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][24]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][23]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][22]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][21]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][20]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][19]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][18]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][17]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][16]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][15]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][14]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][13]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][12]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][11]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][10]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][9]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][8]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][7]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][6]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][5]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][4]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][3]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_adr[0][2]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][31]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][30]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][29]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][28]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][27]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][26]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][25]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][24]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][23]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][22]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][21]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][20]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][19]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][18]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][17]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][16]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][15]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][14]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][13]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][12]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][11]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][10]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][9]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][8]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][7]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][6]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][5]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][4]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][3]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][2]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][1]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_dat[0][0]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_sel[0][3]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_sel[0][2]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_sel[0][1]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|p_bufw_sel[0][0]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][0]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][1]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][2]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][3]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][4]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][5]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][6]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][7]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][8]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][9]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][10]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][11]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][12]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][13]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][14]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][15]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][16]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][17]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][18]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][19]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][20]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][21]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][22]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][23]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][24]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][25]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][26]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][27]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][28]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][29]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][30]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[0][31]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][0]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][1]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][2]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][3]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][4]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][5]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][6]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][7]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][8]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][9]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][10]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][11]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][12]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][13]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][14]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][15]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][16]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][17]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][18]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][19]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][20]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][21]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][22]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][23]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][24]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][25]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][26]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][27]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][28]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][29]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][30]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[1][31]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][0]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][1]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][2]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][3]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][4]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][5]                   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][6]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][7]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][8]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][9]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][10]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][11]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][12]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][13]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][14]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][15]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][16]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][17]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][18]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][19]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][20]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][21]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][22]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][23]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][24]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][25]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][26]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][27]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][28]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][29]                  ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][30]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[2][31]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][0]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][1]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][2]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][3]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][4]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][5]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][6]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][7]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][8]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][9]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][10]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][11]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][12]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][13]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][14]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][15]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][16]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][17]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][18]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][19]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][20]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][21]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][22]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][23]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][24]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][25]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][26]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][27]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][28]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][29]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][30]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[3][31]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][0]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][1]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][2]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][3]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][4]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][5]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][6]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][7]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][8]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][9]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][10]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][11]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][12]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][13]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][14]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][15]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][16]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][17]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][18]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][19]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][20]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][21]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][22]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][23]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][24]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][25]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][26]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][27]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][28]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][29]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][30]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[4][31]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][0]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][1]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][2]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][3]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][4]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][5]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][6]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][7]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][8]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][9]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][10]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][11]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][12]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][13]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][14]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][15]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][16]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][17]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][18]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][19]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][20]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][21]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][22]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][23]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][24]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][25]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][26]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][27]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][28]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][29]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][30]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[5][31]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][0]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][1]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][2]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][3]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][4]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][5]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][6]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][7]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][8]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][9]                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][10]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][11]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][12]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][13]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][14]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][15]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][16]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][17]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][18]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][19]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][20]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][21]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][22]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][23]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][24]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][25]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][26]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][27]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][28]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][29]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][30]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[7][31]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][0]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][1]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][2]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][3]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][4]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][5]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][6]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][7]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][8]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][9]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][10]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][11]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][12]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][13]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][14]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][15]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][16]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][17]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][18]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][19]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][20]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][21]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][22]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][23]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][24]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][25]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][26]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][27]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][28]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][29]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][30]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[10][31]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][21]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][22]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][23]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][24]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][25]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][26]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][27]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][28]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][29]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][30]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][31]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][0]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][1]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][2]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][3]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][4]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][5]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][6]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][7]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][8]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][9]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][10]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][11]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][12]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][13]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][14]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][15]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][16]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][17]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][18]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][19]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][20]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][21]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][22]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][23]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][24]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][25]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][26]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][27]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][28]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][29]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][30]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[14][31]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][0]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][1]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][2]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][3]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][4]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][5]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][6]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][7]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][8]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][9]                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][10]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][11]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][12]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][13]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][14]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][15]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][16]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][17]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][18]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][19]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][20]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][21]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][22]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][23]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][24]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][25]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][26]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][27]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][28]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][29]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][30]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[15][31]                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[8,9]                                                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[8..31]                                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[1]                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59..65] ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|wb_rdata32[8..15,22]                                                                      ; Merged with amber_uart:GP_UART_1|wb_rdata32[23]                                                                          ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[2]                                ; Merged with wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[0]                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]        ; Merged with wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[1,3]                              ; Merged with wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[0]                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]   ; Merged with wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[2]      ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][31]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[31]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][30]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[30]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][29]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[29]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][28]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[28]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][27]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[27]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][26]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[26]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][25]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[25]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][24]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[24]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][23]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[23]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][22]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[22]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][21]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[21]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][20]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[20]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][19]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[19]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][18]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[18]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][17]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[17]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][16]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[16]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][15]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[15]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][14]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[14]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][13]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[13]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][12]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[12]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][11]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[11]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][10]                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[10]                                                 ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][9]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[9]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][8]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[8]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][7]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[7]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][6]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[6]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][5]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[5]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][4]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[4]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][3]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[3]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][2]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[2]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][1]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[1]                                                  ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[9][0]                   ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[0]                                                  ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_CTI_O[2]                                                    ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_CTI_O[0]                                                  ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_STB_O                                                       ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_CYC_O                                                     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|BASE_BUF[1..6]                                                 ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|BASE_BUF[0]                                                  ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|IC_ADR_BUF[1]                                                  ; Merged with STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|IC_ADR_BUF[0]                                                ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|IMM_O[24..31]                    ; Merged with STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|IMM_O[23]                      ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|IC_ADR_BUF[0]                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|BIT_BUF                                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator|MS_OVFL_REG                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[0..7]                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|port_sel[0]                                                         ; Stuck at VCC due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|BASE_BUF[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ADR_BUF[0,1]                                                       ; Lost fanout                                                                                                              ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][31]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][30]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][0]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][29]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][28]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][1]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][27]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][26]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][25]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][24]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][2]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][23]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][22]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][21]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][20]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][19]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][18]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][17]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][16]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][3]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][15]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][14]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][13]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][12]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][11]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][10]                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][9]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][8]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][7]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][6]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][5]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|REG_FILE[30][4]                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DAT_BUF[0..31]                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ARB_STATE.IO_REQUEST                                               ; Lost fanout                                                                                                              ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ARB_STATE.DIRTY_STATE                                              ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|rxd_state~14                                                                              ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|rxd_state~15                                                                              ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|rxd_state~16                                                                              ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|rxd_state~17                                                                              ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|txd_state~13                                                                              ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|txd_state~14                                                                              ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|txd_state~15                                                                              ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|txd_state~16                                                                              ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state~5                            ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~6                               ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~7                               ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~8                               ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state~6                                                  ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state~9                                                  ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state~10                                                      ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state~11                                                      ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state~12                                                      ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state~13                                                      ; Lost fanout                                                                                                              ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ARB_STATE.IO_PIPE_RESYNC                                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ARB_STATE.IO_PIPE_RESYNC_END                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; RST_PROTECT:SYSCON_RST|SYS_RST_CNT[31]                                                                         ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|tx_fifo_rp[4]                                                                             ; Lost fanout                                                                                                              ;
; amber_uart:GP_UART_1|tx_fifo_wp[4]                                                                             ; Lost fanout                                                                                                              ;
; RST_PROTECT:SYSCON_RST|CPU_RST_CNT[31]                                                                         ; Lost fanout                                                                                                              ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~118           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~59            ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~0             ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~177           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~295           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~354           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~236           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~413           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~120           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~61            ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~2             ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~179           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~297           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~356           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~238           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~415           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~119           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~60            ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~1             ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~178           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~296           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~355           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~237           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~414           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~121           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~62            ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~3             ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~180           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~298           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~357           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~239           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~416           ; Stuck at VCC due to stuck port data_in                                                                                   ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0..3]   ; Stuck at VCC due to stuck port data_in                                                                                   ;
; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_d       ; Merged with i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|sda_chk          ;
; Total Number of Removed Registers = 697                                                                        ;                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                    ;
+------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|IC_ADR_BUF[0]                                        ; Stuck at GND              ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[0],                                                ;
;                                                                                                      ; due to stuck port data_in ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[1],                                                ;
;                                                                                                      ;                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[2],                                                ;
;                                                                                                      ;                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[3],                                                ;
;                                                                                                      ;                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[4],                                                ;
;                                                                                                      ;                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[5],                                                ;
;                                                                                                      ;                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[6],                                                ;
;                                                                                                      ;                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|DIRTY_FLAG[7],                                                ;
;                                                                                                      ;                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ADR_BUF[0],                                                   ;
;                                                                                                      ;                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ADR_BUF[1]                                                    ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[10]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[10]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[11]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[11]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[12]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[12]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[13]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[13]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[14]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[14]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[15]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[15]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[16]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[16]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[17]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[17]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[18]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[18]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[19]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[19]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[20]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[20]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[21]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[21]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[22]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[22]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[23]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[23]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[24]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[24]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[25]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[25]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[26]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[26]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[27]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[27]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[28]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[28]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[29]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[29]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[30]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[30]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[31]                                                             ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[31]                                                                   ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[9]                                                              ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[9]                                                                    ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; GP_IO_CTRL:IO_CONTROLLER_0|IO_I_SYNC[8]                                                              ; Stuck at GND              ; GP_IO_CTRL:IO_CONTROLLER_0|IRQ_SYNC[8]                                                                    ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~118 ; Stuck at VCC              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0] ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~120 ; Stuck at VCC              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2] ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~119 ; Stuck at VCC              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1] ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~121 ; Stuck at VCC              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3] ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
+------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8296  ;
; Number of registers using Synchronous Clear  ; 1332  ;
; Number of registers using Synchronous Load   ; 569   ;
; Number of registers using Asynchronous Clear ; 958   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6057  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[0]                                                                                                                                      ; 5       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[1]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[2]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[3]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[4]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[5]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[6]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[7]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[8]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[9]                                                                                                                                      ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[10]                                                                                                                                     ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[11]                                                                                                                                     ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[12]                                                                                                                                     ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[13]                                                                                                                                     ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[14]                                                                                                                                     ; 2       ;
; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[15]                                                                                                                                     ; 2       ;
; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TxD                                                                                                                                     ; 1       ;
; amber_uart:GP_UART_1|txd                                                                                                                                                       ; 1       ;
; amber_uart:GP_UART_1|uart0_cts_n_d[3]                                                                                                                                          ; 2       ;
; amber_uart:GP_UART_1|rx_fifo_empty                                                                                                                                             ; 8       ;
; RST_PROTECT:SYSCON_RST|SYS_RST_STATE                                                                                                                                           ; 6       ;
; amber_uart:GP_UART_1|uart0_cts_n_d[1]                                                                                                                                          ; 2       ;
; amber_uart:GP_UART_1|uart0_cts_n_d[2]                                                                                                                                          ; 2       ;
; RST_PROTECT:SYSCON_RST|CPU_RST_STATE                                                                                                                                           ; 4       ;
; amber_uart:GP_UART_1|uart0_cts_n_d[0]                                                                                                                                          ; 1       ;
; amber_uart:GP_UART_1|rxd_d[0]                                                                                                                                                  ; 2       ;
; amber_uart:GP_UART_1|rxd_d[1]                                                                                                                                                  ; 2       ;
; amber_uart:GP_UART_1|rxd_d[3]                                                                                                                                                  ; 2       ;
; amber_uart:GP_UART_1|rxd_d[4]                                                                                                                                                  ; 1       ;
; amber_uart:GP_UART_1|rxd_d[2]                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 45                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                             ;
+------------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                    ; Megafunction                                                   ; Type ;
+------------------------------------------------------------------+----------------------------------------------------------------+------+
; BOOT_ROM_FILE:BOOT_MEMORY|WB_DATA_INT[0..31]                     ; BOOT_ROM_FILE:BOOT_MEMORY|BOOT_ROM_rtl_0                       ; RAM  ;
; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_R_DATA[0..7]   ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_MEM_LL_rtl_0 ; RAM  ;
; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_R_DATA[8..15]  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_MEM_LH_rtl_0 ; RAM  ;
; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_R_DATA[16..23] ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_MEM_HL_rtl_0 ; RAM  ;
; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_R_DATA[24..31] ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_MEM_HH_rtl_0 ; RAM  ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_R_DATA[24..31] ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_MEM_HH_rtl_0 ; RAM  ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_R_DATA[0..7]   ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_MEM_LL_rtl_0 ; RAM  ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_R_DATA[8..15]  ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_MEM_LH_rtl_0 ; RAM  ;
; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_R_DATA[16..23] ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_MEM_HL_rtl_0 ; RAM  ;
+------------------------------------------------------------------+----------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[21]                                                                                                                                          ;
; 3:1                ; 69 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|P_DATA_O_BUF[1]                                                                                                                                                               ;
; 3:1                ; 68 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|P_DATA_O_BUF[11]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[13][6]                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|GP_IO_CTRL:IO_CONTROLLER_0|IO_O_SYNC[13]                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3]                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0]                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2]                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2]                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1]                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2]                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TReg[5]                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |STORM_SoC_basic|amber_uart:GP_UART_1|tx_fifo_rp[4]                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |STORM_SoC_basic|amber_uart:GP_UART_1|tx_fifo_wp[3]                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[6][0]                                                                                                                              ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[6][4]                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|cnt[6]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1]                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER|WB_ACK_O_INT                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|INSTR_BUF[31]                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER|FIQ_ACK[7]                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:fSCL[0]                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:filter_cnt[13]                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[11][21]                                                                                                                            ;
; 3:1                ; 346 bits  ; 692 LEs       ; 346 LEs              ; 346 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator|BP1_O[25]                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[12]                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |STORM_SoC_basic|amber_uart:GP_UART_1|tx_fifo_count[3]                                                                                                                                                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|spi_top:SPI_CTRL_0|wb_dat_o[16]                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |STORM_SoC_basic|spi_top:SPI_CTRL_0|wb_dat_o[15]                                                                                                                                                                                           ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |STORM_SoC_basic|spi_top:SPI_CTRL_0|wb_dat_o[12]                                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|spi_top:SPI_CTRL_0|wb_dat_o[1]                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[16]                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[30]                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|cr[1]                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|dcnt[2]                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|sr[4]                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|MEM_CTRL[25]                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ACK_CNT[10]                                                                                                                                                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|PAGE_BASE_ADR[7][22]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|PAGE_BASE_ADR[6][30]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|PAGE_BASE_ADR[5][11]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|PAGE_BASE_ADR[4][10]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|PAGE_BASE_ADR[3][26]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|PAGE_BASE_ADR[2][24]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|PAGE_BASE_ADR[1][7]                                                                                                                                                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|PAGE_BASE_ADR[0][27]                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|HIST_MEM[1][0]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|HIST_MEM[0][2]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|HIST_MEM[7][2]                                                                                                                                                                ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|PAGE_BASE_ADR[7][9]                                                                                                                                                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|PAGE_BASE_ADR[6][25]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|PAGE_BASE_ADR[5][24]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|PAGE_BASE_ADR[4][11]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|PAGE_BASE_ADR[3][28]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|PAGE_BASE_ADR[2][16]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|PAGE_BASE_ADR[1][12]                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|PAGE_BASE_ADR[0][24]                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|HIST_MEM[1][2]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|HIST_MEM[0][2]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|HIST_MEM[7][2]                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|amber_uart:GP_UART_1|tx_fifo[0][0]                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|HIST_MEM[6][1]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|HIST_MEM[5][0]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|HIST_MEM[4][2]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|HIST_MEM[3][0]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|HIST_MEM[2][0]                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back|ALU_DATA[14]                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|HIST_MEM[6][2]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|HIST_MEM[5][0]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|HIST_MEM[4][0]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|HIST_MEM[3][0]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|HIST_MEM[2][0]                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[3]                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_ACK[31]                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|TIMER:SYSTEM_TIMER_0|PRSC_REG[11]                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[8][29]                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[8][0]                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|WB_CTRL[21]                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[10]                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|RST_PROTECT:SYSCON_RST|CPU_RST_CNT[25]                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|WB_DATA_O[22]                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |STORM_SoC_basic|MINI_UART:GP_UART_0|WB_DATA_O[2]                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|MINI_UART:GP_UART_0|WB_DATA_O[1]                                                                                                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|GP_IO_CTRL:IO_CONTROLLER_0|WB_DATA_O[9]                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|GP_IO_CTRL:IO_CONTROLLER_0|WB_DATA_O[2]                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[2][0]                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][4]                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|MINI_UART:GP_UART_0|TxData[2]                                                                                                                                                                                             ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|PC_DELAY_BUF[1][13]                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|INSTR_REG[10]                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|spi_top:SPI_CTRL_0|spi_shift:shift|cnt[2]                                                                                                                                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|amber_uart:GP_UART_1|rx_int_timer[4]                                                                                                                                                                                      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|wb_dat_o[2]                                                                                                                                                                               ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|wb_dat_o[6]                                                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|TIMER:SYSTEM_TIMER_0|WB_DATA_O[28]                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|cr[6]                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|amber_uart:GP_UART_1|rx_fifo[0][7]                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|MEM_CTRL[6]                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|BR_CNT[1]                                                                                                                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|IMM_O[16]                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[2]                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|prer[3]                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_cycle_count[17]                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|DAT_BUF[16]                                                                                                                                                                   ;
; 5:1                ; 25 bits   ; 75 LEs        ; 50 LEs               ; 25 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|IC_ADR_BUF[12]                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_PC[1]                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[37]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |STORM_SoC_basic|RST_PROTECT:SYSCON_RST|SYS_RST_CNT[11]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[28]                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|CP_REG_FILE[12][31]                                                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|PAGE_BUF[1]                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|DC_ADR_BUF[0]                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|IMM_O[11]                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_FIQ[28]                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_SVC[29]                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_ABT[28]                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_IRQ[30]                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_UND[29]                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_SYS[28]                                                                                                                                   ;
; 7:1                ; 27 bits   ; 108 LEs       ; 81 LEs               ; 27 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_PC[11]                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |STORM_SoC_basic|MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[3]                                                                                                                                                                  ;
; 7:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|BASE_BUF[15]                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[25]                                                                                                                             ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_FIQ[3]                                                                                                                                    ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_SVC[12]                                                                                                                                   ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_ABT[13]                                                                                                                                   ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_IRQ[13]                                                                                                                                   ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_UND[8]                                                                                                                                    ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|SMSR_SYS[15]                                                                                                                                   ;
; 35:1               ; 32 bits   ; 736 LEs       ; 64 LEs               ; 672 LEs                ; Yes        ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[14]                                                                                                                                                                            ;
; 35:1               ; 32 bits   ; 736 LEs       ; 64 LEs               ; 672 LEs                ; Yes        ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[15]                                                                                                                                                                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[31]                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[5]                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[6]                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_BUF[1]                                                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[40]                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[11]                                                                                                                                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|DC_ADR_BUF[2]                                                                                                                                                             ;
; 10:1               ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|DC_ADR_BUF[29]                                                                                                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|IMM_O[0]                                                                                                                                    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[44]                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[18]                                                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|core_cmd[2]                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|ba[0]                                                                                                                                                                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|IMM_O[5]                                                                                                                                    ;
; 43:1               ; 32 bits   ; 896 LEs       ; 768 LEs              ; 128 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_A_REG[13]                                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|IMM_O[3]                                                                                                                                    ;
; 15:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OPCODE_CTRL_O[6]                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[8]                                                                                                                                 ;
; 15:1               ; 14 bits   ; 140 LEs       ; 84 LEs               ; 56 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator|OP_B[3]                                                                                                                                                         ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                 ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|amber_uart:GP_UART_1|wb_rdata32[7]                                                                                                                                                                                        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator|OP_B[17]                                                                                                                                                        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator|OP_B[26]                                                                                                                                                        ;
; 17:1               ; 19 bits   ; 209 LEs       ; 57 LEs               ; 152 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[14]                                                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                                                                                                                                 ;
; 15:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_BUF[6]                                                                                                                                                             ;
; 15:1               ; 25 bits   ; 250 LEs       ; 100 LEs              ; 150 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_BUF[31]                                                                                                                                                            ;
; 15:1               ; 32 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[20]                                                                                                                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DEC_CTRL_FF[7]                                                                                                                              ;
; 19:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; Yes        ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[30]                                                                                                                                                                               ;
; 48:1               ; 26 bits   ; 832 LEs       ; 468 LEs              ; 364 LEs                ; Yes        ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER|WB_DATA_O[17]                                                                                                                                                                             ;
; 21:1               ; 7 bits    ; 98 LEs        ; 14 LEs               ; 84 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[9]                                                                                                                                                                     ;
; 17:1               ; 5 bits    ; 55 LEs        ; 15 LEs               ; 40 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[5]                                                                                                                                                                     ;
; 56:1               ; 5 bits    ; 185 LEs       ; 140 LEs              ; 45 LEs                 ; Yes        ; |STORM_SoC_basic|VIC:VECTOR_INTERRUPT_CONTROLLER|WB_DATA_O[4]                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|BP_REG[3]                                                                                                                                               ;
; 42:1               ; 27 bits   ; 756 LEs       ; 648 LEs              ; 108 LEs                ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|BP_REG[25]                                                                                                                                              ;
; 43:1               ; 32 bits   ; 896 LEs       ; 800 LEs              ; 96 LEs                 ; Yes        ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]                                                                                                                                            ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_FF_NXT[3]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|core_cmd                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|P_DATA_O[11]                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|DIS_OF                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_bufram_addr                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|spi_top:SPI_CTRL_0|spi_shift:shift|rx_bit_pos[0]                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|LOAD_STORE_UNIT:Memory_Access|Mux1                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|P_DATA_O[13]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |STORM_SoC_basic|MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|Mux2                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |STORM_SoC_basic|i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|Selector61                                                                                                                                                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|Selector5                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|Selector0                                                                                                                                                                     ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|Mux649                                                                                                                                         ;
; 8:1                ; 27 bits   ; 135 LEs       ; 135 LEs              ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|Mux18                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|Mux27                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back|WB_DATA_O[24]                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|Selector34                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|Selector34                                                                                                                                                                    ;
; 16:1               ; 31 bits   ; 310 LEs       ; 155 LEs              ; 155 LEs                ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator|Mux24                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPCODE_DECODER:Instruction_Decoder|Mux125                                                                                                                                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back|WB_DATA_O[23]                                                                                                                                        ;
; 17:1               ; 3 bits    ; 33 LEs        ; 6 LEs                ; 27 LEs                 ; No         ; |STORM_SoC_basic|MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|Mux12                                                                                                                                                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back|WB_DATA_O[6]                                                                                                                                         ;
; 32:1               ; 6 bits    ; 126 LEs       ; 6 LEs                ; 120 LEs                ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:read_access_port_b|Mux32                                                                                                         ;
; 32:1               ; 15 bits   ; 315 LEs       ; 15 LEs               ; 300 LEs                ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:read_access_port_c|Mux33                                                                                                         ;
; 32:1               ; 24 bits   ; 504 LEs       ; 24 LEs               ; 480 LEs                ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:read_access_port_c|Mux42                                                                                                         ;
; 32:1               ; 2 bits    ; 42 LEs        ; 2 LEs                ; 40 LEs                 ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:write_access_data_port|Mux32                                                                                                     ;
; 32:1               ; 5 bits    ; 105 LEs       ; 5 LEs                ; 100 LEs                ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:write_access_data_port|Mux35                                                                                                     ;
; 32:1               ; 8 bits    ; 168 LEs       ; 8 LEs                ; 160 LEs                ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:write_access_data_port|Mux44                                                                                                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|FLAG_BUS[4]                                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|ARB_STATE                                                                                                                                                                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state                                                                                                                                         ;
; 40:1               ; 5 bits    ; 130 LEs       ; 120 LEs              ; 10 LEs                 ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPERAND_UNIT:Operand_Fetch_Unit|Mux95                                                                                                                                        ;
; 12:1               ; 14 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; No         ; |STORM_SoC_basic|CORE_WB_DATA_I[16]                                                                                                                                                                                                        ;
; 12:1               ; 10 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; No         ; |STORM_SoC_basic|CORE_WB_DATA_I[22]                                                                                                                                                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |STORM_SoC_basic|CORE_WB_DATA_I[4]                                                                                                                                                                                                         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state                                                                                                                                            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|ARB_STATE                                                                                                                                                                     ;
; 27:1               ; 11 bits   ; 198 LEs       ; 110 LEs              ; 88 LEs                 ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator|ALU_FW_O[27]                                                                                                                                                    ;
; 27:1               ; 16 bits   ; 288 LEs       ; 192 LEs              ; 96 LEs                 ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator|ALU_FW_O[20]                                                                                                                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |STORM_SoC_basic|amber_uart:GP_UART_1|Selector17                                                                                                                                                                                           ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; No         ; |STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state                                                                                                                                                                    ;
; 24:1               ; 7 bits    ; 112 LEs       ; 42 LEs               ; 70 LEs                 ; No         ; |STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|ARB_STATE                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 44 LEs               ; 28 LEs                 ; Yes        ; |STORM_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|altsyncram_j6d2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_pll:SYSCON_CLK|altpll:altpll_component ;
+-------------------------------+------------------------------+-----------------------------+
; Parameter Name                ; Value                        ; Type                        ;
+-------------------------------+------------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                     ;
; PLL_TYPE                      ; AUTO                         ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=system_pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                     ;
; LOCK_HIGH                     ; 1                            ; Untyped                     ;
; LOCK_LOW                      ; 1                            ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Signed Integer              ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Signed Integer              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                     ;
; SKIP_VCO                      ; OFF                          ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                     ;
; BANDWIDTH                     ; 0                            ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                     ;
; DOWN_SPREAD                   ; 0                            ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 2                            ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 2                            ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                            ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 1                            ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; -3000                        ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                     ;
; DPA_DIVIDER                   ; 0                            ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                     ;
; VCO_MIN                       ; 0                            ; Untyped                     ;
; VCO_MAX                       ; 0                            ; Untyped                     ;
; VCO_CENTER                    ; 0                            ; Untyped                     ;
; PFD_MIN                       ; 0                            ; Untyped                     ;
; PFD_MAX                       ; 0                            ; Untyped                     ;
; M_INITIAL                     ; 0                            ; Untyped                     ;
; M                             ; 0                            ; Untyped                     ;
; N                             ; 1                            ; Untyped                     ;
; M2                            ; 1                            ; Untyped                     ;
; N2                            ; 1                            ; Untyped                     ;
; SS                            ; 1                            ; Untyped                     ;
; C0_HIGH                       ; 0                            ; Untyped                     ;
; C1_HIGH                       ; 0                            ; Untyped                     ;
; C2_HIGH                       ; 0                            ; Untyped                     ;
; C3_HIGH                       ; 0                            ; Untyped                     ;
; C4_HIGH                       ; 0                            ; Untyped                     ;
; C5_HIGH                       ; 0                            ; Untyped                     ;
; C6_HIGH                       ; 0                            ; Untyped                     ;
; C7_HIGH                       ; 0                            ; Untyped                     ;
; C8_HIGH                       ; 0                            ; Untyped                     ;
; C9_HIGH                       ; 0                            ; Untyped                     ;
; C0_LOW                        ; 0                            ; Untyped                     ;
; C1_LOW                        ; 0                            ; Untyped                     ;
; C2_LOW                        ; 0                            ; Untyped                     ;
; C3_LOW                        ; 0                            ; Untyped                     ;
; C4_LOW                        ; 0                            ; Untyped                     ;
; C5_LOW                        ; 0                            ; Untyped                     ;
; C6_LOW                        ; 0                            ; Untyped                     ;
; C7_LOW                        ; 0                            ; Untyped                     ;
; C8_LOW                        ; 0                            ; Untyped                     ;
; C9_LOW                        ; 0                            ; Untyped                     ;
; C0_INITIAL                    ; 0                            ; Untyped                     ;
; C1_INITIAL                    ; 0                            ; Untyped                     ;
; C2_INITIAL                    ; 0                            ; Untyped                     ;
; C3_INITIAL                    ; 0                            ; Untyped                     ;
; C4_INITIAL                    ; 0                            ; Untyped                     ;
; C5_INITIAL                    ; 0                            ; Untyped                     ;
; C6_INITIAL                    ; 0                            ; Untyped                     ;
; C7_INITIAL                    ; 0                            ; Untyped                     ;
; C8_INITIAL                    ; 0                            ; Untyped                     ;
; C9_INITIAL                    ; 0                            ; Untyped                     ;
; C0_MODE                       ; BYPASS                       ; Untyped                     ;
; C1_MODE                       ; BYPASS                       ; Untyped                     ;
; C2_MODE                       ; BYPASS                       ; Untyped                     ;
; C3_MODE                       ; BYPASS                       ; Untyped                     ;
; C4_MODE                       ; BYPASS                       ; Untyped                     ;
; C5_MODE                       ; BYPASS                       ; Untyped                     ;
; C6_MODE                       ; BYPASS                       ; Untyped                     ;
; C7_MODE                       ; BYPASS                       ; Untyped                     ;
; C8_MODE                       ; BYPASS                       ; Untyped                     ;
; C9_MODE                       ; BYPASS                       ; Untyped                     ;
; C0_PH                         ; 0                            ; Untyped                     ;
; C1_PH                         ; 0                            ; Untyped                     ;
; C2_PH                         ; 0                            ; Untyped                     ;
; C3_PH                         ; 0                            ; Untyped                     ;
; C4_PH                         ; 0                            ; Untyped                     ;
; C5_PH                         ; 0                            ; Untyped                     ;
; C6_PH                         ; 0                            ; Untyped                     ;
; C7_PH                         ; 0                            ; Untyped                     ;
; C8_PH                         ; 0                            ; Untyped                     ;
; C9_PH                         ; 0                            ; Untyped                     ;
; L0_HIGH                       ; 1                            ; Untyped                     ;
; L1_HIGH                       ; 1                            ; Untyped                     ;
; G0_HIGH                       ; 1                            ; Untyped                     ;
; G1_HIGH                       ; 1                            ; Untyped                     ;
; G2_HIGH                       ; 1                            ; Untyped                     ;
; G3_HIGH                       ; 1                            ; Untyped                     ;
; E0_HIGH                       ; 1                            ; Untyped                     ;
; E1_HIGH                       ; 1                            ; Untyped                     ;
; E2_HIGH                       ; 1                            ; Untyped                     ;
; E3_HIGH                       ; 1                            ; Untyped                     ;
; L0_LOW                        ; 1                            ; Untyped                     ;
; L1_LOW                        ; 1                            ; Untyped                     ;
; G0_LOW                        ; 1                            ; Untyped                     ;
; G1_LOW                        ; 1                            ; Untyped                     ;
; G2_LOW                        ; 1                            ; Untyped                     ;
; G3_LOW                        ; 1                            ; Untyped                     ;
; E0_LOW                        ; 1                            ; Untyped                     ;
; E1_LOW                        ; 1                            ; Untyped                     ;
; E2_LOW                        ; 1                            ; Untyped                     ;
; E3_LOW                        ; 1                            ; Untyped                     ;
; L0_INITIAL                    ; 1                            ; Untyped                     ;
; L1_INITIAL                    ; 1                            ; Untyped                     ;
; G0_INITIAL                    ; 1                            ; Untyped                     ;
; G1_INITIAL                    ; 1                            ; Untyped                     ;
; G2_INITIAL                    ; 1                            ; Untyped                     ;
; G3_INITIAL                    ; 1                            ; Untyped                     ;
; E0_INITIAL                    ; 1                            ; Untyped                     ;
; E1_INITIAL                    ; 1                            ; Untyped                     ;
; E2_INITIAL                    ; 1                            ; Untyped                     ;
; E3_INITIAL                    ; 1                            ; Untyped                     ;
; L0_MODE                       ; BYPASS                       ; Untyped                     ;
; L1_MODE                       ; BYPASS                       ; Untyped                     ;
; G0_MODE                       ; BYPASS                       ; Untyped                     ;
; G1_MODE                       ; BYPASS                       ; Untyped                     ;
; G2_MODE                       ; BYPASS                       ; Untyped                     ;
; G3_MODE                       ; BYPASS                       ; Untyped                     ;
; E0_MODE                       ; BYPASS                       ; Untyped                     ;
; E1_MODE                       ; BYPASS                       ; Untyped                     ;
; E2_MODE                       ; BYPASS                       ; Untyped                     ;
; E3_MODE                       ; BYPASS                       ; Untyped                     ;
; L0_PH                         ; 0                            ; Untyped                     ;
; L1_PH                         ; 0                            ; Untyped                     ;
; G0_PH                         ; 0                            ; Untyped                     ;
; G1_PH                         ; 0                            ; Untyped                     ;
; G2_PH                         ; 0                            ; Untyped                     ;
; G3_PH                         ; 0                            ; Untyped                     ;
; E0_PH                         ; 0                            ; Untyped                     ;
; E1_PH                         ; 0                            ; Untyped                     ;
; E2_PH                         ; 0                            ; Untyped                     ;
; E3_PH                         ; 0                            ; Untyped                     ;
; M_PH                          ; 0                            ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; CLK0_COUNTER                  ; G0                           ; Untyped                     ;
; CLK1_COUNTER                  ; G0                           ; Untyped                     ;
; CLK2_COUNTER                  ; G0                           ; Untyped                     ;
; CLK3_COUNTER                  ; G0                           ; Untyped                     ;
; CLK4_COUNTER                  ; G0                           ; Untyped                     ;
; CLK5_COUNTER                  ; G0                           ; Untyped                     ;
; CLK6_COUNTER                  ; E0                           ; Untyped                     ;
; CLK7_COUNTER                  ; E1                           ; Untyped                     ;
; CLK8_COUNTER                  ; E2                           ; Untyped                     ;
; CLK9_COUNTER                  ; E3                           ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                     ;
; M_TIME_DELAY                  ; 0                            ; Untyped                     ;
; N_TIME_DELAY                  ; 0                            ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                     ;
; VCO_POST_SCALE                ; 0                            ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                   ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                     ;
; CBXI_PARAMETER                ; NOTHING                      ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                     ;
; WIDTH_CLOCK                   ; 6                            ; Untyped                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE              ;
+-------------------------------+------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RST_PROTECT:SYSCON_RST ;
+-----------------+----------+----------------------------------------+
; Parameter Name  ; Value    ; Type                                   ;
+-----------------+----------+----------------------------------------+
; trigger_val     ; 25000000 ; Signed Integer                         ;
; low_act_rst     ; true     ; Enumerated                             ;
; CPU_TRIGGER_VAL ; 131000   ; Signed Integer                         ;
+-----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST  ;
+-------------------+----------------------------------+-----------------+
; Parameter Name    ; Value                            ; Type            ;
+-------------------+----------------------------------+-----------------+
; i_cache_pages     ; 8                                ; Signed Integer  ;
; i_cache_page_size ; 32                               ; Signed Integer  ;
; d_cache_pages     ; 8                                ; Signed Integer  ;
; d_cache_page_size ; 32                               ; Signed Integer  ;
; boot_vector       ; 00000000000000010000000000000000 ; Unsigned Binary ;
; io_uc_begin       ; 00000001000000000000000000000000 ; Unsigned Binary ;
; io_uc_end         ; 11111111111111111111111111111111 ; Unsigned Binary ;
+-------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; boot_vec       ; 00000000000000010000000000000000 ; Unsigned Binary                       ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System ;
+----------------+----------------------------------+---------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                ;
+----------------+----------------------------------+---------------------------------------------------------------------+
; boot_vec       ; 00000000000000010000000000000000 ; Unsigned Binary                                                     ;
+----------------+----------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; cache_pages      ; 8     ; Signed Integer                                                ;
; log2_cache_pages ; 3     ; Signed Integer                                                ;
; page_size        ; 32    ; Signed Integer                                                ;
; log2_page_size   ; 5     ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; cache_pages      ; 8     ; Signed Integer                                                ;
; log2_cache_pages ; 3     ; Signed Integer                                                ;
; page_size        ; 32    ; Signed Integer                                                ;
; log2_page_size   ; 5     ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST ;
+------------------------+----------------------------------+----------------------------------+
; Parameter Name         ; Value                            ; Type                             ;
+------------------------+----------------------------------+----------------------------------+
; i_cache_pages          ; 8                                ; Signed Integer                   ;
; log2_i_cache_pages     ; 3                                ; Signed Integer                   ;
; i_cache_page_size      ; 32                               ; Signed Integer                   ;
; log2_i_cache_page_size ; 5                                ; Signed Integer                   ;
; d_cache_pages          ; 8                                ; Signed Integer                   ;
; log2_d_cache_pages     ; 3                                ; Signed Integer                   ;
; d_cache_page_size      ; 32                               ; Signed Integer                   ;
; log2_d_cache_page_size ; 5                                ; Signed Integer                   ;
; io_uc_begin            ; 00000001000000000000000000000000 ; Unsigned Binary                  ;
; io_uc_end              ; 11111111111111111111111111111111 ; Unsigned Binary                  ;
+------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_mem32:INTERNAL_SRAM_MEMORY ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WB_DWIDTH      ; 32    ; Signed Integer                                      ;
; WB_SWIDTH      ; 4     ; Signed Integer                                      ;
; MADDR_WIDTH    ; 15    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; boot-loader.mif      ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_osm1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BOOT_ROM_FILE:BOOT_MEMORY ;
+----------------+-------------------------+-----------------------------+
; Parameter Name ; Value                   ; Type                        ;
+----------------+-------------------------+-----------------------------+
; mem_size       ; 4096                    ; Signed Integer              ;
; log2_mem_size  ; 12                      ; Signed Integer              ;
; output_gate    ; false                   ; Enumerated                  ;
; init_image_id  ; STORM_SOC_BASIC_BL_32_8 ; String                      ;
+----------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0 ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                        ;
; CLK_FREQ_MHZ   ; 100    ; Signed Integer                                ;
; POWERUP_DELAY  ; 200    ; Signed Integer                                ;
; BURST_LENGTH   ; 8      ; Signed Integer                                ;
; WB_PORTS       ; 1      ; Signed Integer                                ;
; BUF_WIDTH      ; 3      ; Signed Integer                                ;
; ROW_WIDTH      ; 13     ; Signed Integer                                ;
; COL_WIDTH      ; 9      ; Signed Integer                                ;
; BA_WIDTH       ; 2      ; Signed Integer                                ;
; tCAC           ; 3      ; Signed Integer                                ;
; tRAC           ; 5      ; Signed Integer                                ;
; tRP            ; 2      ; Signed Integer                                ;
; tRC            ; 9      ; Signed Integer                                ;
; tMRD           ; 2      ; Signed Integer                                ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; CLK_FREQ_MHZ   ; 100   ; Signed Integer                                                       ;
; POWERUP_DELAY  ; 200   ; Signed Integer                                                       ;
; BURST_LENGTH   ; 8     ; Signed Integer                                                       ;
; ROW_WIDTH      ; 13    ; Signed Integer                                                       ;
; COL_WIDTH      ; 9     ; Signed Integer                                                       ;
; BA_WIDTH       ; 2     ; Signed Integer                                                       ;
; tCAC           ; 3     ; Signed Integer                                                       ;
; tRAC           ; 5     ; Signed Integer                                                       ;
; tRP            ; 2     ; Signed Integer                                                       ;
; tRC            ; 9     ; Signed Integer                                                       ;
; tMRD           ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter ;
+----------------+--------+---------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                          ;
+----------------+--------+---------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                        ;
; WB_PORTS       ; 1      ; Signed Integer                                                ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                ;
+----------------+--------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port ;
+----------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                   ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                 ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                      ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                            ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                            ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                            ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                            ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ppi2        ; Untyped                                                                                                                                   ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                   ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MINI_UART:GP_UART_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; brdivisor      ; 868   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MINI_UART:GP_UART_0|Counter:Uart_Rxrate ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; count          ; 868   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MINI_UART:GP_UART_0|Counter:Uart_Txrate ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; count          ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amber_uart:GP_UART_1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WB_DWIDTH      ; 32    ; Signed Integer                           ;
; WB_SWIDTH      ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_top:SPI_CTRL_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; Tp             ; 1     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_top:SPI_CTRL_0|spi_clgen:clgen ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_top:SPI_CTRL_0|spi_shift:shift ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:I2C_CONTROLLER_0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; arst_lvl       ; '1'   ; Enumerated                                          ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 102                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 102                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 19666                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 59509                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 330                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0     ;
+------------------------------------+----------------------------------------------------+----------------+
; Parameter Name                     ; Value                                              ; Type           ;
+------------------------------------+----------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                 ; Untyped        ;
; WIDTHAD_A                          ; 12                                                 ; Untyped        ;
; NUMWORDS_A                         ; 4096                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; INIT_FILE                          ; db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_es81                                    ; Untyped        ;
+------------------------------------+----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                  ;
; WIDTH_A                            ; 8                                          ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                          ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                        ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/storm_sdram.ram0_CACHE_656886dd.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_h5d1                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                  ;
; WIDTH_A                            ; 8                                          ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                          ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                        ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/storm_sdram.ram1_CACHE_656886dd.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_i5d1                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                  ;
; WIDTH_A                            ; 8                                          ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                          ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                        ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/storm_sdram.ram2_CACHE_656886dd.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_j5d1                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                  ;
; WIDTH_A                            ; 8                                          ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                          ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                        ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/storm_sdram.ram3_CACHE_656886dd.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_k5d1                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                  ;
; WIDTH_A                            ; 8                                          ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                          ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                        ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/storm_sdram.ram3_CACHE_656886dd.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_k5d1                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                  ;
; WIDTH_A                            ; 8                                          ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                          ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                        ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/storm_sdram.ram0_CACHE_656886dd.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_h5d1                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                  ;
; WIDTH_A                            ; 8                                          ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                          ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                        ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/storm_sdram.ram1_CACHE_656886dd.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_i5d1                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                  ;
; WIDTH_A                            ; 8                                          ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                          ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                        ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/storm_sdram.ram2_CACHE_656886dd.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_j5d1                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                          ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                       ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; system_pll:SYSCON_CLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                         ;
; Entity Instance                           ; sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
; Entity Instance                           ; STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                       ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                        ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                            ;
; Entity Instance                       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                           ;
;     -- LPM_WIDTHB                     ; 32                                                                                                           ;
;     -- LPM_WIDTHP                     ; 64                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                           ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VIC:VECTOR_INTERRUPT_CONTROLLER"                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; irq_lines_i[31..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack_lines_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master_top:I2C_CONTROLLER_0" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; arst_i ; Input ; Info     ; Stuck at GND                    ;
+--------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amber_uart:GP_UART_1"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_uart_cts_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_uart_rts_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "MINI_UART:GP_UART_0|Counter:Uart_Txrate" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                             ;
+-------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "MINI_UART:GP_UART_0|Counter:Uart_Rxrate" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                             ;
; ce    ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GP_IO_CTRL:IO_CONTROLLER_0"                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; gp_io_o[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gp_io_i[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_data_i[71..66] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_data_o[71..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram" ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; do_b ; Output ; Info     ; Explicitly unconnected                                                               ;
+------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:SDRAM_CTRL_0"                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wb_bte_i ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem"                                                     ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity         ; Details                                                                                                  ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; address ; Input ; Critical Warning ; Can't connect array with 15 elements in array dimension 1 to port with 13 elements in the same dimension ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_data_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; p_dq_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; p_we_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_p_sel_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_d_sel_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_a_sel_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_data_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_drt_ack_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_io_acc_i  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_flush_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_dirty_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_wthru_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_sync_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "STORM_TOP:STORM_TOP_INST"                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_port_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_port_i[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_pll:SYSCON_CLK"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 102                 ; 102              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 0              ; sram        ; 32    ; 8192  ; Read/Write ; sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:38     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                          ;
+---------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------+---------+
; Name                                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                            ; Details ;
+---------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------+---------+
; BOOT_ROM_STB_I                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BOOT_ROM_STB_I~4                                             ; N/A     ;
; BOOT_ROM_STB_I                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BOOT_ROM_STB_I~4                                             ; N/A     ;
; CORE_WB_DATA_I[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[0]~15                                         ; N/A     ;
; CORE_WB_DATA_I[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[0]~15                                         ; N/A     ;
; CORE_WB_DATA_I[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[10]~30                                        ; N/A     ;
; CORE_WB_DATA_I[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[10]~30                                        ; N/A     ;
; CORE_WB_DATA_I[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[11]~36                                        ; N/A     ;
; CORE_WB_DATA_I[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[11]~36                                        ; N/A     ;
; CORE_WB_DATA_I[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[12]~42                                        ; N/A     ;
; CORE_WB_DATA_I[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[12]~42                                        ; N/A     ;
; CORE_WB_DATA_I[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[13]~48                                        ; N/A     ;
; CORE_WB_DATA_I[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[13]~48                                        ; N/A     ;
; CORE_WB_DATA_I[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[14]~54                                        ; N/A     ;
; CORE_WB_DATA_I[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[14]~54                                        ; N/A     ;
; CORE_WB_DATA_I[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[15]~60                                        ; N/A     ;
; CORE_WB_DATA_I[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[15]~60                                        ; N/A     ;
; CORE_WB_DATA_I[16]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[16]~72                                        ; N/A     ;
; CORE_WB_DATA_I[16]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[16]~72                                        ; N/A     ;
; CORE_WB_DATA_I[17]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[17]~78                                        ; N/A     ;
; CORE_WB_DATA_I[17]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[17]~78                                        ; N/A     ;
; CORE_WB_DATA_I[18]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[18]~84                                        ; N/A     ;
; CORE_WB_DATA_I[18]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[18]~84                                        ; N/A     ;
; CORE_WB_DATA_I[19]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[19]~90                                        ; N/A     ;
; CORE_WB_DATA_I[19]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[19]~90                                        ; N/A     ;
; CORE_WB_DATA_I[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[1]~97                                         ; N/A     ;
; CORE_WB_DATA_I[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[1]~97                                         ; N/A     ;
; CORE_WB_DATA_I[20]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[20]~103                                       ; N/A     ;
; CORE_WB_DATA_I[20]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[20]~103                                       ; N/A     ;
; CORE_WB_DATA_I[21]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[21]~109                                       ; N/A     ;
; CORE_WB_DATA_I[21]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[21]~109                                       ; N/A     ;
; CORE_WB_DATA_I[22]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[22]~115                                       ; N/A     ;
; CORE_WB_DATA_I[22]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[22]~115                                       ; N/A     ;
; CORE_WB_DATA_I[23]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[23]~121                                       ; N/A     ;
; CORE_WB_DATA_I[23]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[23]~121                                       ; N/A     ;
; CORE_WB_DATA_I[24]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[24]~127                                       ; N/A     ;
; CORE_WB_DATA_I[24]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[24]~127                                       ; N/A     ;
; CORE_WB_DATA_I[25]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[25]~133                                       ; N/A     ;
; CORE_WB_DATA_I[25]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[25]~133                                       ; N/A     ;
; CORE_WB_DATA_I[26]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[26]~139                                       ; N/A     ;
; CORE_WB_DATA_I[26]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[26]~139                                       ; N/A     ;
; CORE_WB_DATA_I[27]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[27]~145                                       ; N/A     ;
; CORE_WB_DATA_I[27]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[27]~145                                       ; N/A     ;
; CORE_WB_DATA_I[28]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[28]~151                                       ; N/A     ;
; CORE_WB_DATA_I[28]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[28]~151                                       ; N/A     ;
; CORE_WB_DATA_I[29]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[29]~157                                       ; N/A     ;
; CORE_WB_DATA_I[29]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[29]~157                                       ; N/A     ;
; CORE_WB_DATA_I[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[2]~164                                        ; N/A     ;
; CORE_WB_DATA_I[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[2]~164                                        ; N/A     ;
; CORE_WB_DATA_I[30]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[30]~170                                       ; N/A     ;
; CORE_WB_DATA_I[30]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[30]~170                                       ; N/A     ;
; CORE_WB_DATA_I[31]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[31]~176                                       ; N/A     ;
; CORE_WB_DATA_I[31]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[31]~176                                       ; N/A     ;
; CORE_WB_DATA_I[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[3]~183                                        ; N/A     ;
; CORE_WB_DATA_I[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[3]~183                                        ; N/A     ;
; CORE_WB_DATA_I[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[4]~190                                        ; N/A     ;
; CORE_WB_DATA_I[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[4]~190                                        ; N/A     ;
; CORE_WB_DATA_I[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[5]~197                                        ; N/A     ;
; CORE_WB_DATA_I[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[5]~197                                        ; N/A     ;
; CORE_WB_DATA_I[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[6]~204                                        ; N/A     ;
; CORE_WB_DATA_I[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[6]~204                                        ; N/A     ;
; CORE_WB_DATA_I[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[7]~211                                        ; N/A     ;
; CORE_WB_DATA_I[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[7]~211                                        ; N/A     ;
; CORE_WB_DATA_I[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[8]~217                                        ; N/A     ;
; CORE_WB_DATA_I[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[8]~217                                        ; N/A     ;
; CORE_WB_DATA_I[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[9]~223                                        ; N/A     ;
; CORE_WB_DATA_I[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CORE_WB_DATA_I[9]~223                                        ; N/A     ;
; INT_MEM_STB_I                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; INT_MEM_STB_I~0                                              ; N/A     ;
; INT_MEM_STB_I                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; INT_MEM_STB_I~0                                              ; N/A     ;
; SDRAM_MEM_STB_I                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SDRAM_MEM_STB_I~3                                            ; N/A     ;
; SDRAM_MEM_STB_I                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SDRAM_MEM_STB_I~3                                            ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[0]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[0]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[10] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[10] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[11] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[11] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[1]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[1]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[2]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[2]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[3]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[3]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[4]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[4]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[5]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[5]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[6]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[6]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[7]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[7]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[8]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[8]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[9]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[9]  ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[32]~10               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[32]~10               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[42]~4                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[42]~4                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[43]~13               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[43]~13               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[44]~11               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[44]~11               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[45]~3                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[45]~3                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[46]~7                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[46]~7                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[47]~15               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[47]~15               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[48]~58               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[48]~58               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[49]~57               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[49]~57               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[50]~56               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[50]~56               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[51]~59               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[51]~59               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[33]~2                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[33]~2                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[52]~54               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[52]~54               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[53]~52               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[53]~52               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[54]~53               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[54]~53               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[55]~55               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[55]~55               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[56]~50               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[56]~50               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[57]~49               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[57]~49               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[58]~48               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[58]~48               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[59]~51               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[59]~51               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[60]~62               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[60]~62               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[61]~60               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[61]~60               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[34]~6                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[34]~6                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[62]~61               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[62]~61               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[63]~63               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[63]~63               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[35]~14               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[35]~14               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[36]~9                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[36]~9                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[37]~0                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[37]~0                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[38]~5                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[38]~5                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[39]~12               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[39]~12               ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[40]~8                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[40]~8                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[41]~1                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_DATA_O[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_top:SPI_CTRL_0|spi_shift:shift|data[41]~1                ; N/A     ;
; STORM_TOP:STORM_TOP_INST|WB_CYC_O                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_CYC_O     ; N/A     ;
; STORM_TOP:STORM_TOP_INST|WB_CYC_O                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_CYC_O     ; N/A     ;
; STORM_TOP:STORM_TOP_INST|WB_WE_O                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_WE_O      ; N/A     ;
; STORM_TOP:STORM_TOP_INST|WB_WE_O                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_WE_O      ; N/A     ;
; UART1_STB_I                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART1_STB_I~4_wirecell                                       ; N/A     ;
; UART1_STB_I                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART1_STB_I~4_wirecell                                       ; N/A     ;
; system_pll:SYSCON_CLK|c0                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system_pll:SYSCON_CLK|altpll:altpll_component|_clk0          ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[12]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[12] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[12]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[12] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[13]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[13] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[13]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[13] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[14]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[14] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[14]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[14] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[15]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[15] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[15]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[15] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[16]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[16] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[16]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[16] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[17]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[17] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[17]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[17] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[18]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[18] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[18]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[18] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[19]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[19] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[19]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[19] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[20]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[20] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[20]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[20] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[21]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[21] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[21]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[21] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[22]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[22] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[22]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[22] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[23]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[23] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[23]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[23] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[24]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[24] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[24]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[24] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[25]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[25] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[25]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[25] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[26]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[26] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[26]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[26] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[27]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[27] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[27]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[27] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[28]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[28] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[28]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[28] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[29]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[29] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[29]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[29] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[30]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[30] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[30]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[30] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[31]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[31] ; N/A     ;
; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[31]  ; post-fitting  ; connected ; Top            ; post-synthesis    ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[31] ; N/A     ;
+---------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 24 23:59:48 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off storm_sdram -c ambr-sram
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/amber/my_sram_4096_32_byte_en.vhd
    Info (12022): Found design unit 1: my_sram_4096_32_byte_en-SYN
    Info (12023): Found entity 1: my_sram_4096_32_byte_en
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/amber/boot_mem32.v
    Info (12023): Found entity 1: sram_mem32
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/amber/uart.v
    Info (12023): Found entity 1: amber_uart
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/reset_protector/rtl/rst_protect_new.vhd
    Info (12022): Found design unit 1: RST_PROTECT-Behavioral
    Info (12023): Found entity 1: RST_PROTECT
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/pwm_controller/rtl/pwm_ctrl.vhd
    Info (12022): Found design unit 1: PWM_CTRL-Structure
    Info (12023): Found entity 1: PWM_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dpram_altera.v
    Info (12023): Found entity 1: dpram_altera
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v
    Info (12023): Found entity 1: dual_clock_fifo
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/wb_port.v
    Info (12023): Found entity 1: wb_port
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/arbiter.v
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dpram_generic.v
    Info (12023): Found entity 1: dpram_generic
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v
    Info (12023): Found entity 1: wb_sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/bufram.v
    Info (12023): Found entity 1: bufram
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/vector_interrupt_controller/rtl/vic.vhd
    Info (12022): Found design unit 1: VIC-Structure
    Info (12023): Found entity 1: VIC
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/timer/rtl/timer.vhd
    Info (12022): Found design unit 1: TIMER-Structure
    Info (12023): Found entity 1: TIMER
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/wb_unit.vhd
    Info (12022): Found design unit 1: WB_UNIT-Structure
    Info (12023): Found entity 1: WB_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/storm_top.vhd
    Info (12022): Found design unit 1: STORM_TOP-Structure
    Info (12023): Found entity 1: STORM_TOP
Info (12021): Found 4 design units, including 2 entities, in source file storm_core/rtl/reg_file.vhd
    Info (12022): Found design unit 1: REG_FILE-REG_FILE_STRUCTURE
    Info (12022): Found design unit 2: ADR_TRANSLATION_UNIT-ADRTU_STRUCTURE
    Info (12023): Found entity 1: REG_FILE
    Info (12023): Found entity 2: ADR_TRANSLATION_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/operand_unit.vhd
    Info (12022): Found design unit 1: OPERAND_UNIT-OPERAND_UNIT_STRUCTURE
    Info (12023): Found entity 1: OPERAND_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/opcode_decoder.vhd
    Info (12022): Found design unit 1: OPCODE_DECODER-instruction_decoder
    Info (12023): Found entity 1: OPCODE_DECODER
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/multiply_unit.vhd
    Info (12022): Found design unit 1: MULTIPLY_UNIT-Behavioral
    Info (12023): Found entity 1: MULTIPLY_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/ms_unit.vhd
    Info (12022): Found design unit 1: MS_UNIT-Structural
    Info (12023): Found entity 1: MS_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/mc_sys.vhd
    Info (12022): Found design unit 1: MC_SYS-MC_SYS_STRUCTURE
    Info (12023): Found entity 1: MC_SYS
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/load_store_unit.vhd
    Info (12022): Found design unit 1: LOAD_STORE_UNIT-Structure
    Info (12023): Found entity 1: LOAD_STORE_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/flow_ctrl.vhd
    Info (12022): Found design unit 1: FLOW_CTRL-FLOW_CTRL_STRUCTURE
    Info (12023): Found entity 1: FLOW_CTRL
Info (12021): Found 1 design units, including 0 entities, in source file storm_core/rtl/core_pkg.vhd
    Info (12022): Found design unit 1: STORM_core_package
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/core.vhd
    Info (12022): Found design unit 1: CORE-CORE_STRUCTURE
    Info (12023): Found entity 1: CORE
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/cache.vhd
    Info (12022): Found design unit 1: CACHE-Behavioral
    Info (12023): Found entity 1: CACHE
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/bus_unit.vhd
    Info (12022): Found design unit 1: BUS_UNIT-Structure
    Info (12023): Found entity 1: BUS_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/barrel_shifter.vhd
    Info (12022): Found design unit 1: BARREL_SHIFTER-Structure
    Info (12023): Found entity 1: BARREL_SHIFTER
Info (12021): Found 2 design units, including 1 entities, in source file storm_core/rtl/alu.vhd
    Info (12022): Found design unit 1: ALU-ALU_STRUCTURE
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/basic_system/rtl/storm_soc_basic.vhd
    Info (12022): Found design unit 1: STORM_SoC_basic-Structure
    Info (12023): Found entity 1: STORM_SoC_basic
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/sram_memory/rtl/memory.vhd
    Info (12022): Found design unit 1: MEMORY-Behavioral
    Info (12023): Found entity 1: MEMORY
Info (12021): Found 0 design units, including 0 entities, in source file storm_soc/components/spi_controller/rtl/verilog/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_top.v
    Info (12023): Found entity 1: spi_top
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_shift.v
    Info (12023): Found entity 1: spi_shift
Info (12021): Found 0 design units, including 0 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v
    Info (12023): Found entity 1: spi_clgen
Info (12021): Found 4 design units, including 2 entities, in source file storm_soc/components/miniuart/rtl/vhdl/utils.vhd
    Info (12022): Found design unit 1: synchroniser-Behaviour
    Info (12022): Found design unit 2: Counter-Behaviour
    Info (12023): Found entity 1: synchroniser
    Info (12023): Found entity 2: Counter
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/txunit.vhd
    Info (12022): Found design unit 1: TxUnit-Behaviour
    Info (12023): Found entity 1: TxUnit
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/rxunit.vhd
    Info (12022): Found design unit 1: RxUnit-Behaviour
    Info (12023): Found entity 1: RxUnit
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/mini_uart.vhd
    Info (12022): Found design unit 1: MINI_UART-Behaviour
    Info (12023): Found entity 1: MINI_UART
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/io_controller/rtl/gp_io_ctrl.vhd
    Info (12022): Found design unit 1: GP_IO_CTRL-Structure
    Info (12023): Found entity 1: GP_IO_CTRL
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/boot_rom/rtl/boot_rom_file.vhd
    Info (12022): Found design unit 1: BOOT_ROM_FILE-Behavioral
    Info (12023): Found entity 1: BOOT_ROM_FILE
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd
    Info (12022): Found design unit 1: i2c_master_top-structural
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_byte_ctrl-structural
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_bit_ctrl-structural
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file system_pll.vhd
    Info (12022): Found design unit 1: system_pll-SYN
    Info (12023): Found entity 1: system_pll
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "STORM_SoC_basic" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(151): object "MAIN_RST_N" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(153): object "XMEMD_CLK" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(288): object "INT_LINES_ACK" assigned a value but never read
Info (12128): Elaborating entity "system_pll" for hierarchy "system_pll:SYSCON_CLK"
Info (12128): Elaborating entity "altpll" for hierarchy "system_pll:SYSCON_CLK|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_pll:SYSCON_CLK|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_pll:SYSCON_CLK|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=system_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "RST_PROTECT" for hierarchy "RST_PROTECT:SYSCON_RST"
Info (12128): Elaborating entity "STORM_TOP" for hierarchy "STORM_TOP:STORM_TOP_INST"
Info (12128): Elaborating entity "CORE" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE"
Info (12128): Elaborating entity "OPCODE_DECODER" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPCODE_DECODER:Instruction_Decoder"
Warning (10873): Using initial value X (don't care) for net "OPCODE_MISC_O[32..0]" at OPCODE_DECODER.vhd(25)
Info (12128): Elaborating entity "FLOW_CTRL" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control"
Warning (10873): Using initial value X (don't care) for net "OPCODE_CTRL_O[15..10]" at FLOW_CTRL.vhd(40)
Info (12128): Elaborating entity "MC_SYS" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System"
Warning (10036): Verilog HDL or VHDL warning at MC_SYS.vhd(592): object "mrd_cp_v" assigned a value but never read
Info (12128): Elaborating entity "REG_FILE" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File"
Info (12128): Elaborating entity "ADR_TRANSLATION_UNIT" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|REG_FILE:Register_File|ADR_TRANSLATION_UNIT:write_access_data_port"
Info (12128): Elaborating entity "OPERAND_UNIT" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPERAND_UNIT:Operand_Fetch_Unit"
Info (12128): Elaborating entity "MS_UNIT" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter"
Info (12128): Elaborating entity "MULTIPLY_UNIT" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator"
Info (12128): Elaborating entity "BARREL_SHIFTER" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|BARREL_SHIFTER:Barrelshifter"
Warning (10037): Verilog HDL or VHDL warning at BARREL_SHIFTER.vhd(93): conditional expression evaluates to a constant
Info (12128): Elaborating entity "ALU" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator"
Warning (10037): Verilog HDL or VHDL warning at ALU.vhd(132): conditional expression evaluates to a constant
Info (12128): Elaborating entity "LOAD_STORE_UNIT" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|LOAD_STORE_UNIT:Memory_Access"
Warning (10037): Verilog HDL or VHDL warning at LOAD_STORE_UNIT.vhd(146): conditional expression evaluates to a constant
Info (12128): Elaborating entity "WB_UNIT" for hierarchy "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back"
Warning (10037): Verilog HDL or VHDL warning at WB_UNIT.vhd(90): conditional expression evaluates to a constant
Info (12128): Elaborating entity "CACHE" for hierarchy "STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"
Warning (10036): Verilog HDL or VHDL warning at CACHE.vhd(135): object "B_BASE_O_SEL" assigned a value but never read
Warning (10037): Verilog HDL or VHDL warning at CACHE.vhd(510): conditional expression evaluates to a constant
Info (12128): Elaborating entity "BUS_UNIT" for hierarchy "STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"
Info (12128): Elaborating entity "sram_mem32" for hierarchy "sram_mem32:INTERNAL_SRAM_MEMORY"
Info (12128): Elaborating entity "my_sram_4096_32_byte_en" for hierarchy "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "boot-loader.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osm1.tdf
    Info (12023): Found entity 1: altsyncram_osm1
Info (12128): Elaborating entity "altsyncram_osm1" for hierarchy "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6d2.tdf
    Info (12023): Found entity 1: altsyncram_j6d2
Info (12128): Elaborating entity "altsyncram_j6d2" for hierarchy "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|altsyncram_j6d2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1936875885"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "sram_mem32:INTERNAL_SRAM_MEMORY|my_sram_4096_32_byte_en:u_mem|altsyncram:altsyncram_component|altsyncram_osm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "BOOT_ROM_FILE" for hierarchy "BOOT_ROM_FILE:BOOT_MEMORY"
Info (12128): Elaborating entity "wb_sdram_ctrl" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl"
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "arbiter" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter"
Warning (10230): Verilog HDL assignment warning at arbiter.v(198): truncated value with size 32 to match size of target (1)
Warning (10776): Verilog HDL warning at arbiter.v(193): variable ff1 in static task or function ff1 may have unintended latch behavior
Warning (10241): Verilog HDL Function Declaration warning at arbiter.v(193): function "ff1" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function
Info (12128): Elaborating entity "wb_port" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port"
Warning (10230): Verilog HDL assignment warning at wb_port.v(370): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "bufram" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
Info (12128): Elaborating entity "dpram_altera" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ppi2.tdf
    Info (12023): Found entity 1: altsyncram_ppi2
Info (12128): Elaborating entity "altsyncram_ppi2" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated"
Info (12128): Elaborating entity "dual_clock_fifo" for hierarchy "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
Warning (10230): Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "GP_IO_CTRL" for hierarchy "GP_IO_CTRL:IO_CONTROLLER_0"
Info (12128): Elaborating entity "MINI_UART" for hierarchy "MINI_UART:GP_UART_0"
Info (12128): Elaborating entity "Counter" for hierarchy "MINI_UART:GP_UART_0|Counter:Uart_Rxrate"
Info (12128): Elaborating entity "Counter" for hierarchy "MINI_UART:GP_UART_0|Counter:Uart_Txrate"
Info (12128): Elaborating entity "TxUnit" for hierarchy "MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit"
Info (12128): Elaborating entity "synchroniser" for hierarchy "MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad"
Info (12128): Elaborating entity "RxUnit" for hierarchy "MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit"
Info (12128): Elaborating entity "amber_uart" for hierarchy "amber_uart:GP_UART_1"
Warning (10230): Verilog HDL assignment warning at uart.v(174): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at uart.v(176): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at uart.v(177): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "TIMER" for hierarchy "TIMER:SYSTEM_TIMER_0"
Info (12128): Elaborating entity "spi_top" for hierarchy "spi_top:SPI_CTRL_0"
Info (12128): Elaborating entity "spi_clgen" for hierarchy "spi_top:SPI_CTRL_0|spi_clgen:clgen"
Info (12128): Elaborating entity "spi_shift" for hierarchy "spi_top:SPI_CTRL_0|spi_shift:shift"
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "i2c_master_top:I2C_CONTROLLER_0"
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl"
Info (12128): Elaborating entity "PWM_CTRL" for hierarchy "PWM_CTRL:PWM_CONTROLLER_0"
Info (12128): Elaborating entity "VIC" for hierarchy "VIC:VECTOR_INTERRUPT_CONTROLLER"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q324.tdf
    Info (12023): Found entity 1: altsyncram_q324
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf
    Info (12023): Found entity 1: cntr_uhi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|row_active" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BOOT_ROM_FILE:BOOT_MEMORY|BOOT_ROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_MEM_LL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram0_CACHE_656886dd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_MEM_LH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram1_CACHE_656886dd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_MEM_HL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram2_CACHE_656886dd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|CACHE_MEM_HH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram3_CACHE_656886dd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_MEM_HH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram3_CACHE_656886dd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_MEM_LL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram0_CACHE_656886dd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_MEM_LH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram1_CACHE_656886dd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST|CACHE_MEM_HL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/storm_sdram.ram2_CACHE_656886dd.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|Mult0"
Info (12130): Elaborated megafunction instantiation "BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0"
Info (12133): Instantiated megafunction "BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_es81.tdf
    Info (12023): Found entity 1: altsyncram_es81
Info (12130): Elaborated megafunction instantiation "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0"
Info (12133): Instantiated megafunction "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/storm_sdram.ram0_CACHE_656886dd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h5d1.tdf
    Info (12023): Found entity 1: altsyncram_h5d1
Info (12130): Elaborated megafunction instantiation "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0"
Info (12133): Instantiated megafunction "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/storm_sdram.ram1_CACHE_656886dd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5d1.tdf
    Info (12023): Found entity 1: altsyncram_i5d1
Info (12130): Elaborated megafunction instantiation "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0"
Info (12133): Instantiated megafunction "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/storm_sdram.ram2_CACHE_656886dd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j5d1.tdf
    Info (12023): Found entity 1: altsyncram_j5d1
Info (12130): Elaborated megafunction instantiation "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0"
Info (12133): Instantiated megafunction "STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/storm_sdram.ram3_CACHE_656886dd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5d1.tdf
    Info (12023): Found entity 1: altsyncram_k5d1
Info (12130): Elaborated megafunction instantiation "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[0]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[10]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[11]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[12]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[13]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[14]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[15]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[1]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[2]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[3]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[4]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[5]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[6]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[7]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[8]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "internal_dqi[9]" to the node "wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[9]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE_O" is stuck at VCC
    Warning (13410): Pin "SDRAM_CS_O" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ALTSYNCRAM"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 205 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "system_pll:SYSCON_CLK|altpll:altpll_component|pll" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info (21057): Implemented 18895 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 64 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 18520 logic cells
    Info (21064): Implemented 262 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 715 megabytes
    Info: Processing ended: Sun Oct 25 00:01:51 2015
    Info: Elapsed time: 00:02:03
    Info: Total CPU time (on all processors): 00:02:01


