
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
osc period_min = 0.00 fmax = inf

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock osc
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: pll_control (rising edge-triggered flip-flop)
Endpoint: clockp[1] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ pll_control/clock (digital_pll_controller)
     1    0.08    0.61    4.55    4.55 ^ pll_control/trim[13] (digital_pll_controller)
                                         otrim[13] (net)
                  0.61    0.00    4.55 ^ ringosc/trim[13] (ring_osc2x13)
     1    0.01    0.23   17.62   22.17 v ringosc/clockp[1] (ring_osc2x13)
                                         net36 (net)
                  0.47    0.00   22.17 v output36/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.01    0.19    2.19   24.36 v output36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[1] (net)
                  0.19    0.00   24.36 v clockp[1] (out)
                                 24.36   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
4.584029197692871

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8815

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.6288052797317505

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.7106999754905701

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8848

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.51e-05   2.00e-05   5.25e-09   9.51e-05 100.0%
Clock                  0.00e+00   0.00e+00   1.57e-08   1.57e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.51e-05   2.00e-05   2.10e-08   9.51e-05 100.0%
                          79.0%      21.0%       0.0%
