{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708778110216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708778110310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 13:35:08 2024 " "Processing started: Sat Feb 24 13:35:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708778110310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708778110310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temporizador_50MHz -c temporizador_50MHz " "Command: quartus_map --read_settings_files=on --write_settings_files=off temporizador_50MHz -c temporizador_50MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708778110310 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708778116138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_50mhz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temporizador_50mhz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador_50MHz " "Found entity 1: temporizador_50MHz" {  } { { "temporizador_50MHz.bdf" "" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708778116966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708778116966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temporizador_50MHz " "Elaborating entity \"temporizador_50MHz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708778118685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst6 " "Elaborating entity \"74160\" for hierarchy \"74160:inst6\"" {  } { { "temporizador_50MHz.bdf" "inst6" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { { 272 920 1040 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708778119498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst6 " "Elaborated megafunction instantiation \"74160:inst6\"" {  } { { "temporizador_50MHz.bdf" "" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { { 272 920 1040 456 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708778119591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst14 " "Elaborating entity \"74161\" for hierarchy \"74161:inst14\"" {  } { { "temporizador_50MHz.bdf" "inst14" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { { 40 776 896 224 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708778120544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst14 " "Elaborated megafunction instantiation \"74161:inst14\"" {  } { { "temporizador_50MHz.bdf" "" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { { 40 776 896 224 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708778120607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst14\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst14\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "e:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708778121138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst14\|f74161:sub 74161:inst14 " "Elaborated megafunction instantiation \"74161:inst14\|f74161:sub\", which is child of megafunction instantiation \"74161:inst14\"" {  } { { "74161.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "temporizador_50MHz.bdf" "" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { { 40 776 896 224 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708778121232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst " "Elaborating entity \"74161\" for hierarchy \"74161:inst\"" {  } { { "temporizador_50MHz.bdf" "inst" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { { 40 448 568 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708778121576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst " "Elaborated megafunction instantiation \"74161:inst\"" {  } { { "temporizador_50MHz.bdf" "" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { { 40 448 568 224 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708778121701 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "14 " "Ignored 14 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "14 " "Ignored 14 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1708778125904 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1708778125904 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst11 inst11~_emulated inst11~1 " "Register \"inst11\" is converted into an equivalent circuit using register \"inst11~_emulated\" and latch \"inst11~1\"" {  } { { "temporizador_50MHz.bdf" "" { Schematic "F:/Proyecto/Practica_Tarea_2/temporizador_50MHz.bdf" { { 88 1216 1280 168 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1708778129654 "|temporizador_50MHz|inst11"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1708778129654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708778139107 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708778139107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708778143701 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708778143701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708778143701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708778143701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708778145248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 13:35:45 2024 " "Processing ended: Sat Feb 24 13:35:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708778145248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708778145248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708778145248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708778145248 ""}
