low power content address memori base cluster spars network hooman jarollahi vincent gripon naoya onizawa warren gross depart electr comput engin mcgill univers montreal quebec electron depart bretagn brest franc email telecom abstract low power content address memori cam introduc employ mechan associ input tag correspond address output data propos architectur base develop cluster spars network binari weight con nection averag will elimin parallel comparison perform search dynam energi consumpt propos design lower compar convent low power cam design input tag propos architectur comput possibl locat match tag perform comparison locat singl valid match cmos technolog simul purpos energi consumpt search delay propos design convent nand architectur higher number transistor introduct content address memori cam type mem ori access content explicit address order access content memori search data word compar store entri parallel find match store entri associ tag comparison process search data word appli input cam match data word retriev singl clock cycl exist promin featur cam promis candid applic frequent fast oper requir translat buffer tlbs network router frequent parallel search oper cam consum amount energi cam architectur typic high capacit searchlin caus energi effici scale exampl power ineffici constrain tlbs limit entri current processor energi save opportu niti discov employ circuit level techniqu architectur level techniqu design survey dynam cmos circuit techniqu result low power low cost cam design suffer low nois margin charg share problem famili associ memori base cluster neural network introduc implement fpgas memori store short messag long cnn data sram cam cam blkm fig top level block diagram propos architectur cam array divid block independ activ comparison compar enabl signal generat cnn convent hopfield neural network lower level comput complex paper variat approach correspond architectur introduc construct classifi train associ input tag correspond address output data propos architectur will elimin parallel comparison requir search consum larg amount energi concept classifi pre comput base cam cam drawback method propos architectur length tag increas delay circuit complex precomput stage dramat increas will cam propos architectur narrow search procedur comparison simpl comput complex propos architectur consist neural network base classifi coupl cam array cam array divid equal size block activ independ train network input tag classifi small portion will predict averag block cam activ number block equal number entri cam cam entri compar find match cost higher hardwar complex block activ tag compar entri keep rest deactiv total number block design depend silicon area avail block will increas silicon area input data word uniform distribut block will activ search accuraci final output full length tag propos architectur select reduc length tag bit depend applic pattern reduc tag correl propos associ mechan introduc iii describ hardwar architectur simul circuit level simul paper spectr cmos technolog conclud remark propos associ mechan fig propos architectur consist cluster neural network cnn connect modifi cam array cnn train associ reduc length tag address data retriev cam array base convent architectur divid block compar enabl independ input tag appli cnn will predict cam block compar enabl save power disabl rest full length tag classifi will point singl block train network full length tag will affect hardwar complex cnn reduc length tag uniform distribut averag possibl number bit reduc length tag hand case truncat ambigu find valid match caus cam block activ will affect accuraci final result will cost power cluster neural network cnn fig network consist part pii correspond input tag consist neuron group equal size cluster neuron neural binari activ process input messag situat train decod paper train decod purpos input tag reduc length bit divid equal size partit length bit partit map neuron correspond cluster direct binari integ map tag portion neuron activ paramet number cluster calcul note connect neuron cluster insid pii singl cluster consist neuron equal number entri cam neuron pii connect neuron hold binari weight indic weight neuron cluster neuron pii vni network train connect weight set train process store memori modul retriev address pii neuron neuron fig represent propos cnn cam consist entri reduc length tag target data connect exist associ correspond neuron pointer cam entri repres neuron pii exampl truncat input tag correspond fourth entri cam will equal tag decod network train ultim goal receiv tag determin neuron pii activ base bit tag process call decod weight recal memori decod process divid step input tag reduc length bit divid equal size partit bit select tag bit reduc correl local decod singl neuron cluster activ direct binari integ map tag portion neuron activ iii global decod determin neuron pii activ base store weight activ connect cluster neuron pii neuron will activ mathemat vni repres logic afford term area independ control cam entri neuron pii neuron pii group neuron partit logic perform neural valu group final output vni will form bit will enabl parallel comparison correspond cam block fig tag length reduct input tag number bit reduc length tag will determin number ambigu pii ambigu will requir addit comparison find exact match cam hand truncat ambigu higher level hardwar complex cnn full length tag uniform distribut depend applic select bit reduc length tag reduc correl number bit truncat tag ris fig expect number requir comparison propos architectur number bit reduc length tag tabl refer design paramet paramet cnn cam type xor cam arch suppli voltag technolog fig depict simul base uniform random reduc length tag cam size expect number ambigu decreas increas number bit reduc length tag iii circuit implement top level block diagram implement propos architectur depict fig cnn modul connect custom design cam modul depict fig transistor xor type cam type matchlin architectur simul purpos convent nand type cam architectur implement comparison purpos order implement circuit elabor benefit propos algorithm set design point select paramet set common goal discov minimum energi consumpt search keep silicon area overhead delay reason optimum design choic base experiment simul cam entri summar tabl cnn architectur architectur cnn depict fig cnn consist hot decod sram modul logic element prepar compar enabl signal vn_m sram input cnn data dec sram data address write circuit enm sram ctrl fig simplifi block diagram propos architectur cnn generat compar enabl signal cam array cam block architectur cnn calcul neural valu pii comput oper connect come activ neuron comput neuron pii consid connect neuron integr decod sram modul fig sram modul arrang block row column block store connect weight train process cluster associ address data reduc length tag store decod process implement structur sram modul input gate input tag reduc length hot decod will determin row sram access sram modul row row lead activ neuron pii inher elimin unnecessari oper weight neural valu cam architectur order exploit promin featur cnn classif search data convent cam divid suffici number compar enabl block number block expand layout complic interconnect number block exploit energi save opportun cnn consequ neuron pii group ore fig construct compar enabl signal cam block number block equal total number entri cam number cam row block hierarch arrang fig optim block activ averag propos architectur exploit low latenc featur architectur propos tabl result comparison cdpd hybrid stos nand propos configur cam type bcam bcam bcam bcam bcam bcam bcam cell type nand nand nand nand nand technolog delay energi metric bit search block block enm mlm mlm search data fig simplifi array organ propos cam architectur show exampl search data word block compar enabl signal generat cnn design will reduc energi consumpt compar convent nand architectur experiment wave pipelin approach worst case process con dition slow slow signal fig integr cnn cam modul method regist pipelin number transistor propos design higher convent design simul measur energi consumpt search half data bit assum mismatch case word mismatch delay measur maximum reliabl frequenc oper worst case delay scenario tabl comparison propos architectur work includ simul convent nand cam energi consumpt delay propos design convert cmos technolog vdd comparison purpos method project valu equal bit search conclus paper low power content address memori cam introduc propos architectur employ novel associ mechan base develop famili neural network base associ memori architectur suitabl low power applic fre quent parallel oper requir pro pose architectur employ cluster neural network modul connect independ compar enabl cam block optim length reduc length tag network will elimin compar ison uniform random distribut reduc length input uniform will cost power will affect accuraci convent nand type architec ture implement comparison purpos estim select sampl design paramet propos architectur energi consumpt search delay propos design convent nand architectur higher number transistor refer agarw hsu mathew ander kaul sheikh krishnamurthi high speed wide match content address memori cmos esscirc esscirc proceed sep huang chen luo chen design multi field packet classifi ternari cam global telecommun confer globecom ieee onizawa matsunaga gaudet hanyu high throughput low energi content address memori base time overlap search mechan proc intern symposium asynchron circuit system async lin chang liu low power precomput base fulli parallel content address memori ieee journal solid state circuit apr ruan hsieh low power design precomput base content address memori larg scale integr vlsi system ieee transact mar huang hwang bit search tcam macro design lookup tabl solid state circuit ieee journal feb pagiamtzi sheikholeslami content address memori cam circuit architectur tutori survey solid state circuit ieee journal march gripon berrou spars neural network larg learn divers neural network ieee transact jul optim associ memori base distribut con stant weight code theori applic workshop ita feb jarollahi onizawa gripon gross architectur implement associ memori spars cluster network ieee intern symposium circuit system isca seoul korea hopfield neural network physic system emerg collect comput abil proceed nation academi scienc usa wang chen yeh type match scheme energi effici content address memori solid state circuit confer digest technic paper isscc ieee intern feb chang liao hybrid type cam design power perform effici larg scale integr vlsi sys tem ieee transact aug 