{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635373016310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635373016326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 18:16:56 2021 " "Processing started: Wed Oct 27 18:16:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635373016326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635373016326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635373016326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635373016888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635373016888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 4 4 " "Found 4 design units, including 4 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part2/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635373024665 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg8_bits " "Found entity 2: reg8_bits" {  } { { "part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part2/part2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635373024665 ""} { "Info" "ISGN_ENTITY_NAME" "3 RCA " "Found entity 3: RCA" {  } { { "part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part2/part2.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635373024665 ""} { "Info" "ISGN_ENTITY_NAME" "4 FA " "Found entity 4: FA" {  } { { "part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part2/part2.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635373024665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635373024665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635373024728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_bits reg8_bits:reg1 " "Elaborating entity \"reg8_bits\" for hierarchy \"reg8_bits:reg1\"" {  } { { "part2.v" "reg1" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part2/part2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635373024728 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk part2.v(44) " "Verilog HDL Event Control warning at part2.v(44): posedge or negedge of vector \"clk\" depends solely on its least-significant bit" {  } { { "part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part2/part2.v" 44 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1635373024728 "|part2|reg8_bits:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA RCA:ripple1 " "Elaborating entity \"RCA\" for hierarchy \"RCA:ripple1\"" {  } { { "part2.v" "ripple1" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part2/part2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635373024744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA RCA:ripple1\|FA:adder1 " "Elaborating entity \"FA\" for hierarchy \"RCA:ripple1\|FA:adder1\"" {  } { { "part2.v" "adder1" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part2/part2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635373024744 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635373025181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635373025291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635373025603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635373025603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635373025681 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635373025681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635373025681 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1635373025681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635373025681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635373025697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 18:17:05 2021 " "Processing ended: Wed Oct 27 18:17:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635373025697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635373025697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635373025697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635373025697 ""}
