============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:17:54 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                       launch                                   0 R 
(MultBlock.sdc_line_11_30_1)      ext delay                     +100     100 F 
X[1]                              in port         8 134.0    0    +0     100 F 
csa_tree_add_48_23_groupi/in_2[1] 
  g18/A                                                           +0     100   
  g18/Z                           INVERT_I        2  38.0   65   +51     151 R 
  g1251__2005/B                                                   +0     151   
  g1251__2005/Z                   XNOR2_C         1  21.1  187  +144     295 R 
csa_tree_add_48_23_groupi/out_0[1] 
sub_50_28_g1480__2833/A                                           +0     295   
sub_50_28_g1480__2833/COUT        ADDF_E          1  19.8  109  +228     524 R 
sub_50_28_g1479__2006/CIN                                         +0     524   
sub_50_28_g1479__2006/COUT        ADDF_E          1  19.8  109  +152     676 R 
sub_50_28_g1478__1297/CIN                                         +0     676   
sub_50_28_g1478__1297/COUT        ADDF_E          1  19.8  109  +152     828 R 
sub_50_28_g1477__1237/CIN                                         +0     828   
sub_50_28_g1477__1237/COUT        ADDF_E          1  19.8  109  +152     980 R 
sub_50_28_g1476__2007/CIN                                         +0     980   
sub_50_28_g1476__2007/COUT        ADDF_E          1  19.8  109  +152    1132 R 
sub_50_28_g1475__3779/CIN                                         +0    1132   
sub_50_28_g1475__3779/COUT        ADDF_E          1  19.8  109  +152    1285 R 
sub_50_28_g1474__4599/CIN                                         +0    1285   
sub_50_28_g1474__4599/COUT        ADDF_E          1  19.8  109  +152    1437 R 
sub_50_28_g1473__3717/CIN                                         +0    1437   
sub_50_28_g1473__3717/COUT        ADDF_E          1  19.8  109  +152    1589 R 
sub_50_28_g1472__1377/CIN                                         +0    1589   
sub_50_28_g1472__1377/COUT        ADDF_E          1  19.8  109  +152    1741 R 
sub_50_28_g1471__8867/CIN                                         +0    1741   
sub_50_28_g1471__8867/COUT        ADDF_E          1  19.8  109  +152    1893 R 
sub_50_28_g1470__7654/CIN                                         +0    1893   
sub_50_28_g1470__7654/COUT        ADDF_E          1  19.8  109  +152    2046 R 
sub_50_28_g1469__7557/CIN                                         +0    2046   
sub_50_28_g1469__7557/COUT        ADDF_E          1  19.8  109  +152    2198 R 
sub_50_28_g1468__7837/CIN                                         +0    2198   
sub_50_28_g1468__7837/COUT        ADDF_E          1  19.8  109  +152    2350 R 
sub_50_28_g1467__6179/CIN                                         +0    2350   
sub_50_28_g1467__6179/COUT        ADDF_E          1  19.8  109  +152    2502 R 
sub_50_28_g1466__1279/CIN                                         +0    2502   
sub_50_28_g1466__1279/COUT        ADDF_E          1  19.8  109  +152    2654 R 
sub_50_28_g1465__3457/CIN                                         +0    2654   
sub_50_28_g1465__3457/COUT        ADDF_E          1  19.8  109  +152    2807 R 
sub_50_28_g1464__9771/CIN                                         +0    2807   
sub_50_28_g1464__9771/COUT        ADDF_E          1  19.8  109  +152    2959 R 
sub_50_28_g1463__2005/CIN                                         +0    2959   
sub_50_28_g1463__2005/COUT        ADDF_E          1  19.8  109  +152    3111 R 
sub_50_28_g1462__1122/CIN                                         +0    3111   
sub_50_28_g1462__1122/COUT        ADDF_E          1  19.8  109  +152    3263 R 
sub_50_28_g1461__2001/CIN                                         +0    3263   
sub_50_28_g1461__2001/COUT        ADDF_E          1  19.8  109  +152    3415 R 
sub_50_28_g1460__5927/CIN                                         +0    3415   
sub_50_28_g1460__5927/COUT        ADDF_E          1  19.8  109  +152    3568 R 
sub_50_28_g1459__6789/CIN                                         +0    3568   
sub_50_28_g1459__6789/COUT        ADDF_E          1  19.8  109  +152    3720 R 
sub_50_28_g1458__1591/CIN                                         +0    3720   
sub_50_28_g1458__1591/COUT        ADDF_E          1  19.8  109  +152    3872 R 
sub_50_28_g1457__9719/CIN                                         +0    3872   
sub_50_28_g1457__9719/COUT        ADDF_E          1  19.8  109  +152    4024 R 
sub_50_28_g1456__3377/CIN                                         +0    4024   
sub_50_28_g1456__3377/COUT        ADDF_E          1  19.8  109  +152    4176 R 
sub_50_28_g1455__9867/CIN                                         +0    4176   
sub_50_28_g1455__9867/COUT        ADDF_E          1  19.8  109  +152    4329 R 
sub_50_28_g1454__7765/CIN                                         +0    4329   
sub_50_28_g1454__7765/COUT        ADDF_E          1  18.5  104  +150    4478 R 
sub_50_28_g1453__7547/B                                           +0    4478   
sub_50_28_g1453__7547/Z           XOR2_C          1   8.8  142   +88    4566 R 
Y[31]                        <<<  out port                        +0    4566 R 
(MultBlock.sdc_line_12)           ext delay                     +200    4766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                              20000 R 
-------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   15234ps 
Start-point  : X[1]
End-point    : Y[31]
