  Setting attribute of root '/': 'stdout_log' = genus.log.24-01-23_19-01
  Setting attribute of root '/': 'command_log' = genus.cmd.24-01-23_19-01
WARNING: This version of the tool is 1512 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Tue Jan 23 19:39:43 PST 2024)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Tue Jan 23 19:39:43 PST 2024)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32hvt_"
set sub_lib_type_target "saed32hvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_hvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_hvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Tue Jan 23 19:39:43 PST 2024)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1446)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1884)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2760)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3198)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2322)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4074)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3636)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4512)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4950)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5388)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6264)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6702)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7140)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5826)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7578)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8454)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8016)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8892)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 9748)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 10604)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24300 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24301 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24302 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 52
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32hvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_HVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32hvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_HVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_HVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_HVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Tue Jan 23 19:39:44 PST 2024)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Tue Jan 23 19:39:44 PST 2024)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc insert_io ...
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.genus.sdc
Sourcing '../../constraints/fifo1_sramb.genus.sdc' (Tue Jan 23 19:39:44 PST 2024)...
#@ Begin verbose source constraints/fifo1_sramb.genus.sdc
@file(fifo1_sramb.genus.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.genus.sdc) 18: set wclk_period 1.5
set wclk_period 1.5
@file(fifo1_sramb.genus.sdc) 19: set rclk_period 1.5
set rclk_period 1.5
@file(fifo1_sramb.genus.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.genus.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.genus.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.genus.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.genus.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.genus.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.genus.sdc) 41: set_clock_transition 0.2 [get_clocks]
set_clock_transition 0.2 [get_clocks]
@file(fifo1_sramb.genus.sdc) 42: set_clock_uncertainty 0.4 [get_clocks]
set_clock_uncertainty 0.4 [get_clocks]
@file(fifo1_sramb.genus.sdc) 43: set_clock_latency 0.1 [get_clocks]
set_clock_latency 0.1 [get_clocks]
@file(fifo1_sramb.genus.sdc) 45: set_input_delay 0.2 -max -clock wclk -add_delay [get_ports wdata*]
set_input_delay 0.2 -max -clock wclk -add_delay [get_ports wdata*]
@file(fifo1_sramb.genus.sdc) 46: set_input_delay 0.2 -min -clock wclk -add_delay [get_ports wdata*]
set_input_delay 0.2 -min -clock wclk -add_delay [get_ports wdata*]
@file(fifo1_sramb.genus.sdc) 47: set_input_delay 0.2 -max -clock wclk -add_delay [get_ports winc]
set_input_delay 0.2 -max -clock wclk -add_delay [get_ports winc]
@file(fifo1_sramb.genus.sdc) 48: set_input_delay 0.2 -min -clock wclk -add_delay [get_ports winc]
set_input_delay 0.2 -min -clock wclk -add_delay [get_ports winc]
@file(fifo1_sramb.genus.sdc) 50: set_input_delay 0.2 -max -clock rclk -add_delay [get_ports rinc]
set_input_delay 0.2 -max -clock rclk -add_delay [get_ports rinc]
@file(fifo1_sramb.genus.sdc) 51: set_input_delay 0.2 -min -clock rclk -add_delay [get_ports rinc]
set_input_delay 0.2 -min -clock rclk -add_delay [get_ports rinc]
@file(fifo1_sramb.genus.sdc) 53: set_output_delay 0.8 -max -clock rclk -add_delay [get_ports rdata*]
set_output_delay 0.8 -max -clock rclk -add_delay [get_ports rdata*]
@file(fifo1_sramb.genus.sdc) 54: set_output_delay 0.8 -min -clock rclk -add_delay [get_ports rdata*]
set_output_delay 0.8 -min -clock rclk -add_delay [get_ports rdata*]
@file(fifo1_sramb.genus.sdc) 55: set_output_delay 0.8 -max -clock rclk -add_delay [get_ports rempty]
set_output_delay 0.8 -max -clock rclk -add_delay [get_ports rempty]
@file(fifo1_sramb.genus.sdc) 56: set_output_delay 0.8 -min -clock rclk -add_delay [get_ports rempty]
set_output_delay 0.8 -min -clock rclk -add_delay [get_ports rempty]
@file(fifo1_sramb.genus.sdc) 58: set_output_delay 0.8 -max -clock wclk -add_delay [get_ports wfull]
set_output_delay 0.8 -max -clock wclk -add_delay [get_ports wfull]
@file(fifo1_sramb.genus.sdc) 59: set_output_delay 0.8 -min -clock wclk -add_delay [get_ports wfull]
set_output_delay 0.8 -min -clock wclk -add_delay [get_ports wfull]
@file(fifo1_sramb.genus.sdc) 61: set_drive 0.02 [get_ports wdata*]
set_drive 0.02 [get_ports wdata*]
@file(fifo1_sramb.genus.sdc) 62: set_drive 0.02 [get_ports winc]
set_drive 0.02 [get_ports winc]
@file(fifo1_sramb.genus.sdc) 63: set_drive 0.02 [get_ports rinc]
set_drive 0.02 [get_ports rinc]
@file(fifo1_sramb.genus.sdc) 65: set_load 0.1 [get_ports rdata*]
set_load 0.1 [get_ports rdata*]
@file(fifo1_sramb.genus.sdc) 66: set_load 0.1 [get_ports rempty]
set_load 0.1 [get_ports rempty]
@file(fifo1_sramb.genus.sdc) 67: set_load 0.1 [get_ports wfull]
set_load 0.1 [get_ports wfull]
@file(fifo1_sramb.genus.sdc) 87: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.genus.sdc) 88: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sramb.genus.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.064s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                Message Text                                                                                  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit        |
|             |        |      | assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the    |
|             |        |      | warning for any bitwidth mismatch that appears in this implicit assignment.                                                                                                  |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                             |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                            |
| CHNM-102    |Info    |  420 |Changed names successfully.                                                                                                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.            |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                                                        |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.        |
| CHNM-110    |Warning |   16 |Failed to change names.                                                                                                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.                      |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                  |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see   |
|             |        |      | the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false   |
|             |        |      | to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance       |
|             |        |      | attribute to 'false'.                                                                                                                                                        |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.   |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                    |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                                                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.                                      |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the |
|             |        |      | message, if the respective values of the 2 given .libs differ.                                                                                                               |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                 |
| LBR-40      |Info    |   52 |An unsupported construct was detected in this library.                                                                                                                        |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                             |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.   |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                                              |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                                  |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.                                                                                                                                    |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin definition.                                                                                                                    |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.                                                                                                                                     |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to  |
|             |        |      | 'true' or that the clock pin has a 'clocked_on' attribute.                                                                                                                   |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential cell.                                                                                                                              |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                         |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as  |
|             |        |      | unusable.                                                                                                                                                                    |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have                |
|             |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                                                                                                         |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there |
|             |        |      | is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping |
|             |        |      | and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output        |
|             |        |      | pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group            |
|             |        |      | (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                 |
| TUI-31      |Warning |    2 |Obsolete command.                                                                                                                                                             |
|             |        |      |This command is no longer supported.                                                                                                                                          |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    12 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'wclk' target slack:   -29 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:     1 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:    -5 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.325092999999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) | 100.0(100.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) | 100.0(100.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       437    211882       329
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       393    211536       329
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) | 100.0(100.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) | 100.0(100.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    12 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:   -38 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'wclk' target slack:   -69 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:   -42 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               211173     -590 
            Worst cost_group: wclk, WNS: -248.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS               -38      -87      -3%     1500 
          rclk               -42     -227     -12%     1500 
          wclk               -69     -248     -11%     1500 
       OUTPUTS                12      -28      -3%     1500 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:    -8 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack:   -86 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX1_HVT/D))

Cost Group 'wclk' target slack:  -224 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX1_HVT/D))

Cost Group 'rclk' target slack:  -196 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX1_HVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              211134     -567 
            Worst cost_group: wclk, WNS: -243.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS               -86      -88      +0%     1500 
          rclk              -196     -215      -1%     1500 
          wclk              -224     -243      -1%     1500 
       OUTPUTS                -8      -21      -1%     1500 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 5.670799000000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) |  43.3( 44.4) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:40) |  00:00:05(00:00:05) |  56.7( 55.6) |   19:39:55 (Jan23) |  353.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) |  36.1( 36.4) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:40) |  00:00:05(00:00:05) |  47.3( 45.5) |   19:39:55 (Jan23) |  353.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:02(00:00:02) |  16.7( 18.2) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.007623000000002378
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) |  36.1( 36.4) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:40) |  00:00:05(00:00:05) |  47.3( 45.5) |   19:39:55 (Jan23) |  353.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:02(00:00:02) |  16.7( 18.2) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) |  36.1( 36.4) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:40) |  00:00:05(00:00:05) |  47.3( 45.5) |   19:39:55 (Jan23) |  353.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:02(00:00:02) |  16.7( 18.2) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                211134     -567      -648         0        6
            Worst cost_group: wclk, WNS: -243.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               211134     -567      -648         0        6
            Worst cost_group: wclk, WNS: -243.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211136     -553      -625         0        6
            Worst cost_group: wclk, WNS: -243.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211136     -553      -625         0        6
            Worst cost_group: wclk, WNS: -243.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        74  (       10 /       11 )  0.12
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        55  (        0 /        0 )  0.00
    plc_st_fence        55  (        0 /        0 )  0.00
        plc_star        55  (        0 /        0 )  0.00
      plc_laf_st        55  (        0 /        0 )  0.00
 plc_laf_st_fence        55  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        55  (        0 /        3 )  0.04
   plc_laf_lo_st        55  (        0 /        0 )  0.00
       plc_lo_st        55  (        0 /        0 )  0.00
        mb_split        55  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 211136     -553      -625         0        6
            Worst cost_group: wclk, WNS: -243.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_tns                 211138     -549      -621         0        6
            Worst cost_group: wclk, WNS: -240.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        39  (        0 /        4 )  0.07
   plc_laf_lo_st        39  (        0 /        0 )  0.00
       plc_lo_st        39  (        0 /        0 )  0.00
            fopt        39  (        0 /        0 )  0.00
       crit_dnsz        58  (        6 /       10 )  0.09
             dup        33  (        0 /        1 )  0.02
        setup_dn        33  (        0 /        0 )  0.00
        mb_split        33  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.005691999999999808
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) |  36.1( 33.3) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:40) |  00:00:05(00:00:05) |  47.3( 41.7) |   19:39:55 (Jan23) |  353.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:02(00:00:02) |  16.7( 16.7) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:01) |  -0.0(  8.3) |   19:39:57 (Jan23) |  353.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:45 (Jan23) |  329.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:04(00:00:04) |  36.1( 33.3) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:49 (Jan23) |  329.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:40) |  00:00:05(00:00:05) |  47.3( 41.7) |   19:39:55 (Jan23) |  353.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:02(00:00:02) |  16.7( 16.7) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:56 (Jan23) |  353.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:01) |  -0.0(  8.3) |   19:39:57 (Jan23) |  353.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:39:57 (Jan23) |  353.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       393    211536       329
##>M:Pre Cleanup                        0         -         -       393    211536       329
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       387    211133       353
##>M:Const Prop                         0      -243       478       387    211133       353
##>M:Cleanup                            1      -240       476       387    211138       353
##>M:MBCI                               0         -         -       387    211138       353
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                211138     -549      -621         0        6
            Worst cost_group: wclk, WNS: -240.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
-------------------------------------------------------------------------------
 const_prop               211138     -549      -621         0        6
            Worst cost_group: wclk, WNS: -240.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 simp_cc_inputs           211135     -549      -621         0        6
            Worst cost_group: wclk, WNS: -240.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
-------------------------------------------------------------------------------
 hi_fo_buf                211135     -549      -621         0        6
            Worst cost_group: wclk, WNS: -240.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               211135     -549      -621         0        6
            Worst cost_group: wclk, WNS: -240.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211139     -542      -611         0        6
            Worst cost_group: wclk, WNS: -236.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211139     -541      -610         0        6
            Worst cost_group: wclk, WNS: -236.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211143     -486      -555         0        6
            Worst cost_group: wclk, WNS: -236.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211149     -479      -548         0        6
            Worst cost_group: wclk, WNS: -236.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211148     -475      -544         0        6
            Worst cost_group: wclk, WNS: -236.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211148     -474      -543         0        6
            Worst cost_group: wclk, WNS: -236.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211152     -468      -571         0        6
            Worst cost_group: wclk, WNS: -230.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211152     -468      -565         0        6
            Worst cost_group: wclk, WNS: -230.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       133  (        6 /       10 )  0.45
       crit_upsz       125  (        0 /        3 )  0.23
       crit_slew       126  (        1 /       15 )  0.22
        setup_dn       125  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       125  (        0 /        0 )  0.00
    plc_st_fence       125  (        0 /        0 )  0.00
        plc_star       125  (        0 /        0 )  0.00
      plc_laf_st       125  (        0 /        0 )  0.00
 plc_laf_st_fence       125  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       125  (        0 /        0 )  0.00
       plc_lo_st       125  (        0 /        0 )  0.00
            fopt       125  (        0 /        0 )  0.01
       crit_swap       127  (        1 /        1 )  0.09
       mux2_swap       124  (        0 /        0 )  0.04
       crit_dnsz       175  (        7 /        7 )  0.32
       load_swap       124  (        0 /        0 )  0.16
            fopt       129  (        4 /       10 )  0.13
        setup_dn       123  (        0 /        0 )  0.00
       load_isol       127  (        2 /        2 )  0.74
       load_isol       123  (        0 /        0 )  0.00
        move_for       123  (        0 /        0 )  0.03
        move_for       123  (        0 /        0 )  0.00
          rem_bi       123  (        0 /        0 )  0.00
         offload       123  (        0 /        0 )  0.00
          rem_bi       134  (        1 /        5 )  0.04
         offload       126  (        3 /        3 )  0.04
           phase       121  (        0 /        0 )  0.00
        in_phase       121  (        0 /        0 )  0.00
       merge_bit       122  (        0 /        0 )  0.00
     merge_idrvr       121  (        0 /        0 )  0.00
     merge_iload       121  (        0 /        0 )  0.00
    merge_idload       121  (        0 /        0 )  0.00
      merge_drvr       121  (        0 /        1 )  0.05
      merge_load       121  (        0 /        1 )  0.05
          decomp       131  (        2 /        2 )  0.52
        p_decomp       124  (        0 /        0 )  0.24
        levelize       124  (        0 /        0 )  0.00
        mb_split       124  (        0 /        0 )  0.00
             dup       124  (        0 /        3 )  0.29
      mux_retime       124  (        0 /        0 )  0.00
         buf2inv       124  (        0 /        0 )  0.00
             exp        43  (        1 /       15 )  0.07
       gate_deco        86  (        0 /        0 )  1.21
       gcomp_tim       104  (        0 /        1 )  0.41
  inv_pair_2_buf       124  (        0 /        0 )  0.00

 incr_delay               211183     -464      -547         0        6
            Worst cost_group: wclk, WNS: -230.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211188     -457      -541         0        6
            Worst cost_group: wclk, WNS: -230.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211191     -455      -539         0        6
            Worst cost_group: wclk, WNS: -230.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211218     -433      -478         0        6
            Worst cost_group: wclk, WNS: -222.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211268     -396      -488         0        6
            Worst cost_group: wclk, WNS: -199.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211268     -395      -483         0        6
            Worst cost_group: wclk, WNS: -199.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211272     -387      -471         0        6
            Worst cost_group: wclk, WNS: -198.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211295     -382      -463         0        6
            Worst cost_group: wclk, WNS: -198.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211297     -380      -460         0        6
            Worst cost_group: wclk, WNS: -198.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211309     -368      -438         0        6
            Worst cost_group: wclk, WNS: -198.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211315     -368      -480         0        6
            Worst cost_group: wclk, WNS: -198.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211321     -352      -463         0        6
            Worst cost_group: wclk, WNS: -186.7
            Path: wptr_full/wbin_reg_4_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211329     -352      -463         0        6
            Worst cost_group: wclk, WNS: -186.7
            Path: wptr_full/wbin_reg_4_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211327     -351      -463         0        6
            Worst cost_group: wclk, WNS: -186.7
            Path: wptr_full/wbin_reg_4_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211351     -348      -458         0        6
            Worst cost_group: wclk, WNS: -186.9
            Path: wptr_full/wbin_reg_4_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211365     -339      -445         0        6
            Worst cost_group: wclk, WNS: -186.9
            Path: wptr_full/wbin_reg_4_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211368     -336      -440         0        6
            Worst cost_group: wclk, WNS: -186.9
            Path: wptr_full/wbin_reg_4_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211380     -335      -340         0        6
            Worst cost_group: wclk, WNS: -185.9
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211386     -329      -329         0        6
            Worst cost_group: wclk, WNS: -185.9
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211397     -321      -321         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211400     -320      -320         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211400     -320      -320         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211415     -320      -320         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211435     -292      -292         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211438     -284      -284         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211453     -275      -275         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211456     -268      -268         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211459     -263      -263         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211467     -244      -244         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211470     -231      -231         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211473     -231      -231         0        6
            Worst cost_group: wclk, WNS: -178.0
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211492     -198      -198         0        6
            Worst cost_group: wclk, WNS: -141.9
            Path: wptr_full/wbin_reg_2_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211493     -195      -195         0        6
            Worst cost_group: wclk, WNS: -139.6
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211506     -190      -190         0        6
            Worst cost_group: wclk, WNS: -134.2
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211505     -184      -184         0        6
            Worst cost_group: wclk, WNS: -131.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211511     -175      -175         0        6
            Worst cost_group: wclk, WNS: -121.0
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211514     -170      -170         0        6
            Worst cost_group: wclk, WNS: -115.5
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211523     -164      -164         0        6
            Worst cost_group: wclk, WNS: -110.0
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211527     -160      -160         0        6
            Worst cost_group: wclk, WNS: -105.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211533     -152      -152         0        6
            Worst cost_group: wclk, WNS: -97.5
            Path: wptr_full/wbin_reg_7_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211539     -151      -151         0        6
            Worst cost_group: wclk, WNS: -97.1
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211544     -151      -151         0        6
            Worst cost_group: wclk, WNS: -96.7
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211544     -150      -150         0        6
            Worst cost_group: wclk, WNS: -95.4
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211544     -149      -149         0        6
            Worst cost_group: wclk, WNS: -94.3
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211544     -148      -148         0        6
            Worst cost_group: wclk, WNS: -93.6
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211543     -146      -146         0        6
            Worst cost_group: wclk, WNS: -93.2
            Path: wptr_full/wbin_reg_4_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211547     -145      -145         0        6
            Worst cost_group: wclk, WNS: -92.1
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211549     -145      -145         0        6
            Worst cost_group: wclk, WNS: -91.8
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211550     -144      -144         0        6
            Worst cost_group: wclk, WNS: -91.2
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211553     -143      -143         0        6
            Worst cost_group: wclk, WNS: -90.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               211553     -143      -145         0        6
            Worst cost_group: wclk, WNS: -89.6
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211553     -142      -144         0        6
            Worst cost_group: wclk, WNS: -89.1
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211555     -141      -143         0        6
            Worst cost_group: wclk, WNS: -88.2
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211562     -137      -139         0        6
            Worst cost_group: wclk, WNS: -84.4
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211579     -136      -138         0        6
            Worst cost_group: wclk, WNS: -83.5
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211585     -133      -135         0        6
            Worst cost_group: wclk, WNS: -80.4
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211591     -129      -131         0        6
            Worst cost_group: wclk, WNS: -76.4
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211585     -128      -129         0        6
            Worst cost_group: wclk, WNS: -75.2
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211588     -125      -126         0        6
            Worst cost_group: wclk, WNS: -72.2
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211590     -124      -125         0        6
            Worst cost_group: wclk, WNS: -71.3
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211605     -124      -124         0        6
            Worst cost_group: wclk, WNS: -70.6
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211598     -114      -115         0        6
            Worst cost_group: wclk, WNS: -60.8
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211600     -111      -112         0        6
            Worst cost_group: wclk, WNS: -58.0
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211604     -109      -109         0        6
            Worst cost_group: wclk, WNS: -55.7
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211605     -106      -107         0        6
            Worst cost_group: wclk, WNS: -53.0
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211607     -104      -105         0        6
            Worst cost_group: wclk, WNS: -51.1
            Path: wptr_full/wbin_reg_3_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211613     -103      -103         0        6
            Worst cost_group: wclk, WNS: -49.6
            Path: wptr_full/wbin_reg_5_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211614      -99      -100         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211614      -98       -99         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211609      -98       -98         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211612      -97       -98         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211614      -97       -97         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211619      -96       -97         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211617      -94       -95         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       185  (       42 /      155 )  36.08
        crr_glob       281  (       26 /       42 )  1.16
         crr_200       207  (       54 /      172 )  7.16
        crr_glob       352  (       44 /       54 )  0.57
         crr_300       123  (       17 /       98 )  5.26
        crr_glob       218  (       11 /       17 )  0.33
         crr_400        98  (       11 /       81 )  5.23
        crr_glob       194  (        4 /       11 )  0.30
         crr_111       240  (       38 /      221 )  21.93
        crr_glob       264  (       21 /       38 )  0.92
         crr_210       167  (       31 /      143 )  15.49
        crr_glob       237  (       15 /       31 )  0.66
         crr_110       223  (       26 /      192 )  11.68
        crr_glob       252  (       16 /       26 )  0.60
         crr_101       218  (       34 /      196 )  10.02
        crr_glob       255  (       27 /       34 )  0.56
         crr_201       158  (       27 /      135 )  10.15
        crr_glob       260  (       22 /       27 )  0.47
         crr_211       138  (       25 /      116 )  19.00
        crr_glob       212  (       19 /       25 )  0.63
        crit_msz       260  (       34 /       44 )  0.98
       crit_upsz       214  (        8 /       12 )  0.38
       crit_slew       187  (        0 /        8 )  0.30
        setup_dn       379  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       187  (        0 /        0 )  0.00
    plc_st_fence       187  (        0 /        0 )  0.00
        plc_star       187  (        0 /        0 )  0.00
      plc_laf_st       187  (        0 /        0 )  0.00
 plc_laf_st_fence       187  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       187  (        0 /        0 )  0.00
            fopt       404  (        9 /       22 )  0.31
       crit_swap       187  (        0 /        0 )  0.22
       mux2_swap       187  (        0 /        0 )  0.00
       crit_dnsz       247  (        8 /        8 )  0.36
       load_swap       189  (        0 /        0 )  0.20
            fopt       404  (        9 /       22 )  0.31
        setup_dn       379  (        0 /        0 )  0.00
       load_isol       384  (        0 /        2 )  1.26
       load_isol       384  (        0 /        2 )  1.26
        move_for       391  (        1 /        1 )  0.08
        move_for       391  (        1 /        1 )  0.08
          rem_bi       384  (        0 /        5 )  0.08
         offload       384  (        0 /        0 )  0.11
          rem_bi       384  (        0 /        5 )  0.08
         offload       384  (        0 /        0 )  0.11
       merge_bit       204  (        0 /        1 )  0.04
     merge_idrvr       192  (        0 /        0 )  0.00
     merge_iload       192  (        0 /        0 )  0.00
    merge_idload       192  (        0 /        1 )  0.01
      merge_drvr       192  (        0 /       17 )  0.36
      merge_load       192  (        0 /       17 )  0.36
           phase       192  (        0 /        0 )  0.00
          decomp       192  (        0 /        0 )  0.51
        p_decomp       192  (        0 /        0 )  0.33
        levelize       192  (        0 /       18 )  0.20
        mb_split       192  (        0 /        0 )  0.00
        in_phase       192  (        0 /        0 )  0.00
             dup       217  (        9 /       13 )  0.56
      mux_retime       188  (        0 /        0 )  0.00
         buf2inv       188  (        0 /        0 )  0.00
             exp       127  (        1 /       35 )  0.11
       gate_deco       147  (        0 /        0 )  1.51
       gcomp_tim       296  (       11 /       15 )  1.23
  inv_pair_2_buf       187  (        0 /        0 )  0.00
 init_drc                 211617      -94       -95         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
      drc_buf_sp       192  (        0 /      128 )  0.47
        drc_bufs       192  (        0 /      128 )  0.92
        drc_fopt        64  (        0 /       64 )  0.31
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 211617      -94       -95         0        6
            Worst cost_group: rclk, WNS: -49.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 211617      -93       -94         0        6
            Worst cost_group: rclk, WNS: -48.9
            Path: rptr_empty/rbin_reg_6_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        45  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        45  (        2 /        6 )  0.16
       crit_upsz        43  (        0 /        0 )  0.07
   plc_laf_lo_st        43  (        0 /        0 )  0.00
       plc_lo_st        43  (        0 /        0 )  0.00
       crit_swap        43  (        0 /        0 )  0.06
       mux2_swap        43  (        0 /        0 )  0.00
       crit_dnsz        47  (        4 /        6 )  0.07
       load_swap        39  (        0 /        2 )  0.04
            fopt        39  (        0 /        5 )  0.05
        setup_dn        39  (        0 /        0 )  0.00
       load_isol        39  (        0 /        0 )  0.19
       load_isol        39  (        0 /        0 )  0.02
        move_for        39  (        0 /        0 )  0.00
        move_for        39  (        0 /        0 )  0.00
          rem_bi        39  (        0 /        0 )  0.00
         offload        39  (        0 /        0 )  0.00
          rem_bi        39  (        0 /        0 )  0.01
         offload        39  (        0 /        0 )  0.01
       merge_bit        41  (        0 /        0 )  0.01
     merge_idrvr        39  (        0 /        0 )  0.00
     merge_iload        39  (        0 /        0 )  0.00
    merge_idload        39  (        0 /        0 )  0.00
      merge_drvr        39  (        0 /        0 )  0.05
      merge_load        39  (        0 /        0 )  0.06
           phase        39  (        0 /        0 )  0.00
          decomp        39  (        0 /        0 )  0.08
        p_decomp        39  (        0 /        0 )  0.04
        levelize        39  (        0 /        1 )  0.04
        mb_split        39  (        0 /        0 )  0.00
             dup        39  (        0 /        3 )  0.11
      mux_retime        39  (        0 /        0 )  0.00
       crr_local        39  (        0 /        3 )  1.52
         buf2inv        39  (        0 /        0 )  0.00

 init_area                211617      -93       -94         0        6
            Worst cost_group: rclk, WNS: -48.9
            Path: rptr_empty/rbin_reg_6_/CLK --> rptr_empty/rempty_reg/D
 undup                    211612      -93       -94         0        6
            Worst cost_group: rclk, WNS: -48.9
            Path: rptr_empty/rbin_reg_6_/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  211601      -93       -94         0        6
            Worst cost_group: rclk, WNS: -48.9
            Path: rptr_empty/rbin_reg_6_/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  211573      -93       -94         0        6
            Worst cost_group: rclk, WNS: -48.9
            Path: rptr_empty/rbin_reg_6_/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 211549      -93       -94         0        6
            Worst cost_group: rclk, WNS: -48.9
            Path: rptr_empty/rbin_reg_6_/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 211545      -93       -94         0        6
            Worst cost_group: rclk, WNS: -48.9
            Path: rptr_empty/rbin_reg_6_/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               211532      -93       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 io_phase                 211525      -93       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 gate_comp                211509      -93       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 glob_area                211507      -93       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 area_down                211502      -93       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  211501      -93       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 211500      -93       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        13  (        2 /        4 )  0.07
         rem_buf        23  (        5 /        6 )  0.06
         rem_inv        55  (       21 /       23 )  0.15
        merge_bi        34  (       23 /       26 )  0.11
      rem_inv_qb        29  (        2 /        2 )  0.06
    seq_res_area        10  (        0 /        0 )  0.73
        io_phase        36  (        8 /       10 )  0.11
       gate_comp        83  (        8 /       11 )  0.36
       gcomp_mog         1  (        0 /        0 )  0.04
       glob_area        17  (        8 /       17 )  0.08
       area_down        21  (        6 /        6 )  0.13
      size_n_buf         2  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        17  (        0 /        1 )  0.05
         rem_inv        22  (        1 /        2 )  0.06
        merge_bi         5  (        1 /        1 )  0.02
      rem_inv_qb        25  (        0 /        0 )  0.05

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               211500      -93       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211499      -92       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211499      -92       -93         0        6
            Worst cost_group: rclk, WNS: -48.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211502      -91       -92         0        6
            Worst cost_group: rclk, WNS: -47.2
            Path: rptr_empty/rbin_reg_4_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211502      -91       -92         0        6
            Worst cost_group: rclk, WNS: -47.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211504      -91       -91         0        6
            Worst cost_group: rclk, WNS: -46.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211504      -87       -88         0        6
            Worst cost_group: rclk, WNS: -43.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211511      -86       -87         0        6
            Worst cost_group: rclk, WNS: -42.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               211521      -81       -82         0        6
            Worst cost_group: wclk, WNS: -40.2
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211527      -79       -80         0        6
            Worst cost_group: wclk, WNS: -40.2
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211540      -72       -72         0        6
            Worst cost_group: wclk, WNS: -40.2
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211541      -70       -71         0        6
            Worst cost_group: wclk, WNS: -40.2
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211545      -70       -70         0        6
            Worst cost_group: wclk, WNS: -39.8
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        49  (        3 /       40 )  10.59
        crr_glob        67  (        2 /        3 )  0.21
         crr_200        52  (        3 /       39 )  1.60
        crr_glob        72  (        3 /        3 )  0.09
         crr_300        35  (        0 /       23 )  1.03
        crr_glob        61  (        0 /        0 )  0.05
         crr_400        33  (        1 /       22 )  1.28
        crr_glob        61  (        0 /        1 )  0.06
         crr_111        83  (       14 /       75 )  7.63
        crr_glob        98  (        9 /       14 )  0.30
         crr_210        53  (        4 /       44 )  6.18
        crr_glob        72  (        2 /        4 )  0.17
         crr_110       100  (       22 /       87 )  6.83
        crr_glob       129  (       13 /       22 )  0.33
         crr_101        59  (        1 /       47 )  2.11
        crr_glob        59  (        0 /        1 )  0.11
         crr_201        42  (        1 /       35 )  1.86
        crr_glob        59  (        0 /        1 )  0.10
         crr_211        43  (        4 /       36 )  4.44
        crr_glob        62  (        1 /        4 )  0.17
        crit_msz        74  (        5 /        6 )  0.28
       crit_upsz        59  (        0 /        0 )  0.13
       crit_slew        59  (        0 /        0 )  0.07
        setup_dn       117  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        59  (        0 /        0 )  0.00
    plc_st_fence        59  (        0 /        0 )  0.00
        plc_star        59  (        0 /        0 )  0.00
      plc_laf_st        59  (        0 /        0 )  0.00
 plc_laf_st_fence        59  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        59  (        0 /        0 )  0.00
            fopt       117  (        0 /        3 )  0.05
       crit_swap        59  (        0 /        0 )  0.10
       mux2_swap        59  (        0 /        0 )  0.01
       crit_dnsz        96  (        7 /        7 )  0.15
       load_swap        58  (        0 /        0 )  0.06
            fopt       117  (        0 /        3 )  0.05
        setup_dn       117  (        0 /        0 )  0.00
       load_isol       116  (        0 /        0 )  0.45
       load_isol       116  (        0 /        0 )  0.45
        move_for       127  (        1 /        1 )  0.03
        move_for       127  (        1 /        1 )  0.03
          rem_bi       118  (        0 /        4 )  0.07
         offload       118  (        0 /        0 )  0.03
          rem_bi       118  (        0 /        4 )  0.07
         offload       118  (        0 /        0 )  0.03
       merge_bit        63  (        0 /        2 )  0.01
     merge_idrvr        59  (        0 /        0 )  0.00
     merge_iload        59  (        0 /        0 )  0.00
    merge_idload        63  (        1 /        1 )  0.03
      merge_drvr        57  (        0 /       11 )  0.23
      merge_load        57  (        0 /       11 )  0.22
           phase        57  (        0 /        0 )  0.00
          decomp        57  (        0 /        0 )  0.17
        p_decomp        57  (        0 /        0 )  0.08
        levelize        57  (        0 /        8 )  0.10
        mb_split        57  (        0 /        0 )  0.00
        in_phase        57  (        0 /        0 )  0.00
             dup        57  (        0 /        0 )  0.13
      mux_retime        57  (        0 /        0 )  0.00
         buf2inv        57  (        0 /        0 )  0.00
             exp        21  (        0 /        8 )  0.04
       gate_deco        46  (        0 /        0 )  0.45
       gcomp_tim        29  (        0 /        0 )  0.14
  inv_pair_2_buf        57  (        0 /        0 )  0.00
 init_drc                 211545      -70       -70         0        6
            Worst cost_group: wclk, WNS: -39.8
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       192  (        0 /      128 )  0.92
        drc_fopt        64  (        0 /       64 )  0.32
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 211545      -70       -70         0        6
            Worst cost_group: wclk, WNS: -39.8
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_tns                 211546      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        33  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        33  (        1 /        3 )  0.13
       crit_upsz        32  (        0 /        2 )  0.07
   plc_laf_lo_st        32  (        0 /        0 )  0.00
       plc_lo_st        32  (        0 /        0 )  0.00
       crit_swap        32  (        2 /        2 )  0.07
       mux2_swap        30  (        0 /        0 )  0.00
       crit_dnsz        43  (        2 /        7 )  0.08
       load_swap        28  (        0 /        5 )  0.05
            fopt        28  (        1 /        4 )  0.04
        setup_dn        27  (        0 /        0 )  0.00
       load_isol        27  (        0 /        0 )  0.18
       load_isol        27  (        0 /        0 )  0.07
        move_for        27  (        0 /        0 )  0.01
        move_for        27  (        0 /        0 )  0.00
          rem_bi        27  (        0 /        0 )  0.00
         offload        27  (        0 /        0 )  0.00
          rem_bi        27  (        0 /        0 )  0.01
         offload        27  (        0 /        0 )  0.03
       merge_bit        28  (        0 /        1 )  0.00
     merge_idrvr        27  (        0 /        0 )  0.00
     merge_iload        27  (        0 /        0 )  0.00
    merge_idload        27  (        0 /        0 )  0.01
      merge_drvr        27  (        0 /        0 )  0.02
      merge_load        27  (        0 /        0 )  0.04
           phase        27  (        0 /        0 )  0.00
          decomp        27  (        0 /        0 )  0.07
        p_decomp        27  (        0 /        0 )  0.06
        levelize        27  (        0 /        0 )  0.01
        mb_split        27  (        0 /        0 )  0.00
             dup        27  (        0 /        0 )  0.05
      mux_retime        27  (        0 /        0 )  0.00
       crr_local        27  (        1 /        2 )  1.29
         buf2inv        26  (        0 /        0 )  0.00

 init_area                211546      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 undup                    211544      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 rem_buf                  211537      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 rem_inv                  211533      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 merge_bi                 211528      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 io_phase                 211526      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 gate_comp                211525      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 glob_area                211521      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 area_down                211517      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        1 /        3 )  0.06
         rem_buf        19  (        3 /        4 )  0.05
         rem_inv        24  (        1 /        2 )  0.06
        merge_bi        12  (        4 /        6 )  0.03
      rem_inv_qb        25  (        0 /        0 )  0.05
        io_phase        29  (        5 /        5 )  0.09
       gate_comp        77  (        1 /        5 )  0.34
       gcomp_mog         2  (        0 /        0 )  0.04
       glob_area        18  (       10 /       18 )  0.08
       area_down        20  (        4 /        4 )  0.17
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               211517      -68       -69         0        6
            Worst cost_group: wclk, WNS: -39.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               211520      -67       -68         0        6
            Worst cost_group: wclk, WNS: -38.3
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        31  (        0 /        1 )  0.11
       crit_upsz        42  (        2 /        2 )  0.09
       crit_slew        33  (        0 /        1 )  0.04
        setup_dn        33  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        33  (        0 /        0 )  0.00
    plc_st_fence        33  (        0 /        0 )  0.00
        plc_star        33  (        0 /        0 )  0.00
      plc_laf_st        33  (        0 /        0 )  0.00
 plc_laf_st_fence        33  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        33  (        0 /        0 )  0.00
       plc_lo_st        33  (        0 /        0 )  0.00
            fopt        33  (        0 /        0 )  0.00
       crit_swap        33  (        0 /        0 )  0.05
       mux2_swap        33  (        0 /        0 )  0.00
       crit_dnsz        39  (        0 /        0 )  0.06
       load_swap        33  (        0 /        0 )  0.04
            fopt        33  (        1 /        4 )  0.03
        setup_dn        31  (        0 /        0 )  0.00
       load_isol        31  (        0 /        0 )  0.16
       load_isol        31  (        0 /        0 )  0.02
        move_for        31  (        0 /        0 )  0.00
        move_for        31  (        0 /        0 )  0.00
          rem_bi        31  (        0 /        0 )  0.00
         offload        31  (        0 /        0 )  0.00
          rem_bi        31  (        0 /        2 )  0.02
         offload        31  (        0 /        0 )  0.01
           phase        31  (        0 /        0 )  0.00
        in_phase        31  (        0 /        0 )  0.00
       merge_bit        34  (        0 /        1 )  0.01
     merge_idrvr        31  (        0 /        0 )  0.00
     merge_iload        31  (        0 /        0 )  0.00
    merge_idload        31  (        0 /        0 )  0.00
      merge_drvr        31  (        0 /        8 )  0.14
      merge_load        31  (        0 /        8 )  0.14
          decomp        31  (        0 /        0 )  0.10
        p_decomp        31  (        0 /        0 )  0.04
        levelize        31  (        0 /        5 )  0.07
        mb_split        31  (        0 /        0 )  0.00
             dup        31  (        0 /        2 )  0.10
      mux_retime        31  (        0 /        0 )  0.00
         buf2inv        31  (        0 /        0 )  0.00
             exp         7  (        0 /        6 )  0.02
       gate_deco        24  (        0 /        0 )  0.23
       gcomp_tim        23  (        0 /        0 )  0.10
  inv_pair_2_buf        31  (        0 /        0 )  0.00

 init_drc                 211520      -67       -68         0        6
            Worst cost_group: wclk, WNS: -38.3
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       192  (        0 /      128 )  0.88
        drc_fopt        64  (        0 /       64 )  0.30
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 3> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 23 2024  07:43:53 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk   1500.0 
wclk   1500.0 
wclk2x  750.0 


  Cost    Critical           Violating 
 Group   Path Slack   TNS      Paths   
---------------------------------------
default    No paths     0.0            
INPUTS          3.8     0.0          0 
OUTPUTS        -4.3    -5.1          2 
rclk          -25.3   -25.3          1 
wclk          -38.3   -38.3          1 
wclk2x     No paths     0.0            
---------------------------------------
Total                 -68.7          4 

Instance Count
--------------
Leaf Instance Count             567 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    463 
Hierarchical Instance Count       5 

Area
----
Cell Area                          211519.618
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    211519.618
Net Area                           0.000
Total Area (Cell+Physical+Net)     211519.618

Max Fanout                         72 (fifomem/n_19)
Min Fanout                         0 (rrst_n)
Average Fanout                     2.6
Terms to net ratio                 3.9696
Terms to instance ratio            4.1517
Runtime                            248.538919 seconds
Elapsed Runtime                    287 seconds
Genus peak memory usage            1422.32 
Innovus peak memory usage          no_value 
Hostname                           mo.ece.pdx.edu
@genus:root: 4> 
@genus:root: 4> 
@genus:root: 4> 
@genus:root: 4> ls -lrt
total 6750
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
-rw-------. 1 vinays them  794690 Jan 23 14:31 dc_shell.log.2024-01-22_10-19
-rw-------. 1 vinays them  307903 Jan 23 14:31 dc_shell.cmd.2024-01-22_10-19
-rw-------. 1 vinays them   65592 Jan 23 14:40 dc_shell.log.2024-01-23_14-34
-rw-------. 1 vinays them  314674 Jan 23 14:40 dc_shell.cmd.2024-01-23_14-34
-rw-------. 1 vinays them  305556 Jan 23 14:44 dc_shell.cmd.2024-01-23_14-42
-rw-------. 1 vinays them   45144 Jan 23 14:44 dc_shell.log.2024-01-23_14-42
-rw-------. 1 vinays them   68789 Jan 23 17:15 dc_shell.log.2024-01-23_17-03
-rw-------. 1 vinays them  305652 Jan 23 17:15 dc_shell.cmd.2024-01-23_17-03
-rw-------. 1 vinays them   48123 Jan 23 17:16 dc_shell.log.2024-01-23_17-15
-rw-------. 1 vinays them  305545 Jan 23 17:16 dc_shell.cmd.2024-01-23_17-15
-rw-------. 1 vinays them  124217 Jan 23 17:22 dc_shell.log.2024-01-23_17-16
-rw-------. 1 vinays them  305896 Jan 23 17:22 dc_shell.cmd.2024-01-23_17-16
-rw-------. 1 vinays them   37497 Jan 23 17:25 dc_shell.log.2024-01-23_17-22
-rw-------. 1 vinays them  305530 Jan 23 17:25 dc_shell.cmd.2024-01-23_17-22
-rw-------. 1 vinays them   42102 Jan 23 17:30 dc_shell.log.2024-01-23_17-25
-rw-------. 1 vinays them  305538 Jan 23 17:30 dc_shell.cmd.2024-01-23_17-25
-rw-------. 1 vinays them   47011 Jan 23 17:37 dc_shell.log.2024-01-23_17-30
-rw-------. 1 vinays them  306170 Jan 23 17:37 dc_shell.cmd.2024-01-23_17-30
-rw-------. 1 vinays them   56798 Jan 23 17:57 dc_shell.log.2024-01-23_17-37
-rw-------. 1 vinays them  305859 Jan 23 17:57 dc_shell.cmd.2024-01-23_17-37
-rw-------. 1 vinays them   37746 Jan 23 18:01 dc_shell.log.2024-01-23_17-57
-rw-------. 1 vinays them  305504 Jan 23 18:01 dc_shell.cmd.2024-01-23_17-57
-rw-------. 1 vinays them   40079 Jan 23 18:05 dc_shell.log.2024-01-23_18-01
-rw-------. 1 vinays them  305545 Jan 23 18:05 dc_shell.cmd.2024-01-23_18-01
-rw-------. 1 vinays them   40748 Jan 23 18:12 dc_shell.log.2024-01-23_18-06
-rw-------. 1 vinays them  305546 Jan 23 18:12 dc_shell.cmd.2024-01-23_18-06
-rw-------. 1 vinays them   66258 Jan 23 18:19 dc_shell.log.2024-01-23_18-12
-rw-------. 1 vinays them  305567 Jan 23 18:19 dc_shell.cmd.2024-01-23_18-12
-rw-------. 1 vinays them  319000 Jan 23 18:24 dc_shell.cmd.2024-01-23_18-19
-rw-------. 1 vinays them   54227 Jan 23 18:24 dc_shell.log.2024-01-23_18-19
-rw-------. 1 vinays them   37873 Jan 23 18:40 dc_shell.log.2024-01-23_18-25
-rw-------. 1 vinays them  305476 Jan 23 18:40 dc_shell.cmd.2024-01-23_18-25
drwx------. 2 vinays them      26 Jan 23 18:41 WORK_autoread
-rw-------. 1 vinays them   43964 Jan 23 18:52 dc_shell.log.2024-01-23_18-41_fifo1_sramb_final
-rw-------. 1 vinays them  305741 Jan 23 18:52 dc_shell.cmd.2024-01-23_18-41_fifo1_sramb_final
-rw-------. 1 vinays them   11008 Jan 23 18:52 default.svf
-rw-------. 1 vinays them   44350 Jan 23 18:52 dc_shell.log.2024-01-23_18-41
-rw-------. 1 vinays them  305746 Jan 23 18:52 dc_shell.cmd.2024-01-23_18-41
-rw-------. 1 vinays them     843 Jan 23 18:55 genus.log
drwx------. 3 vinays them       3 Jan 23 18:56 fv
-rw-------. 1 vinays them   44947 Jan 23 19:09 genus.log.24-01-23_18-01
-rw-------. 1 vinays them     886 Jan 23 19:09 genus.cmd.24-01-23_18-01
-rw-------. 1 vinays them     843 Jan 23 19:10 genus.log1
-rw-------. 1 vinays them     843 Jan 23 19:27 genus.log2
-rw-------. 1 vinays them     842 Jan 23 19:39 genus.log3
-rw-------. 1 vinays them  171361 Jan 23 19:56 genus.log.24-01-23_19-01
-rw-------. 1 vinays them     720 Jan 23 19:56 genus.cmd.24-01-23_19-01
