// Generated by CIRCT 42e53322a
module bsg_scan_width_p3_or_p1_lo_to_hi_p1(	// /tmp/tmp.hVKkesP90B/12087_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_scan_width_p3_or_p1_lo_to_hi_p1.cleaned.mlir:2:3
  input  [2:0] i,	// /tmp/tmp.hVKkesP90B/12087_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_scan_width_p3_or_p1_lo_to_hi_p1.cleaned.mlir:2:53
  output [2:0] o	// /tmp/tmp.hVKkesP90B/12087_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_scan_width_p3_or_p1_lo_to_hi_p1.cleaned.mlir:2:66
);

  assign o = {|i, i[1] | i[0], i[0]};	// /tmp/tmp.hVKkesP90B/12087_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_scan_width_p3_or_p1_lo_to_hi_p1.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:5
endmodule

