// Seed: 2147304389
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = id_1 ? id_1 : 1;
  logic id_4;
  logic id_5, id_6;
endmodule
