Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/hdl/verilog/" }

---- Target Parameters
Target Device                      : xc7z010clg400-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" Line 1624: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" Line 1666: Net <axi4lite_0_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" Line 1677: Net <axi4lite_0_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <SWs_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <BTNs_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_vdma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_dispctrl_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_vdma_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_dispctrl_1>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <hdmi_tx_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_i2s_adi_0>.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_WLAST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 1915: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2123: Output port <GPIO2_IO_O> of the instance <SWs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2123: Output port <GPIO2_IO_T> of the instance <SWs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2123: Output port <IP2INTC_Irpt> of the instance <SWs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2153: Output port <GPIO2_IO_O> of the instance <BTNs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2153: Output port <GPIO2_IO_T> of the instance <BTNs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2153: Output port <IP2INTC_Irpt> of the instance <BTNs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <FCLK_RESET0_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2183: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_sg_araddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_sg_arlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_sg_arsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_sg_arburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_sg_arprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_sg_arcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axis_mm2s_tuser> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_awaddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_awlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_awsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_awburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_awprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_awcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_wdata> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_wstrb> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <mm2s_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <s2mm_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <axi_vdma_tstvec> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_sg_arvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_sg_rready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <mm2s_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_awvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_wlast> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_wvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <m_axi_s2mm_bready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <s2mm_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <s_axis_s2mm_tready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <mm2s_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <mm2s_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <mm2s_buffer_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <mm2s_buffer_almost_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <s2mm_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <s2mm_buffer_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <s2mm_buffer_almost_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <s2mm_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <mm2s_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2860: Output port <s2mm_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <M_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_BID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_RID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 2960: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3168: Output port <DEBUG_O> of the instance <axi_dispctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3168: Output port <PXL_CLK_5X_O> of the instance <axi_dispctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3168: Output port <LOCKED_O> of the instance <axi_dispctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3168: Output port <DE_O> of the instance <axi_dispctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_sg_araddr> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_sg_arlen> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_sg_arsize> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_sg_arburst> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_sg_arprot> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_sg_arcache> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axis_mm2s_tuser> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_awaddr> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_awlen> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_awsize> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_awburst> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_awprot> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_awcache> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_wdata> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_wstrb> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <mm2s_frame_ptr_out> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <s2mm_frame_ptr_out> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <axi_vdma_tstvec> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_sg_arvalid> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_sg_rready> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <mm2s_prmry_reset_out_n> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_awvalid> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_wlast> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_wvalid> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <m_axi_s2mm_bready> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <s2mm_prmry_reset_out_n> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <s_axis_s2mm_tready> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <mm2s_fsync_out> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <mm2s_prmtr_update> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <mm2s_buffer_empty> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <mm2s_buffer_almost_empty> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <s2mm_fsync_out> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <s2mm_buffer_full> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <s2mm_buffer_almost_full> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <s2mm_prmtr_update> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <mm2s_introut> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3210: Output port <s2mm_introut> of the instance <axi_vdma_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3310: Output port <DEBUG_O> of the instance <axi_dispctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3352: Output port <GPIO2_IO_O> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3352: Output port <GPIO2_IO_T> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3352: Output port <IP2INTC_Irpt> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3404: Output port <M_AXIS_TDATA> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3404: Output port <M_AXIS_TKEEP> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3404: Output port <S_AXIS_TREADY> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3404: Output port <M_AXIS_TVALID> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/hdl/system.vhd" line 3404: Output port <M_AXIS_TLAST> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_axi_i2s_adi_0_wrapper.ngc>.
Reading core <../implementation/system_axi4lite_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_axi_vdma_0_wrapper.ngc>.
Reading core <../implementation/system_axi_vdma_1_wrapper.ngc>.
Reading core <../implementation/system_sws_4bits_wrapper.ngc>.
Reading core <../implementation/system_btns_4bits_wrapper.ngc>.
Reading core <../implementation/system_axi_dispctrl_0_wrapper.ngc>.
Reading core <../implementation/system_axi_dispctrl_1_wrapper.ngc>.
Reading core <../implementation/system_leds_4bits_wrapper.ngc>.
Reading core <../implementation/system_hdmi_tx_0_wrapper.ngc>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_axi_i2s_adi_0_wrapper> for timing and area information for instance <axi_i2s_adi_0>.
Loading core <system_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_axi_vdma_0_wrapper> for timing and area information for instance <axi_vdma_0>.
Loading core <system_axi_vdma_1_wrapper> for timing and area information for instance <axi_vdma_1>.
Loading core <system_sws_4bits_wrapper> for timing and area information for instance <SWs_4Bits>.
Loading core <system_btns_4bits_wrapper> for timing and area information for instance <BTNs_4Bits>.
Loading core <system_axi_dispctrl_0_wrapper> for timing and area information for instance <axi_dispctrl_0>.
Loading core <system_axi_dispctrl_1_wrapper> for timing and area information for instance <axi_dispctrl_1>.
Loading core <system_leds_4bits_wrapper> for timing and area information for instance <LEDs_4Bits>.
Loading core <system_hdmi_tx_0_wrapper> for timing and area information for instance <hdmi_tx_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 25.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_1/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_1> is equivalent to the following FF/Latch : <axi_vdma_1/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_1/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_1> is equivalent to the following FF/Latch : <axi_vdma_1/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12> in Unit <axi_dispctrl_0> is equivalent to the following FF/Latch : <axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12_1> 
INFO:Xst:2260 - The FF/Latch <axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2> in Unit <axi_dispctrl_0> is equivalent to the following FF/Latch : <axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_dispctrl_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2> in Unit <axi_dispctrl_1> is equivalent to the following FF/Latch : <axi_dispctrl_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_dispctrl_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12> in Unit <axi_dispctrl_1> is equivalent to the following FF/Latch : <axi_dispctrl_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_1/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_1> is equivalent to the following FF/Latch : <axi_vdma_1/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_1/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_1> is equivalent to the following FF/Latch : <axi_vdma_1/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12> in Unit <axi_dispctrl_0> is equivalent to the following FF/Latch : <axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12_1> 
INFO:Xst:2260 - The FF/Latch <axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2> in Unit <axi_dispctrl_0> is equivalent to the following FF/Latch : <axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_dispctrl_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2> in Unit <axi_dispctrl_1> is equivalent to the following FF/Latch : <axi_dispctrl_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_dispctrl_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12> in Unit <axi_dispctrl_1> is equivalent to the following FF/Latch : <axi_dispctrl_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7103
#      GND                         : 24
#      INV                         : 247
#      LUT1                        : 65
#      LUT2                        : 810
#      LUT3                        : 1025
#      LUT4                        : 848
#      LUT5                        : 1032
#      LUT6                        : 1845
#      MUXCY                       : 571
#      MUXCY_L                     : 30
#      MUXF7                       : 66
#      MUXF8                       : 44
#      VCC                         : 16
#      XORCY                       : 480
# FlipFlops/Latches                : 5778
#      FD                          : 921
#      FDC                         : 327
#      FDCE                        : 352
#      FDE                         : 404
#      FDP                         : 68
#      FDPE                        : 4
#      FDR                         : 530
#      FDRE                        : 3051
#      FDS                         : 74
#      FDSE                        : 47
# RAMS                             : 17
#      RAM32M                      : 12
#      RAM32X1D                    : 1
#      RAMB18E1                    : 2
#      RAMB36E1                    : 2
# Shift Registers                  : 385
#      SRLC16E                     : 383
#      SRLC32E                     : 2
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 47
#      IBUF                        : 4
#      IOBUF                       : 14
#      OBUF                        : 25
#      OBUFDS                      : 4
# Others                           : 13
#      BUFIO                       : 1
#      BUFR                        : 1
#      MMCME2_ADV                  : 2
#      OSERDESE2                   : 8
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5778  out of  35200    16%  
 Number of Slice LUTs:                 6307  out of  17600    35%  
    Number used as Logic:              5872  out of  17600    33%  
    Number used as Memory:              435  out of   6000     7%  
       Number used as RAM:               50
       Number used as SRL:              385

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9300
   Number with an unused Flip Flop:    3522  out of   9300    37%  
   Number with an unused LUT:          2993  out of   9300    32%  
   Number of fully used LUT-FF pairs:  2785  out of   9300    29%  
   Number of unique control sets:       345

IO Utilization: 
 Number of IOs:                         178
 Number of bonded IOBs:                  51  out of    100    51%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     60     5%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                                                                                                                     | Load  |
----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                                                                                                                                      | 1774  |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2>| BUFG                                                                                                                                      | 22    |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>| BUFG                                                                                                                                      | 3444  |
axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk             | BUFG                                                                                                                                      | 404   |
net_gnd0                                                        | NONE(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4)| 4     |
axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk             | BUFR                                                                                                                                      | 535   |
----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                     | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
axi_dispctrl_1/N1(axi_dispctrl_1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | NONE(axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/USE_BUFR_DIV5.BUFR_inst)                                                                                                                                                                                                                                                                                            | 1     |
axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/Inst_vdma_to_vga/LOCKED_I_inv(axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/locked_n1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | NONE(axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/USE_BUFR_DIV5.BUFR_inst)                                                                                                                                                                                                                                                                                            | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.899ns (Maximum Frequency: 204.135MHz)
   Minimum input arrival time before clock: 2.626ns
   Maximum output required time after clock: 3.851ns
   Maximum combinational path delay: 0.933ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 4.899ns (frequency: 204.135MHz)
  Total number of paths / destination ports: 49914 / 3504
-------------------------------------------------------------------------
Delay:               4.899ns (Levels of Logic = 12)
  Source:            axi_dispctrl_0/axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_dispctrl_0/axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             118   0.236   0.496  axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT2:I1->O           32   0.043   0.535  axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<4>1 (axi_dispctrl_0/ipif_Bus2IP_RdCE<8>)
     LUT6:I4->O            1   0.043   0.000  axi_dispctrl_0/USER_LOGIC_I/slv_read_ack<0>1_F (N248)
     MUXF7:I0->O           3   0.176   0.507  axi_dispctrl_0/USER_LOGIC_I/slv_read_ack<0>1 (axi_dispctrl_0/USER_LOGIC_I/slv_read_ack<0>)
     LUT6:I3->O            2   0.043   0.527  axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1 (S_AXI_ARREADY)
     end scope: 'axi_dispctrl_0:S_AXI_ARREADY'
     begin scope: 'axi4lite_0:M_AXI_ARREADY<3>'
     LUT5:I1->O            1   0.043   0.603  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.ll_SW0_SW1 (N49)
     LUT6:I1->O            1   0.043   0.405  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.ll_SW0 (N24)
     LUT6:I4->O            1   0.043   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.ll (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.ll)
     MUXF7:I0->O           1   0.176   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s2_low_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l)
     MUXF8:I0->O           2   0.128   0.355  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s3_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i)
     LUT6:I5->O            2   0.043   0.410  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready)
     LUT5:I3->O            1   0.043   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set)
     FDR:D                    -0.000          axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ----------------------------------------
    Total                      4.899ns (1.060ns logic, 3.839ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2>'
  Clock period: 1.236ns (frequency: 808.898MHz)
  Total number of paths / destination ports: 47 / 33
-------------------------------------------------------------------------
Delay:               1.236ns (Levels of Logic = 1)
  Source:            axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (FF)
  Destination:       axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2> rising

  Data Path: axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 to axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.236   0.362  axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (axi_i2s_adi_0/ctrl/tx_sync/rd_addr<0>)
     RAM32M:ADDRA0->DOA1    1   0.299   0.339  axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo (axi_i2s_adi_0/ctrl/tx_sync/_n0043<1>)
     FDE:D                    -0.000          axi_i2s_adi_0/ctrl/tx_sync/out_data_1
    ----------------------------------------
    Total                      1.236ns (0.535ns logic, 0.701ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Clock period: 3.757ns (frequency: 266.149MHz)
  Total number of paths / destination ports: 92380 / 9029
-------------------------------------------------------------------------
Delay:               3.757ns (Levels of Logic = 8)
  Source:            axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (FF)
  Destination:       axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_0 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full to axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.236   0.615  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full)
     LUT5:I0->O            6   0.043   0.378  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe11 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe1)
     LUT4:I3->O           10   0.043   0.653  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_mm2s_rready)
     end scope: 'axi_vdma_0:m_axi_mm2s_rready'
     begin scope: 'axi_interconnect_1:S_AXI_RREADY<0>'
     LUT5:I0->O            7   0.043   0.384  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/rready_carry<2>1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/rready_carry<2>)
     LUT6:I5->O           10   0.043   0.400  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/mi_armaxissuing<0> (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/mi_armaxissuing<0>)
     LUT6:I5->O            7   0.043   0.384  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/next_hot[1]_valid_qual_i[1]_and_17_OUT<0>1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/next_hot[1]_valid_qual_i[1]_and_17_OUT<0>)
     LUT6:I5->O            1   0.043   0.405  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0170_inv1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0170_inv)
     LUT6:I4->O            1   0.043   0.000  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_0_rstpot1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_0_rstpot1)
     FD:D                     -0.000          axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_0
    ----------------------------------------
    Total                      3.757ns (0.537ns logic, 3.220ns route)
                                       (14.3% logic, 85.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk'
  Clock period: 2.619ns (frequency: 381.813MHz)
  Total number of paths / destination ports: 7955 / 651
-------------------------------------------------------------------------
Delay:               2.619ns (Levels of Logic = 15)
  Source:            axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/h_max_11 (FF)
  Destination:       axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/v_cntr_reg_11 (FF)
  Source Clock:      axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk rising
  Destination Clock: axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk rising

  Data Path: axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/h_max_11 to axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/v_cntr_reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.236   0.613  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/h_max_11 (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/h_max<11>)
     LUT6:I0->O            2   0.043   0.527  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/h_cntr_reg[11]_h_max[11]_equal_29_o121 (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/h_cntr_reg[11]_h_max[11]_equal_29_o12)
     LUT4:I0->O           26   0.043   0.479  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/h_cntr_reg[11]_h_max[11]_equal_29_o125 (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/h_cntr_reg[11]_h_max[11]_equal_29_o)
     LUT6:I5->O            1   0.043   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_lut<0> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.238   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<0> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<1> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<2> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<3> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<4> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<5> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<6> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<7> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<8> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<9> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<9>)
     MUXCY:CI->O           0   0.014   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<10> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_cy<10>)
     XORCY:CI->O           1   0.262   0.000  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/Mmux_GND_33_o_frm_height[11]_mux_43_OUT_rs_xor<11> (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/GND_33_o_frm_height[11]_mux_43_OUT<11>)
     FDCE:D                   -0.000          axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/v_cntr_reg_11
    ----------------------------------------
    Total                      2.619ns (1.000ns logic, 1.619ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'net_gnd0'
  Clock period: 0.575ns (frequency: 1738.677MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.575ns (Levels of Logic = 0)
  Source:            axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:       axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4 (FF)
  Source Clock:      net_gnd0 rising
  Destination Clock: net_gnd0 rising

  Data Path: axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.339  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3)
     FD:D                     -0.000          axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk'
  Clock period: 2.683ns (frequency: 372.710MHz)
  Total number of paths / destination ports: 11886 / 822
-------------------------------------------------------------------------
Delay:               2.683ns (Levels of Logic = 5)
  Source:            hdmi_tx_0/hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Destination:       hdmi_tx_0/hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Source Clock:      axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk rising
  Destination Clock: axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk rising

  Data Path: hdmi_tx_0/hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 to hdmi_tx_0/hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.236   0.608  hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d<2>)
     LUT5:I0->O           12   0.043   0.411  hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[4]_n1_d[4]_OR_6_o1 (hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[4]_n1_d[4]_OR_6_o)
     LUT4:I3->O            3   0.043   0.507  hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11 (hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1)
     LUT6:I3->O            2   0.043   0.355  hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>2_SW0 (N20)
     LUT6:I5->O            1   0.043   0.350  hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3 (hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>)
     LUT6:I5->O            1   0.043   0.000  hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor<4>11 (hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Result<4>)
     FDR:D                    -0.000          hdmi_tx_0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    ----------------------------------------
    Total                      2.683ns (0.451ns logic, 2.232ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1424 / 1174
-------------------------------------------------------------------------
Offset:              2.626ns (Levels of Logic = 6)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID (PAD)
  Destination:       axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4 (RAM)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID to axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0WVALID     12   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_WVALID)
     end scope: 'processing_system7_0:M_AXI_GP0_WVALID'
     begin scope: 'axi4lite_0:S_AXI_WVALID<0>'
     LUT5:I4->O            1   0.043   0.522  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/M_AXI_WVALID1 (M_AXI_WVALID<7>)
     end scope: 'axi4lite_0:M_AXI_WVALID<7>'
     begin scope: 'axi_i2s_adi_0:S_AXI_WVALID'
     LUT4:I0->O            8   0.043   0.389  axi_i2s_adi_0/ctrlif/wr_stb1 (axi_i2s_adi_0/wr_stb)
     LUT6:I5->O            4   0.043   0.367  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1 (axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o)
     LUT3:I2->O            4   0.043   0.356  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911 (axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049)
     RAM32M:WE                 0.408          axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2
    ----------------------------------------
    Total                      2.626ns (0.991ns logic, 1.635ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.339ns (Levels of Logic = 2)
  Source:            AC_SDATA_I (PAD)
  Destination:       axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in_4 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2> rising

  Data Path: AC_SDATA_I to axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.339  AC_SDATA_I_IBUF (AC_SDATA_I_IBUF)
     begin scope: 'axi_i2s_adi_0:SDATA_I<0>'
     FDE:D                    -0.000          axi_i2s_adi_0/ctrl/rx_sync_fifo_in_4
    ----------------------------------------
    Total                      0.339ns (0.000ns logic, 0.339ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Total number of paths / destination ports: 499 / 456
-------------------------------------------------------------------------
Offset:              1.944ns (Levels of Logic = 5)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0RVALID (PAD)
  Destination:       axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0RVALID to axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0RVALID      7   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_RVALID)
     end scope: 'processing_system7_0:S_AXI_HP0_RVALID'
     begin scope: 'axi_interconnect_1:M_AXI_RVALID<0>'
     LUT4:I0->O           14   0.043   0.594  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_data_inst/cmd_ready_i1 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.rd_cmd_ready)
     begin scope: 'axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst:RD_EN'
     LUT4:I0->O           12   0.043   0.664  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i)
     LUT6:I1->O            2   0.043   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FDP:D                    -0.000          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ----------------------------------------
    Total                      1.944ns (0.685ns logic, 1.259ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk'
  Total number of paths / destination ports: 158 / 158
-------------------------------------------------------------------------
Offset:              1.166ns (Levels of Logic = 1)
  Source:            axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst:LOCKED (PAD)
  Destination:       axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/vga_state_FSM_FFd2 (FF)
  Destination Clock: axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk rising

  Data Path: axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst:LOCKED to axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/vga_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      4   0.000   0.356  axi_dispctrl_0/USER_LOGIC_I/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst (LOCKED_O)
     INV:I->O            158   0.054   0.492  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/LOCKED_I_inv271_INV_0 (axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/LOCKED_I_inv)
     FDCE:CLR                  0.264          axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/frm_height_0
    ----------------------------------------
    Total                      1.166ns (0.318ns logic, 0.848ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk'
  Total number of paths / destination ports: 159 / 159
-------------------------------------------------------------------------
Offset:              1.172ns (Levels of Logic = 1)
  Source:            axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst:LOCKED (PAD)
  Destination:       axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/Inst_vdma_to_vga/vga_state_FSM_FFd2 (FF)
  Destination Clock: axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk rising

  Data Path: axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst:LOCKED to axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/Inst_vdma_to_vga/vga_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      5   0.000   0.362  axi_dispctrl_1/USER_LOGIC_I/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst (LOCKED_O)
     INV:I->O            158   0.054   0.492  axi_dispctrl_1/USER_LOGIC_I/locked_n1_INV_0 (axi_dispctrl_1/USER_LOGIC_I/Inst_vdma_to_vga/LOCKED_I_inv)
     FDCE:CLR                  0.264          axi_dispctrl_1/USER_LOGIC_I/Inst_vdma_to_vga/frm_height_0
    ----------------------------------------
    Total                      1.172ns (0.318ns logic, 0.854ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1641 / 135
-------------------------------------------------------------------------
Offset:              3.851ns (Levels of Logic = 10)
  Source:            axi_dispctrl_0/axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_dispctrl_0/axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11 to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.236   0.461  axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11 (axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11)
     LUT2:I0->O            1   0.043   0.350  axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_SW0 (N174)
     LUT6:I5->O            2   0.043   0.500  axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done)
     LUT5:I2->O            5   0.043   0.518  axi_dispctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3 (S_AXI_AWREADY)
     end scope: 'axi_dispctrl_0:S_AXI_WREADY'
     begin scope: 'axi4lite_0:M_AXI_WREADY<3>'
     LUT3:I0->O            1   0.043   0.522  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.ll2 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.ll2)
     LUT6:I2->O            1   0.043   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.ll4 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.ll)
     MUXF7:I0->O           1   0.176   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s2_low_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF8:I0->O           3   0.128   0.362  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s3_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I4->O            1   0.043   0.339  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi4lite_0:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      3.851ns (0.798ns logic, 3.053ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 2)
  Source:            axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/red_reg_7 (FF)
  Destination:       axi_dispctrl_0_RED_O_pin<4> (PAD)
  Source Clock:      axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk rising

  Data Path: axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/red_reg_7 to axi_dispctrl_0_RED_O_pin<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.339  axi_dispctrl_0/USER_LOGIC_I/Inst_vdma_to_vga/red_reg_7 (RED_O<7>)
     end scope: 'axi_dispctrl_0:RED_O<7>'
     OBUF:I->O                 0.000          axi_dispctrl_0_RED_O_pin_4_OBUF (axi_dispctrl_0_RED_O_pin<4>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.580ns (Levels of Logic = 2)
  Source:            axi_i2s_adi_0/axi_i2s_adi_0/ctrl/LRCLK_O_0 (FF)
  Destination:       AC_RECLRC (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2> rising

  Data Path: axi_i2s_adi_0/axi_i2s_adi_0/ctrl/LRCLK_O_0 to AC_RECLRC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.236   0.344  axi_i2s_adi_0/ctrl/LRCLK_O_0 (LRCLK_O<0>)
     end scope: 'axi_i2s_adi_0:LRCLK_O<0>'
     OBUF:I->O                 0.000          AC_RECLRC_OBUF (AC_RECLRC)
    ----------------------------------------
    Total                      0.580ns (0.236ns logic, 0.344ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Total number of paths / destination ports: 241 / 58
-------------------------------------------------------------------------
Offset:              1.966ns (Levels of Logic = 4)
  Source:            axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/num_transactions_q_1 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0ARLEN3 (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/num_transactions_q_1 to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0ARLEN3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.236   0.522  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/num_transactions_q_1 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/num_transactions_q<1>)
     LUT4:I0->O            1   0.043   0.350  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/last_split_SW0 (N4)
     LUT6:I5->O            8   0.043   0.389  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/last_split (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/last_split)
     LUT2:I1->O            1   0.043   0.339  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/Mmux_M_AXI_ALEN_I11 (DEBUG_MP_MR_ARADDRCONTROL<2>)
     end scope: 'axi_interconnect_1:M_AXI_ARLEN<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_ARLEN<0>'
    PS7:SAXIHP0ARLEN0          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      1.966ns (0.365ns logic, 1.601ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              0.614ns (Levels of Logic = 0)
  Source:            hdmi_tx_0/hdmi_tx_0/Inst_DVITransmitter/Inst_d0_serializer_10_1/int_rst (FF)
  Destination:       hdmi_tx_0/hdmi_tx_0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave:RST (PAD)
  Source Clock:      axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk rising

  Data Path: hdmi_tx_0/hdmi_tx_0/Inst_DVITransmitter/Inst_d0_serializer_10_1/int_rst to hdmi_tx_0/hdmi_tx_0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              8   0.236   0.378  hdmi_tx_0/Inst_DVITransmitter/Inst_d0_serializer_10_1/int_rst (hdmi_tx_0/Inst_DVITransmitter/Inst_d0_serializer_10_1/int_rst)
    OSERDESE2:RST              0.000          hdmi_tx_0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave
    ----------------------------------------
    Total                      0.614ns (0.236ns logic, 0.378ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 162 / 160
-------------------------------------------------------------------------
Delay:               0.933ns (Levels of Logic = 3)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID (PAD)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY (PAD)

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0BVALID      4   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_BVALID)
     end scope: 'processing_system7_0:S_AXI_HP0_BVALID'
     begin scope: 'axi_interconnect_1:M_AXI_BVALID<0>'
     LUT3:I0->O            8   0.043   0.378  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/M_AXI_BREADY_I1 (DEBUG_MP_MR_BRESP<1>)
     end scope: 'axi_interconnect_1:M_AXI_BREADY<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_BREADY'
    PS7:SAXIHP0BREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      0.933ns (0.555ns logic, 0.378ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk             |    2.619|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    0.580|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    1.885|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk             |    2.683|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    0.580|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    1.885|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock net_gnd0
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk|    0.580|         |         |         |
net_gnd0                                           |    0.575|         |         |         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk             |    0.575|         |         |         |
axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk             |    0.575|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    4.899|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    2.382|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2>|    1.708|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
axi_dispctrl_0/axi_dispctrl_0/USER_LOGIC_I/mmcm_clk             |    1.012|         |         |         |
axi_dispctrl_1/axi_dispctrl_1/USER_LOGIC_I/mmcm_clk             |    1.012|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    0.706|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    3.757|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    1.708|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<2>|    1.236|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.81 secs
 
--> 


Total memory usage is 555840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :  691 (   0 filtered)

