<?xml version="1.0" encoding="UTF-8"?>
	<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
		<spirit:vendor>org.example</spirit:vendor>
		<spirit:library>example_lib</spirit:library>
		<spirit:name>squ</spirit:name>
		<spirit:version>example_version</spirit:version>
<spirit:memoryMaps>
<spirit:memoryMap>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>RDL Example Registers</spirit:displayName>
<spirit:addressBlock>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>ASR Module Registers</spirit:displayName>
<spirit:description>This address map contains some example registers to show how RDL can be utilized in various situations.</spirit:description>
<spirit:baseAddress>0xD42A0000</spirit:baseAddress>
<spirit:range>0x2000</spirit:range>
<spirit:width>32</spirit:width>
<spirit:usage> </spirit:usage>
<spirit:volatile>true</spirit:volatile>
<spirit:register>
<spirit:name>SQU_CTRL_0</spirit:name>
<spirit:description>SQU Control 0 Register</spirit:description>
<spirit:addressOffset>0X000</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RTC_BK0</spirit:name>
<spirit:description>rtc bk 0</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WTC_BK0</spirit:name>
<spirit:description>wtc bk 0</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PDWN_BK0</spirit:name>
<spirit:description>power down bk 0</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLKEN_BK0</spirit:name>
<spirit:description>clock enable bk 0, doesn't used in cp920</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAMENABLE</spirit:name>
<spirit:description>camera enable</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FIXPRIORITY</spirit:name>
<spirit:description>fix priority</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAMOVE</spirit:name>
<spirit:description>bk0 enable come from sw_camenable when it set, else come from fuse.</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RTC_BROM</spirit:name>
<spirit:description>rtc brom</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RTC_REF_BROM</spirit:name>
<spirit:description>rtc ref brom</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PDWN_BROM</spirit:name>
<spirit:description>power down brom</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APB_CLK_DIV</spirit:name>
<spirit:description>apb_clk_div</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ROM_WAIT_CYCLE</spirit:name>
<spirit:description>rom wait cycle  0x0 = 3 wait cycles  0x1 = 2 wait cycles  0x2 = 1 wait cycle  0x3 = no wait cycle</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CTRL_1</spirit:name>
<spirit:description>SQU Control 1 Register</spirit:description>
<spirit:addressOffset>0X008</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RTC_BK2</spirit:name>
<spirit:description>rtc bk 2</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WTC_BK2</spirit:name>
<spirit:description>wtc bk 2</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PDWN_BK2</spirit:name>
<spirit:description>power down bk 2</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLKEN_BK2</spirit:name>
<spirit:description>clock enable bk 2, doesn't used in 920</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FASTACCESS</spirit:name>
<spirit:description>fast access</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAMENABLE148</spirit:name>
<spirit:description>camera enable</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FIXPRIORITY149</spirit:name>
<spirit:description>fix priority 1</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EN_BK2</spirit:name>
<spirit:description>en bk 2</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RTC_BK1</spirit:name>
<spirit:description>rtc bk 1</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WTC_BK1</spirit:name>
<spirit:description>wtc bk 1</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PDWN_BK1</spirit:name>
<spirit:description>power down bk 1</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLKEN_BK1</spirit:name>
<spirit:description>clock enable bk 1, doesn't used in 920</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FASTACCESSBK1</spirit:name>
<spirit:description>sw configuration</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAMENABLE257</spirit:name>
<spirit:description>camera enable 2</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FIXPRIORITY258</spirit:name>
<spirit:description>fix priority 2</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_FMBIST_CTRL_0</spirit:name>
<spirit:description>SQU FMBIST Control 0 Register</spirit:description>
<spirit:addressOffset>0X010</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQU_FMBIST_SW_CAM_ACC_EN</spirit:name>
<spirit:description>squ fmbist software cam access enable</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>OTP_SQU_MUX_SEL</spirit:name>
<spirit:description>otp_squ_mux_sel  this field selects which fuse block to read.</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FUSEW_CLEAR</spirit:name>
<spirit:description>fusew clear</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLK_DIV_VAL</spirit:name>
<spirit:description>clock divider value</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>READ_FUSE5</spirit:name>
<spirit:description>read fuse 5</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>READ_FUSE4</spirit:name>
<spirit:description>read fuse 4</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>READ_FUSE3</spirit:name>
<spirit:description>read fuse 3</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>READ_FUSE2</spirit:name>
<spirit:description>read fuse 2</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>READ_FUSE1</spirit:name>
<spirit:description>read fuse 1</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>READ_FUSE0</spirit:name>
<spirit:description>read fuse 0</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_EN_REG</spirit:name>
<spirit:description>cam mbist enable register</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SW_CAM_BANK_REG</spirit:name>
<spirit:description>software cam bank register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_FMBIST_CTRL_1</spirit:name>
<spirit:description>SQU FMBIST Control 1 Register</spirit:description>
<spirit:addressOffset>0X018</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQU_FMBIST_SW_CONTROL</spirit:name>
<spirit:description>squ fmbist software control</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FUSEW_START</spirit:name>
<spirit:description>fusew start</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ATE_SQU_MODE</spirit:name>
<spirit:description>ate squ mode</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PIPE_MODE</spirit:name>
<spirit:description>pipe mode</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACK_HI_PWR</spirit:name>
<spirit:description>ack high power</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACK_LO_PWR</spirit:name>
<spirit:description>ack low power</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_REG__EN</spirit:name>
<spirit:description>squ fmbist register  enable</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_RETENTION</spirit:name>
<spirit:description>squ fmbist retention</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_14N</spirit:name>
<spirit:description>squ fmbist 14n</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_FORCE_ERROR</spirit:name>
<spirit:description>squ fmbist force error</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_CLEAR_LOGGER</spirit:name>
<spirit:description>squ fmbist clear logger</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_CLEAR</spirit:name>
<spirit:description>squ fmbist clear</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_START</spirit:name>
<spirit:description>squ fmbist start</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MEMTOP_M1_IN_BITS</spirit:name>
<spirit:description>memtop m1 in bits</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>COL_SIZE_IN</spirit:name>
<spirit:description>col size in</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_BLOCK_EN</spirit:name>
<spirit:description>squ fmbist block enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_FMBIST_STATUS_0</spirit:name>
<spirit:description>SQU FMBIST Status 0 Register</spirit:description>
<spirit:addressOffset>0X020</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_FUSE_READY115</spirit:name>
<spirit:description>fuse ready</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_REG_HI_PWR</spirit:name>
<spirit:description>squ fmbist register high power</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_REG_LO_PWR</spirit:name>
<spirit:description>squ fmbist register low power</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FUSEW_DONE</spirit:name>
<spirit:description>fusew done</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BURN_ERROR</spirit:name>
<spirit:description>burn error</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_FAIL5</spirit:name>
<spirit:description>cam mbist fail[5]</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_DONE5</spirit:name>
<spirit:description>cam mbist done[5]</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_FAIL4</spirit:name>
<spirit:description>cam mbist fail[4]</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_DONE4</spirit:name>
<spirit:description>cam mbist done[4]</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_FAIL3</spirit:name>
<spirit:description>cam mbist fail[3]</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_DONE3</spirit:name>
<spirit:description>cam mbist done[3]</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_FAIL2</spirit:name>
<spirit:description>cam mbist fail[2]</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_DONE2</spirit:name>
<spirit:description>cam mbist done[2]</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_FAIL1</spirit:name>
<spirit:description>cam mbist fail[1]</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_DONE1</spirit:name>
<spirit:description>cam mbist done[1]</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_FAIL0</spirit:name>
<spirit:description>cam mbist fail[0]</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MBIST_DONE0</spirit:name>
<spirit:description>cam mbist done[0]</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_PTR</spirit:name>
<spirit:description>squ fmbist pointer</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_READY</spirit:name>
<spirit:description>swu fmbist ready</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_LOGGER_ERROR</spirit:name>
<spirit:description>squ fmbist logger error</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBIST_LOGGER_FATAL</spirit:name>
<spirit:description>squ fmbist logger fatal</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_RSVD</spirit:name>
<spirit:description>Reserved Register</spirit:description>
<spirit:addressOffset>0X028</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CTRL_2</spirit:name>
<spirit:description>SQU Control 2 Register</spirit:description>
<spirit:addressOffset>0X030</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RTC_BK4</spirit:name>
<spirit:description>rtc bk 4</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WTC_BK4</spirit:name>
<spirit:description>wtc bk 4</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PDWN_BK4</spirit:name>
<spirit:description>power down bk 4</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLKEN_BK4</spirit:name>
<spirit:description>clock enable bk 4, doesn't used in cp920</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FASTACCESS1</spirit:name>
<spirit:description>fast access 1</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAMENABLE1160</spirit:name>
<spirit:description>camera enable 1</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FIXPRIORITY1161</spirit:name>
<spirit:description>fix priority 1</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EN_BK4</spirit:name>
<spirit:description>en bk 4</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RTC_BK3</spirit:name>
<spirit:description>rtc bk 4</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WTC_BK3</spirit:name>
<spirit:description>wtc bk 3</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PDWN_BK3</spirit:name>
<spirit:description>power down bk 3</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLKEN_BK3</spirit:name>
<spirit:description>clock enable bk 3, doesn't used in cp920</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FASTACCESS2</spirit:name>
<spirit:description>fast access 2</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAMENABLE2169</spirit:name>
<spirit:description>camera enable 2</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FIXPRIORITY2170</spirit:name>
<spirit:description>fix priority 2</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EN_BK3</spirit:name>
<spirit:description>en bk 3</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_FMBIST_CTRL_2</spirit:name>
<spirit:description>SQU fmbist wport contl2 Registerr</spirit:description>
<spirit:addressOffset>0X38</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PWRDONE</spirit:name>
<spirit:description>power down for bank4-bank0, corresponding bits are 28-24</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DEBUG_SEL_DATABYTE</spirit:name>
<spirit:description></spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DEBUG_SELB</spirit:name>
<spirit:description></spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PERF_COUNT_CNTRL</spirit:name>
<spirit:description>Performance Counter Control Register</spirit:description>
<spirit:addressOffset>0X40</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>S8_RD_BYTE_COUNT_EN</spirit:name>
<spirit:description>read byte count s8</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>S8_WR_BYTE_COUNT_EN</spirit:name>
<spirit:description>write byte count s8</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLR_COUNT_S8</spirit:name>
<spirit:description>clear counter s8</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>S4_RD_BYTE_COUNT_EN</spirit:name>
<spirit:description>read byte count s4</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>S4_WR_BYTE_COUNT_EN</spirit:name>
<spirit:description>write byte count s4</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLR_COUNT_S4</spirit:name>
<spirit:description>clear counter s4</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>S1_RD_BYTE_COUNT_EN</spirit:name>
<spirit:description>read byte count s1</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>S1_WR_BYTE_COUNT_EN</spirit:name>
<spirit:description>write byte count s1</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLR_COUNT_S1</spirit:name>
<spirit:description>clear counter s1</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PERF_COUNT_S1</spirit:name>
<spirit:description>Performance Count S1 Registers</spirit:description>
<spirit:addressOffset>0X48</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>COUNT_VALUE207</spirit:name>
<spirit:description>count value</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PERF_COUNT_S4</spirit:name>
<spirit:description>Performance Count S4 Registers</spirit:description>
<spirit:addressOffset>0X50</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>COUNT_VALUE214</spirit:name>
<spirit:description>count value</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PERF_COUNT_S8</spirit:name>
<spirit:description>Performance Count S8 Registers</spirit:description>
<spirit:addressOffset>0X58</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>COUNT_VALUE221</spirit:name>
<spirit:description>count value</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_CTRL</spirit:name>
<spirit:description>AXI Fabric Timeout Control Register</spirit:description>
<spirit:addressOffset>0X60</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_AUTORESP_TYPE230</spirit:name>
<spirit:description>timeout auto response type  0 = auto response type is slverr  1 = auto response type is okay</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AUTORESP_EN231</spirit:name>
<spirit:description>timeout auto response enable  0 = disable auto response when fabric timeout happens  1 = enable auto response when fabric timeout happens</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TIMEOUT_INT_MSK233</spirit:name>
<spirit:description>timeout interrupt mask  0 = interrupt is not masked  1 = interrupt is masked</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_FAB_MON_RST236</spirit:name>
<spirit:description>fabric monitor reset  0 = reset fabric monitor  1 = release fabric monitor</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_FAB_MON_CLR237</spirit:name>
<spirit:description>clear the information saved when last time timeout occurs  0 = the relevant registers are kept   1 = the relevant registers are cleared</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TIMEOUT_VAL239</spirit:name>
<spirit:description>axi fabric timeout value  this field indicates the timeout value for axi fabric. the unit of measure is one axi clock cycle.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>STATE_HOLD_CTRL</spirit:name>
<spirit:description>State Hold Ctrl Register</spirit:description>
<spirit:addressOffset>0X68</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_STATE_HOLD_CTRL249</spirit:name>
<spirit:description>controlling bit of holding the registers' contents after functional reset.   0 = the registers will not update the status in real time and the values in the registers are not valid.    1 = the registers will be updated to the read state in time. once reset is asserted, the state_hold_ctrl[0] will be cleared and the registers will hold the values just before reset.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_ID_RT</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Transaction ID Register</spirit:description>
<spirit:addressOffset>0X70</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_WR_TIMEOUT_IND257</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TIMEOUT_TX_WID259</spirit:name>
<spirit:description>the wid of write transaction which causes first timeout event. it is only valid when bit[31], wr_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_RD_TIMEOUT_IND260</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TIMEOUT_TX_RID262</spirit:name>
<spirit:description>the rid of read transaction which causes first timeout event. it is only valid when bit[15], rd_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS0_RT</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Status0 Register</spirit:description>
<spirit:addressOffset>0X78</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_TIMEOUT_WADDR270</spirit:name>
<spirit:description>the write address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_WR_TIMEOUT_IND272</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS1_RT</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Status1 Register</spirit:description>
<spirit:addressOffset>0X80</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_TIMEOUT_RADDR280</spirit:name>
<spirit:description>the read address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_RD_TIMEOUT_IND282</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_STATUS_RT</spirit:name>
<spirit:description>Real Time DVC Status Register</spirit:description>
<spirit:addressOffset>0X88</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_CAUSE291</spirit:name>
<spirit:description>dvc cause  this field is the cause of the current ongoing dvc. it is only valid when the &lt;voltage change status&gt; field is 1.   0x1 = &lt;var processor: application mp&gt; software-triggered dvc  0x2 = &lt;var processor: comm&gt; software- triggered dvc   0x4 = &lt;var processor: msa&gt; software- triggered dvc    0x8 = hw-dfc triggered dvc    others = lpm entry/exit trigger dvc</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TVL293</spirit:name>
<spirit:description>target voltage level of vcc_main</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CVL295</spirit:name>
<spirit:description>current voltage level of vcc_main</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DVC_STATUS297</spirit:name>
<spirit:description>voltage change status  the voltage change may be triggered in active state or entering low power mode.  0 = there is no voltage change or a voltage change has finished  1 = voltage change is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_STATUS_RT</spirit:name>
<spirit:description>Real Time DCLK Hardware FC Status Register</spirit:description>
<spirit:addressOffset>0X90</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_DFC_CAUSE306</spirit:name>
<spirit:description>dclk dfc cause  this field is the cause of the current ongoing dfc. it is only valid when the &lt;dclk_dfc_status&gt; field is 1.  0x1 = &lt;var processor: application mp&gt; triggered dfc  0x2 = &lt;var processor: comm&gt; triggered dfc in active mode  0x4 = msa trigged dfc in active mode    0x8 = gnss triggered dfc in active mode    others = low power mode entry/exit triggered dfc</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TFL307</spirit:name>
<spirit:description>target freq level of dclk</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CFL308</spirit:name>
<spirit:description>current freq level of dclk</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DFC_STATUS309</spirit:name>
<spirit:description>dclk dfc status  the dclk dfc may be triggered in active state or &lt;var processor: seagull/msa&gt; entering low power mode.  0 = there is no dfc or dfc has finished  1 = dfc is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FC_DONE_STATUS_RT</spirit:name>
<spirit:description>Real Time FC Done Status Register</spirit:description>
<spirit:addressOffset>0X98</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_AP_C2_FC_DONE318</spirit:name>
<spirit:description>ap c2 fc done indicator</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_C1_FC_DONE319</spirit:name>
<spirit:description>ap c1 fc done indicator</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CP_FC_DONE320</spirit:name>
<spirit:description>cp  fc done indicator</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_C0_FC_DONE321</spirit:name>
<spirit:description>ap c0 fc done indicator</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DCLK_FC_DONE322</spirit:name>
<spirit:description>dclk fc done indicator</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_ACLK_FC_DONE323</spirit:name>
<spirit:description>aclk fc done indicator</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DVC_STATUS324</spirit:name>
<spirit:description>apmu dvc fsm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SPAPDPCP_PM_STATE_REG_RT</spirit:name>
<spirit:description>Real Time SPAPDPCP PM State Register</spirit:description>
<spirit:addressOffset>0XA0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_SP_STATE333</spirit:name>
<spirit:description>sp pmu state</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_STATE334</spirit:name>
<spirit:description>ap pmu state</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SG_STATE335</spirit:name>
<spirit:description>seagull pmu state</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CP_STATE336</spirit:name>
<spirit:description>cp pmu state</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_WFSTATE337</spirit:name>
<spirit:description>main pmu state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS_REG_RT</spirit:name>
<spirit:description>Real Time PLL Status Register</spirit:description>
<spirit:addressOffset>0XA8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_PLL4_LOCK345</spirit:name>
<spirit:description>pll4 lock indicator</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL3_LOCK346</spirit:name>
<spirit:description>pll3 lock indicator</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL2_LOCK347</spirit:name>
<spirit:description>pll2 lock indicator</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL1_LOCK348</spirit:name>
<spirit:description>pll1 lock indicator</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CLK_DIV_INFO349</spirit:name>
<spirit:description>clock divider information</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>15</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL_SEL_INFO350</spirit:name>
<spirit:description>pll selection information</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>13</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC0_PM_STATE_REG_RT</spirit:name>
<spirit:description>Real Time APC0 PM State Register</spirit:description>
<spirit:addressOffset>0XB0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE359</spirit:name>
<spirit:description>ap cluster 0 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>25</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC1_PM_STATE_REG_RT</spirit:name>
<spirit:description>Real Time APC1 PM State Register</spirit:description>
<spirit:addressOffset>0XB8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE368</spirit:name>
<spirit:description>ap cluster 1 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>25</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_ID_TO</spirit:name>
<spirit:description>AXI Fabric Timeout Transaction ID Register</spirit:description>
<spirit:addressOffset>0XC0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_WR_TIMEOUT_IND376</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TIMEOUT_TX_WID378</spirit:name>
<spirit:description>the wid of write transaction which causes first timeout event. it is only valid when bit[31], wr_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_RD_TIMEOUT_IND379</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TIMEOUT_TX_RID381</spirit:name>
<spirit:description>the rid of read transaction which causes first timeout event. it is only valid when bit[15], rd_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS0_TO</spirit:name>
<spirit:description>AXI Fabric Timeout Status0 Register</spirit:description>
<spirit:addressOffset>0XC8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_TIMEOUT_WADDR389</spirit:name>
<spirit:description>the write address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_WR_TIMEOUT_IND391</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS1_TO</spirit:name>
<spirit:description>AXI Fabric Timeout Status1 Register</spirit:description>
<spirit:addressOffset>0XD0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_TIMEOUT_RADDR399</spirit:name>
<spirit:description>the read address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_RD_TIMEOUT_IND401</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_STATUS_TO</spirit:name>
<spirit:description>DVC Status Register</spirit:description>
<spirit:addressOffset>0XD8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_CAUSE410</spirit:name>
<spirit:description>dvc cause  this field is the cause of the current ongoing dvc. it is only valid when the &lt;voltage change status&gt; field is 1.   0x1 = &lt;var processor: application mp&gt; software-triggered dvc  0x2 = &lt;var processor: comm&gt; software- triggered dvc   0x4 = &lt;var processor: msa&gt; software- triggered dvc    0x8 = hw-dfc triggered dvc    others = lpm entry/exit trigger dvc</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TVL412</spirit:name>
<spirit:description>target voltage level of vcc_main</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CVL414</spirit:name>
<spirit:description>current voltage level of vcc_main</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DVC_STATUS416</spirit:name>
<spirit:description>voltage change status  the voltage change may be triggered in active state or entering low power mode.  0 = there is no voltage change or a voltage change has finished  1 = voltage change is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_STATUS_TO</spirit:name>
<spirit:description>DCLK Hardware FC Status Register</spirit:description>
<spirit:addressOffset>0XE0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_DFC_CAUSE425</spirit:name>
<spirit:description>dclk dfc cause  this field is the cause of the current ongoing dfc. it is only valid when the &lt;dclk_dfc_status&gt; field is 1.  0x1 = &lt;var processor: application mp&gt; triggered dfc  0x2 = &lt;var processor: comm&gt; triggered dfc in active mode  0x4 = msa trigged dfc in active mode    0x8 = gnss triggered dfc in active mode    others = low power mode entry/exit triggered dfc</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TFL426</spirit:name>
<spirit:description>target freq level of dclk</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CFL427</spirit:name>
<spirit:description>current freq level of dclk</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DFC_STATUS428</spirit:name>
<spirit:description>dclk dfc status  the dclk dfc may be triggered in active state or &lt;var processor: seagull/msa&gt; entering low power mode.  0 = there is no dfc or dfc has finished  1 = dfc is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FC_DONE_STATUS_TO</spirit:name>
<spirit:description>FC Done Status Register</spirit:description>
<spirit:addressOffset>0XE8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_AP_C2_FC_DONE437</spirit:name>
<spirit:description>ap c2 fc done indicator</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_C1_FC_DONE438</spirit:name>
<spirit:description>ap c1 fc done indicator</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE_MSK439</spirit:name>
<spirit:description>cp  fc done indicator</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_C0_FC_DONE440</spirit:name>
<spirit:description>ap c0 fc done indicator</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DCLK_FC_DONE441</spirit:name>
<spirit:description>dclk fc done indicator</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_ACLK_FC_DONE442</spirit:name>
<spirit:description>aclk fc done indicator</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DVC_STATUS443</spirit:name>
<spirit:description>apmu dvc fsm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SPAPDPCP_PM_STATE_REG_TO</spirit:name>
<spirit:description>SPAPDPCP PM State Register</spirit:description>
<spirit:addressOffset>0XF0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_SP_STATE452</spirit:name>
<spirit:description>sp pmu state</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_STATE453</spirit:name>
<spirit:description>ap pmu state</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SG_STATE454</spirit:name>
<spirit:description>seagull pmu state</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CP_STATE455</spirit:name>
<spirit:description>cp pmu state</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_WFSTATE456</spirit:name>
<spirit:description>main pmu state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS_REG_TO</spirit:name>
<spirit:description>PLL Status Register</spirit:description>
<spirit:addressOffset>0XF8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_PLL4_LOCK464</spirit:name>
<spirit:description>pll4 lock indicator</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL3_LOCK465</spirit:name>
<spirit:description>pll3 lock indicator</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL2_LOCK466</spirit:name>
<spirit:description>pll2 lock indicator</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL1_LOCK467</spirit:name>
<spirit:description>pll1 lock indicator</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CLK_DIV_INFO468</spirit:name>
<spirit:description>clock divider information</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>15</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL_SEL_INFO469</spirit:name>
<spirit:description>pll selection information</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>13</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC0_PM_STATE_REG_TO</spirit:name>
<spirit:description>APC0 PM State Register</spirit:description>
<spirit:addressOffset>0X100</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE478</spirit:name>
<spirit:description>ap cluster 0 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC1_PM_STATE_REG_TO</spirit:name>
<spirit:description>APC1 PM State Register</spirit:description>
<spirit:addressOffset>0X108</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE487</spirit:name>
<spirit:description>ap cluster 1 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_ID_HD</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Transaction ID Register</spirit:description>
<spirit:addressOffset>0X110</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_WR_TIMEOUT_IND495</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TIMEOUT_TX_WID497</spirit:name>
<spirit:description>the wid of write transaction which causes first timeout event. it is only valid when bit[31], wr_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_RD_TIMEOUT_IND498</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TIMEOUT_TX_RID500</spirit:name>
<spirit:description>the rid of read transaction which causes first timeout event. it is only valid when bit[15], rd_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS0_HD</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Status0 Register</spirit:description>
<spirit:addressOffset>0X118</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_TIMEOUT_WADDR508</spirit:name>
<spirit:description>the write address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_WR_TIMEOUT_IND510</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS1_HD</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Status1 Register</spirit:description>
<spirit:addressOffset>0X120</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_TIMEOUT_RADDR518</spirit:name>
<spirit:description>the read address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_RD_TIMEOUT_IND520</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_STATUS_HD</spirit:name>
<spirit:description>Real Time DVC Status Register</spirit:description>
<spirit:addressOffset>0X128</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_CAUSE529</spirit:name>
<spirit:description>dvc cause  this field is the cause of the current ongoing dvc. it is only valid when the &lt;voltage change status&gt; field is 1.   0x1 = &lt;var processor: application mp&gt; software-triggered dvc  0x2 = &lt;var processor: comm&gt; software- triggered dvc   0x4 = &lt;var processor: msa&gt; software- triggered dvc    0x8 = hw-dfc triggered dvc    others = lpm entry/exit trigger dvc</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TVL531</spirit:name>
<spirit:description>target voltage level of vcc_main</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CVL533</spirit:name>
<spirit:description>current voltage level of vcc_main</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DVC_STATUS535</spirit:name>
<spirit:description>voltage change status  the voltage change may be triggered in active state or entering low power mode.  0 = there is no voltage change or a voltage change has finished  1 = voltage change is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_STATUS_HD</spirit:name>
<spirit:description>Real Time DCLK Hardware FC Status Register</spirit:description>
<spirit:addressOffset>0X130</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_DFC_CAUSE544</spirit:name>
<spirit:description>dclk dfc cause  this field is the cause of the current ongoing dfc. it is only valid when the &lt;dclk_dfc_status&gt; field is 1.  0x1 = &lt;var processor: application mp&gt; triggered dfc  0x2 = &lt;var processor: comm&gt; triggered dfc in active mode  0x4 = msa trigged dfc in active mode    0x8 = gnss triggered dfc in active mode    others = low power mode entry/exit triggered dfc</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_TFL545</spirit:name>
<spirit:description>target freq level of dclk</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CFL546</spirit:name>
<spirit:description>current freq level of dclk</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DFC_STATUS547</spirit:name>
<spirit:description>dclk dfc status  the dclk dfc may be triggered in active state or &lt;var processor: seagull/msa&gt; entering low power mode.  0 = there is no dfc or dfc has finished  1 = dfc is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FC_DONE_STATUS_HD</spirit:name>
<spirit:description>Real Time FC Done Status Register</spirit:description>
<spirit:addressOffset>0X138</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_AP_C2_FC_DONE556</spirit:name>
<spirit:description>ap c2 fc done indicator</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_C1_FC_DONE557</spirit:name>
<spirit:description>ap c1 fc done indicator</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE_MSK558</spirit:name>
<spirit:description>cp  fc done indicator</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_C0_FC_DONE559</spirit:name>
<spirit:description>ap c0 fc done indicator</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DCLK_FC_DONE560</spirit:name>
<spirit:description>dclk fc done indicator</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_ACLK_FC_DONE561</spirit:name>
<spirit:description>aclk fc done indicator</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_DVC_STATUS562</spirit:name>
<spirit:description>apmu dvc fsm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SPAPDPCP_PM_STATE_REG_HD</spirit:name>
<spirit:description>Real Time SPAPDPCP PM State Register</spirit:description>
<spirit:addressOffset>0X140</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_SP_STATE571</spirit:name>
<spirit:description>sp pmu state</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_AP_STATE572</spirit:name>
<spirit:description>ap pmu state</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SG_STATE573</spirit:name>
<spirit:description>seagull pmu state</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CP_STATE574</spirit:name>
<spirit:description>cp pmu state</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_WFSTATE575</spirit:name>
<spirit:description>main pmu state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS_REG_HD</spirit:name>
<spirit:description>Real Time PLL Status Register</spirit:description>
<spirit:addressOffset>0X148</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_PLL4_LOCK583</spirit:name>
<spirit:description>pll4 lock indicator</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL3_LOCK584</spirit:name>
<spirit:description>pll3 lock indicator</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL2_LOCK585</spirit:name>
<spirit:description>pll2 lock indicator</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL1_LOCK586</spirit:name>
<spirit:description>pll1 lock indicator</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_CLK_DIV_INFO587</spirit:name>
<spirit:description>clock divider information</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>15</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_PLL_SEL_INFO588</spirit:name>
<spirit:description>pll selection information</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>13</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC0_PM_STATE_REG_HD</spirit:name>
<spirit:description>Real Time APC0 PM State Register</spirit:description>
<spirit:addressOffset>0X150</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE597</spirit:name>
<spirit:description>ap cluster 0 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC1_PM_STATE_REG_HD</spirit:name>
<spirit:description>Real Time APC1 PM State Register</spirit:description>
<spirit:addressOffset>0X158</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE606</spirit:name>
<spirit:description>ap cluster 1 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>25</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC2_PM_STATE_REG_RT</spirit:name>
<spirit:description>Real Time APC2 PM State Register</spirit:description>
<spirit:addressOffset>0X160</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE614</spirit:name>
<spirit:description>ap cluster 2 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>25</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC2_PM_STATE_REG_TO</spirit:name>
<spirit:description>APC2 PM State Register</spirit:description>
<spirit:addressOffset>0X168</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE622</spirit:name>
<spirit:description>ap cluster 2 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>25</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC2_PM_STATE_REG_HD</spirit:name>
<spirit:description>Real Time APC2 PM State Register</spirit:description>
<spirit:addressOffset>0X170</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C0_PM_STATE630</spirit:name>
<spirit:description>ap cluster 2 lpm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>25</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS2_REG_RT</spirit:name>
<spirit:description>Real Time PLL Status2 Register</spirit:description>
<spirit:addressOffset>0X178</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C2_CLK_DIV_INFO639</spirit:name>
<spirit:description>cpu c2 clock divider information</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_PLL_SEL_INFO640</spirit:name>
<spirit:description>cpu c2 pll selection information</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS2_REG_TO</spirit:name>
<spirit:description>PLL Status2 Register</spirit:description>
<spirit:addressOffset>0X180</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C2_CLK_DIV_INFO649</spirit:name>
<spirit:description>cpu c2 clock divider information</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_PLL_SEL_INFO650</spirit:name>
<spirit:description>cpu c2 pll selection information</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS2_REG_HD</spirit:name>
<spirit:description>Real Time PLL Status2 Register</spirit:description>
<spirit:addressOffset>0X188</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SQ_C2_CLK_DIV_INFO659</spirit:name>
<spirit:description>cpu c2 clock divider information</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_PLL_SEL_INFO660</spirit:name>
<spirit:description>cpu c2 pll selection information</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CAM_ENT_BANK0</spirit:name>
<spirit:description>CAM Entries Bank 0 Register</spirit:description>
<spirit:addressOffset>0X200</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VAL_BIT668</spirit:name>
<spirit:description>valid bit</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_ENTRY_DATA670</spirit:name>
<spirit:description>cam entry data</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>14</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CAM_ENT_BANK1</spirit:name>
<spirit:description>CAM Entries Bank 1 Register</spirit:description>
<spirit:addressOffset>0X280</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VAL_BIT678</spirit:name>
<spirit:description>valid bit</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_ENTRY_DATA680</spirit:name>
<spirit:description>cam entry data</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>14</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CAM_ENT_BANK2</spirit:name>
<spirit:description>CAM Entries Bank 2 Register</spirit:description>
<spirit:addressOffset>0X300</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VAL_BIT688</spirit:name>
<spirit:description>valid bit</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_ENTRY_DATA690</spirit:name>
<spirit:description>cam entry data</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>14</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CAM_ENT_BANK3</spirit:name>
<spirit:description>CAM Entries Bank 3 Register</spirit:description>
<spirit:addressOffset>0X380</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VAL_BIT698</spirit:name>
<spirit:description>valid bit</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_ENTRY_DATA700</spirit:name>
<spirit:description>cam entry data</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>14</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CAM_ENT_BANK4</spirit:name>
<spirit:description>CAM Entries Bank 4 Register</spirit:description>
<spirit:addressOffset>0X400</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VAL_BIT708</spirit:name>
<spirit:description>valid bit</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_ENTRY_DATA710</spirit:name>
<spirit:description>cam entry data</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>14</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CAM_ENT_BANK5</spirit:name>
<spirit:description>CAM Entries Bank 5 Register</spirit:description>
<spirit:addressOffset>0X480</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VAL_BIT718</spirit:name>
<spirit:description>valid bit</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_ENTRY_DATA720</spirit:name>
<spirit:description>cam entry data</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>14</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_LOGGER_ENT</spirit:name>
<spirit:description>Logger Entries Register</spirit:description>
<spirit:addressOffset>0X780</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VAL_BIT728</spirit:name>
<spirit:description>valid bit</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_ENTRY_DATA730</spirit:name>
<spirit:description>cam entry data</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>14</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_0_BYTE_CNT</spirit:name>
<spirit:description>Channel 0 Byte Count Register</spirit:description>
<spirit:addressOffset>0X800</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>BYTECNT0</spirit:name>
<spirit:description>channel 0 byte count  number of bytes of data that this dma channel must transfer.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_1_BYTE_CNT</spirit:name>
<spirit:description>Channel 1 Byte Count Register</spirit:description>
<spirit:addressOffset>0X804</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>BYTECNT1</spirit:name>
<spirit:description>channel 1 byte count  number of bytes of data that this dma channel must transfer.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_0_SRC_ADDR</spirit:name>
<spirit:description>Channel 0 Source Address Register</spirit:description>
<spirit:addressOffset>0X810</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SRCADD0</spirit:name>
<spirit:description>channel 0 source address</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_1_SRC_ADDR</spirit:name>
<spirit:description>Channel 1 Source Address Register</spirit:description>
<spirit:addressOffset>0X814</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SRCADD1</spirit:name>
<spirit:description>channel 1 source address</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_0_DEST_ADDR</spirit:name>
<spirit:description>Channel 0 Destination Address Register</spirit:description>
<spirit:addressOffset>0X820</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DESTADD0</spirit:name>
<spirit:description>channel 0 destination address</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_1_DEST_ADDR</spirit:name>
<spirit:description>Channel 1 Destination Address Register</spirit:description>
<spirit:addressOffset>0X824</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DESTADD1</spirit:name>
<spirit:description>channel 1 destination address</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_0_NEXT_DESC_PTR</spirit:name>
<spirit:description>Channel 0 Next Descriptor Pointer Register</spirit:description>
<spirit:addressOffset>0X830</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>NDPTR0</spirit:name>
<spirit:description>channel 0 next descriptor pointer address  this must be 16 byte aligned.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_1_NEXT_DESC_PTR</spirit:name>
<spirit:description>Channel 1 Next Descriptor Pointer Register</spirit:description>
<spirit:addressOffset>0X834</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>NDPTR1</spirit:name>
<spirit:description>channel 1 next descriptor pointer address  this must be 16 byte aligned.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_0_CTRL</spirit:name>
<spirit:description>Channel 0 Control Register</spirit:description>
<spirit:addressOffset>0X840</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SSPMOD818</spirit:name>
<spirit:description>sspmod  1 = ssp fifo access</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ABR819</spirit:name>
<spirit:description>channel abort  when software sets this bit to 1, the dma aborts in the middle. this field is cleared by the dma hardware.</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CDE821</spirit:name>
<spirit:description>close descriptor enable  if enabled, the dma writes the remainder byte count into bits[31:16] of the byte count field.   0 = disable  1 = enable</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQ_SDA823</spirit:name>
<spirit:description>source/destination address alignment  0 = alignment is towards the source. after the dma's first read, all reads will be to 32-bit word aligned address.  1 = alignment is towards the destination. after the first write, the following writes will be with all byte enables asserted.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CHANACT824</spirit:name>
<spirit:description>dma channel active  0 = channel is not active  1 = channel is active</spirit:description>
<spirit:bitOffset>14 </spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FETCHND825</spirit:name>
<spirit:description>fetch next descriptor  1 = forces a fetch of the next descriptor  this field is automatically cleared after the fetch completes.</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CHANEN826</spirit:name>
<spirit:description>channel enable  when software sets this field to 1, it activates the channel.and this bit will automatically cleared after the dma transfer is done  setting it to 0 causes the channel to suspend.  re-setting this field to 1 allows the channel to continue dma transfer.</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TRANSMOD828</spirit:name>
<spirit:description>transmod  0 = external dma_req access mode</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>INTMODE829</spirit:name>
<spirit:description>interrupt mode  0 = interrupt asserted every time the dma byte count reaches 0  1 = interrupt asserted when the next descriptor pointer value is null and the dma byte count reaches 0</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CHAINMOD830</spirit:name>
<spirit:description>chain mode  0 = chain mode  1 = non-chain mode</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BURSTLIMIT831</spirit:name>
<spirit:description>burst limit in each dma access  0x5 = 1 byte  0x6 = 2 bytes  0x0 = 4 bytes  0x1 = 8 bytes  0x3 = 16 bytes  0x7 = 32 bytes</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DESTDIR832</spirit:name>
<spirit:description>destination direction  0x0 = increment destination address  0x1 = decrement destination address  0x2 = hold in the same value  0x3 = reserved</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRCDIR833</spirit:name>
<spirit:description>source direction  0x0 = increment source address  0x1 = decrement source address  0x2 = hold in the same value  0x3 = reserved</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_1_CTRL</spirit:name>
<spirit:description>Channel 1 Control Register</spirit:description>
<spirit:addressOffset>0X844</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SSPMOD842</spirit:name>
<spirit:description>sspmod  1 = ssp fifo access</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ABR843</spirit:name>
<spirit:description>channel abort  when software sets this bit to 1, the dma aborts in the middle. this field is cleared by the dma hardware.</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CDE845</spirit:name>
<spirit:description>close descriptor enable  if enabled, the dma writes the remainder byte count into bits[31:16] of the byte count field.   0 = disable  1 = enable</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CHANACT847</spirit:name>
<spirit:description>dma channel active  0 = channel is not active  1 = channel is active</spirit:description>
<spirit:bitOffset>14 </spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FETCHND848</spirit:name>
<spirit:description>fetch next descriptor  1 = forces a fetch of the next descriptor  this field is automatically cleared after the fetch completes.</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CHANEN849</spirit:name>
<spirit:description>channel enable  when software sets this field to 1, it activates the channel.and this bit will automatically cleared after the dma transfer is done  setting it to 0 causes the channel to suspend.  re-setting this field to 1 allows the channel to continue dma transfer.</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TRANSMOD851</spirit:name>
<spirit:description>transmod  0 = external dma_req access mode</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>INTMODE852</spirit:name>
<spirit:description>interrupt mode  0 = interrupt asserted every time the dma byte count reaches 0  1 = interrupt asserted when the next descriptor pointer value is null and the dma byte count reaches 0</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CHAINMOD853</spirit:name>
<spirit:description>chain mode  0 = chain mode  1 = non-chain mode</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BURSTLIMIT854</spirit:name>
<spirit:description>burst limit in each dma access  0x5 = 1 byte  0x6 = 2 bytes  0x0 = 4 bytes  0x1 = 8 bytes  0x3 = 16 bytes  0x7 = 32 bytes</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DESTDIR855</spirit:name>
<spirit:description>destination direction  0x0 = increment destination address  0x1 = decrement destination address  0x2 = hold in the same value  0x3 = reserved</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRCDIR856</spirit:name>
<spirit:description>source direction  0x0 = increment source address  0x1 = decrement source address  0x2 = hold in the same value  0x3 = reserved</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_PRI</spirit:name>
<spirit:description>Channel Priority Register</spirit:description>
<spirit:addressOffset>0X860</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>REVERSE_MEMORY_COPY</spirit:name>
<spirit:description>reverse memory copy   0x1= when &lt;srcdir&gt;/&lt;destdir&gt; is 2'b01 and the current size left in channel  is equal to or less than burst limit in each dma access, the current dma source/destination address = (channel source/destination addr - current left size)     0x0= current dma source/destination address use normal source/destination address</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PRIOCHAN10</spirit:name>
<spirit:description>channels 0 and 1 priority  0x0 = round robin  0x1 = priority to channel 1 over channel 0  0x2 = priority to channel 0 over channel 1  0x3 = reserved</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>Channel_ID_FILTER</spirit:name>
<spirit:description>Channel ID FILTER</spirit:description>
<spirit:addressOffset>0X864</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>EN_ACCESS</spirit:name>
<spirit:description>enable access</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CHAN_0_CURR_DESC_PTR</spirit:name>
<spirit:description>Channel 0 Current Descriptor Pointer Register</spirit:description>
<spirit:addressOffset>0X870</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CDPTR0</spirit:name>
<spirit:description>channel 0 current descriptor pointer address</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CHAN_1_CURR_DESC_PTR</spirit:name>
<spirit:description>Channel 1 Current Descriptor Pointer Register</spirit:description>
<spirit:addressOffset>0X874</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CDPTR1</spirit:name>
<spirit:description>channel 1 current descriptor pointer address</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CHAN_0_RSR</spirit:name>
<spirit:description>Channel 0 Reset Select Register</spirit:description>
<spirit:addressOffset>0X890</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RSR0</spirit:name>
<spirit:description>channel 0 reset select address  the bits in this register correspond to the bits in the chan_0_int_status register. setting a bit to 1 will enable its corresponding chan_0_int_status bit read clear function.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_1_RSR</spirit:name>
<spirit:description>Channel 1 Reset Select Register</spirit:description>
<spirit:addressOffset>0X894</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RSR1</spirit:name>
<spirit:description>channel 1 reset select address  the bits in this register correspond to the bits in the chan_1_int_status register. setting a bit to 1 enables its corresponding chan_1_int_status bit read clear function.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_0_INT_MASK</spirit:name>
<spirit:description>Channel 0 Interrupt Mask Register</spirit:description>
<spirit:addressOffset>0X880</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMA_ABORT_INT927</spirit:name>
<spirit:description>channel 0 dma aborted interrupt mask  1 = channel 0 dma aborted interrupt is enabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>COMP928</spirit:name>
<spirit:description>channel 0 interrupt mask  1 = channel 0 comp interrupt is enabled</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_1_INT_MASK</spirit:name>
<spirit:description>Channel 1 Interrupt Mask Register</spirit:description>
<spirit:addressOffset>0X884</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMA_ABORT_INT936</spirit:name>
<spirit:description>channel 1 dma aborted interrupt mask  1 = channel 1 dma aborted interrupt is enabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>COMP937</spirit:name>
<spirit:description>channel 1 interrupt mask  1 = channel 1 comp interrupt is enabled</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_0_INT_STATUS</spirit:name>
<spirit:description>Channel 0 Interrupt Status Register</spirit:description>
<spirit:addressOffset>0X8A0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMA_ABORT945</spirit:name>
<spirit:description>dma abort interrupt status and clear channel 0  read clear in this field is enabled through the corresponding rsr bit setting in the chan_0_rsr register.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>INT_DONE946</spirit:name>
<spirit:description>interrupt done channel 0  read clear in this field is enabled through the corresponding rsr bit setting in the chan_0_rsr register.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SQU_CHAN_1_INT_STATUS</spirit:name>
<spirit:description>Channel 1 Interrupt Status Register</spirit:description>
<spirit:addressOffset>0X8A4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMA_ABORT954</spirit:name>
<spirit:description>dma abort interrupt status and clear channel 0  read clear in this field is enabled through the corresponding rsr bit setting in the chan_1_rsr register.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>INT_DONE955</spirit:name>
<spirit:description>interrupt done channel 0  read clear in this field is enabled through the corresponding rsr bit setting in the chan_1_rsr register.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
</spirit:addressBlock>
</spirit:memoryMap>
</spirit:memoryMaps>
</spirit:component>