#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon May 23 13:52:19 2022
# Process ID: 5684
# Current directory: /home/muheet/stableEnv/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/stableEnv/nova_project/vivado.log
# Journal file: /home/muheet/stableEnv/nova_project/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/muheet/.Xilinx/Vivado/Vivado_init.tcl'
no such variable
    (read trace on "::env(HDK_SHELL_DIR)")
    invoked from within
"source $::env(HDK_SHELL_DIR)/hlx/hlx_setup.tcl"
    (file "/home/muheet/.Xilinx/Vivado/Vivado_init.tcl" line 1)
start_gui
open_project nova_project.xpr
INFO: [Project 1-313] Project file moved from '/home/muheet/stableEnv/nova_project1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 7623.656 ; gain = 80.242 ; free physical = 6125 ; free virtual = 29335
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd}
Reading block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>...
CRITICAL WARNING: [BD 41-1287] Associated interface by name hydra_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name SMU_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name ethernet_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name hydra_S not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name DDR_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTMLAddr_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTMLAddr_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name S00_AXI_0 not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name xbar1 not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name xbar0 not found for clock port /s_axi_aclk_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <xlx_design_subsystem> from block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 7786.008 ; gain = 0.000 ; free physical = 4884 ; free virtual = 28095
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/synth/xlx_design_subsystem.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/sim/xlx_design_subsystem.v
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hdl/xlx_design_subsystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_crossbar_1 .
Exporting to file /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hw_handoff/xlx_design_subsystem.hwh
Generated Block Design Tcl file /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hw_handoff/xlx_design_subsystem_bd.tcl
Generated Hardware Definition File /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/synth/xlx_design_subsystem.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 9263.066 ; gain = 0.000 ; free physical = 4202 ; free virtual = 27416
export_ip_user_files -of_objects [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -directory /home/muheet/stableEnv/nova_project/nova_project.ip_user_files/sim_scripts -ip_user_files_dir /home/muheet/stableEnv/nova_project/nova_project.ip_user_files -ipstatic_source_dir /home/muheet/stableEnv/nova_project/nova_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/modelsim} {questa=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/questa} {ies=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/ies} {xcelium=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/xcelium} {vcs=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/vcs} {riviera=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 23 13:54:49 2022...
