/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// PSSI peripheral register templates
// Total unique registers: 11

// pssi_cr_v1: CR (version 1)
// Used by: PSSI.CR@stm32u59x, SEC_PSSI.CR@stm32u59x, PSSI.CR@stm32u5xx, SEC_PSSI.CR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"outen", bool, 31, 31>,
             groov::field<"dmaen", bool, 30, 30>,
             groov::field<"reserved5", std::uint16_t, 29, 21, access::ro>,
             groov::field<"derdycfg", std::uint8_t, 20, 18>,
             groov::field<"reserved4", std::uint8_t, 17, 15, access::ro>,
             groov::field<"enable", bool, 14, 14>,
             groov::field<"reserved3", std::uint8_t, 13, 12, access::ro>,
             groov::field<"edm", std::uint8_t, 11, 10>,
             groov::field<"reserved2", bool, 9, 9, access::ro>,
             groov::field<"rdypol", bool, 8, 8>,
             groov::field<"reserved1", bool, 7, 7, access::ro>,
             groov::field<"depol", bool, 6, 6>,
             groov::field<"ckpol", bool, 5, 5>,
             groov::field<"reserved0", std::uint8_t, 4, 0, access::ro>>;

// pssi_dr_v1: DR (version 1)
// Used by: PSSI.DR@stm32u59x, SEC_PSSI.DR@stm32u59x, PSSI.DR@stm32u5xx, SEC_PSSI.DR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_dr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"byte3", std::uint8_t, 31, 24>,
             groov::field<"byte2", std::uint8_t, 23, 16>,
             groov::field<"byte1", std::uint8_t, 15, 8>,
             groov::field<"byte0", std::uint8_t, 7, 0>>;

// pssi_icr_v1: ICR (version 1)
// Used by: PSSI.ICR@stm32u59x, SEC_PSSI.ICR@stm32u59x, PSSI.ICR@stm32u5xx, SEC_PSSI.ICR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_icr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved1", std::uint32_t, 31, 2, access::ro>,
             groov::field<"ovr_isc", bool, 1, 1>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// pssi_ier_v1: IER (version 1)
// Used by: PSSI.IER@stm32u59x, SEC_PSSI.IER@stm32u59x, PSSI.IER@stm32u5xx, SEC_PSSI.IER@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_ier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 2, access::ro>,
             groov::field<"ovr_ie", bool, 1, 1>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// pssi_mis_v1: MIS (version 1)
// Used by: PSSI.MIS@stm32u59x, SEC_PSSI.MIS@stm32u59x, PSSI.MIS@stm32u5xx, SEC_PSSI.MIS@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_mis_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 2>,
             groov::field<"ovr_mis", bool, 1, 1>,
             groov::field<"reserved0", bool, 0, 0>>;

// pssi_pssi_icr_v1: PSSI_ICR (version 1)
// Used by: PSSI.PSSI_ICR@stm32h723, PSSI.PSSI_ICR@stm32h725, PSSI.PSSI_ICR@stm32h73x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_pssi_icr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 2, access::ro>,
             groov::field<"ovr_isc", bool, 1, 1, access::wo>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// pssi_pssi_mis_v1: PSSI_MIS (version 1)
// Used by: PSSI.PSSI_MIS@stm32h723, PSSI.PSSI_MIS@stm32h725, PSSI.PSSI_MIS@stm32h73x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_pssi_mis_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 2, access::ro>,
             groov::field<"ovr_mis", bool, 1, 1, access::ro>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// pssi_pssi_ris_v1: PSSI_RIS (version 1)
// Used by: PSSI.PSSI_RIS@stm32h723, PSSI.PSSI_RIS@stm32h725, PSSI.PSSI_RIS@stm32h73x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_pssi_ris_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 2, access::ro>,
             groov::field<"ovr_ris", bool, 1, 1, access::ro>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// pssi_pssi_sr_v1: PSSI_SR (version 1)
// Used by: PSSI.PSSI_SR@stm32h723, PSSI.PSSI_SR@stm32h725, PSSI.PSSI_SR@stm32h73x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_pssi_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 4, access::ro>,
             groov::field<"rtt1b", bool, 3, 3, access::ro>,
             groov::field<"rtt4b", bool, 2, 2, access::ro>,
             groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// pssi_ris_v1: RIS (version 1)
// Used by: PSSI.RIS@stm32u59x, SEC_PSSI.RIS@stm32u59x, PSSI.RIS@stm32u5xx, SEC_PSSI.RIS@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_ris_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 2>,
             groov::field<"ovr_ris", bool, 1, 1>,
             groov::field<"reserved0", bool, 0, 0>>;

// pssi_sr_v1: SR (version 1)
// Used by: PSSI.SR@stm32u59x, SEC_PSSI.SR@stm32u59x, PSSI.SR@stm32u5xx, SEC_PSSI.SR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using pssi_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 4>,
             groov::field<"rtt1b", bool, 3, 3>,
             groov::field<"rtt4b", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0>>;

} // namespace stm32::registers
