acom -O3 -work fluxodedados -2002  $dsn/src/mwb4.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mwb4.vhd
# Compile Entity "M_WB4"
# Compile Architecture "M_WB" of Entity "M_WB4"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (79, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  46.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/membw5.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\membw5.vhd
# Compile Entity "M_WB3"
# Compile Architecture "M_WB" of Entity "M_WB3"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (79, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (182, 0): Types do not match for port "M_WBo".
# Error: COMP96_0100: mem2.bde(mem2.vhd) : (223, 8): Actual parameter type in port map does not match the type of the formal port 'dmout'.
# Compile failure 7 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Error: COMP96_0100: mem2.bde(mem2.vhd) : (222, 8): Actual parameter type in port map does not match the type of the formal port 'dmout'.
# Compile failure 7 Errors 1 Warnings  Analysis time :  63.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  63.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/dmem2.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\dmem2.vhd
# Compile Entity "DMEM"
# Error: COMP96_0059: dmem2.vhd : (6, 1): Library "BIBLIOTECA_DE_COMPONENTES1" not found.
# Compile Architecture "DMEM" of Entity "DMEM"
# Error: VLM_0029: dmem2.vhd : (19, 1): Entity "DMEM" not found.
# Error: COMP96_0056: dmem2.vhd : (19, 1): Cannot find referenced entity declaration "DMEM".
# Compile failure 3 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  46.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  62.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  62.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\mem2.vhd
# Compile Entity "mem2"
# Compile Architecture "mem2" of Entity "mem2"
# Warning: ELAB1_0026: mem2.bde(mem2.vhd) : (78, 0): There is no default binding for component "DMEM". (No entity named "DMEM" was found).
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "dmout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "regout".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "endw".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "cWBo1".
# Error: ELAB1_0021: mem2.bde(mem2.vhd) : (181, 0): Types do not match for port "M_WBo".
# Compile failure 6 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work fluxodedados -2002  $dsn/src/mem2.bde
# Compile...
# DRC: Checking file 'F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde'.
# DRC: Warning: mem2.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\compile\mem2.vhd from F:\POLI\SETIMO SEMESTRE\arquitetura\projeto-pcs2405\fluxodedados\src\mem2.bde ... 
# Conversion functions added: 3 
# Generation successful 
