// Seed: 1184965406
module module_0 (
    output wor id_0
);
  wire id_2, id_3;
endmodule
module module_1 (
    input supply1 id_0
    , id_27,
    input supply1 id_1
    , id_28, id_29,
    input supply1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri0 id_6,
    output wor id_7,
    input uwire id_8,
    output tri id_9,
    output tri1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    output uwire id_14,
    input supply0 id_15,
    input uwire id_16,
    output supply1 id_17,
    output uwire id_18,
    output tri0 id_19,
    input wor id_20
    , id_30,
    input tri1 id_21,
    output tri1 id_22,
    input tri1 id_23,
    input supply1 id_24,
    input supply0 id_25
);
  wire id_31;
  module_0(
      id_6
  );
endmodule : id_32
