--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml unoxt2_top.twx unoxt2_top.ncd -o unoxt2_top.twr
unoxt2_top.pcf -ucf unoxt2_pins.ucf

Design file:              unoxt2_top.ncd
Physical constraint file: unoxt2_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_IGNORE1_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_IGNORE3_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: dcm_system/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE2_path" TIG;

 10889421 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_30 (SLICE_X24Y71.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     18.330ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.531ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.CQ      Tad_logic             1.087   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X24Y54.A1      net (fanout=1)        1.762   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X24Y54.AMUX    Tilo                  0.298   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.BX      net (fanout=2)        0.792   sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.DQ      Tito_logic            0.842   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.640   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.531ns (5.617ns logic, 11.914ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.306ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.507ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.CQ      Tad_logic             1.087   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X24Y54.A1      net (fanout=1)        1.762   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X24Y54.AMUX    Tilo                  0.298   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.BX      net (fanout=2)        0.792   sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.DQ      Tito_logic            0.842   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.616   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi5
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.507ns (5.593ns logic, 11.914ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.278ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.479ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.BQ      Tad_logic             0.902   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_12_rt
    SLICE_X24Y53.D3      net (fanout=1)        1.270   sys_inst/ADDERTREE_INTERNAL_Madd_12
    SLICE_X24Y53.DMUX    Tilo                  0.298   sys_inst/n0113<7>
                                                       sys_inst/Madd_n0113_Madd1
    SLICE_X24Y54.A2      net (fanout=2)        1.118   sys_inst/Madd_n0113_Madd1
    SLICE_X24Y54.DQ      Tad_logic             1.141   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_lut<0>7
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.640   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.479ns (5.731ns logic, 11.748ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_31 (SLICE_X24Y71.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     18.330ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.531ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.CQ      Tad_logic             1.087   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X24Y54.A1      net (fanout=1)        1.762   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X24Y54.AMUX    Tilo                  0.298   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.BX      net (fanout=2)        0.792   sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.DQ      Tito_logic            0.842   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.640   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.531ns (5.617ns logic, 11.914ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.306ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.507ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.CQ      Tad_logic             1.087   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X24Y54.A1      net (fanout=1)        1.762   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X24Y54.AMUX    Tilo                  0.298   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.BX      net (fanout=2)        0.792   sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.DQ      Tito_logic            0.842   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.616   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi5
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.507ns (5.593ns logic, 11.914ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.278ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.479ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.BQ      Tad_logic             0.902   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_12_rt
    SLICE_X24Y53.D3      net (fanout=1)        1.270   sys_inst/ADDERTREE_INTERNAL_Madd_12
    SLICE_X24Y53.DMUX    Tilo                  0.298   sys_inst/n0113<7>
                                                       sys_inst/Madd_n0113_Madd1
    SLICE_X24Y54.A2      net (fanout=2)        1.118   sys_inst/Madd_n0113_Madd1
    SLICE_X24Y54.DQ      Tad_logic             1.141   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_lut<0>7
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.640   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.479ns (5.731ns logic, 11.748ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_29 (SLICE_X24Y71.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     18.318ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      17.519ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.CQ      Tad_logic             1.087   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X24Y54.A1      net (fanout=1)        1.762   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X24Y54.AMUX    Tilo                  0.298   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.BX      net (fanout=2)        0.792   sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.DQ      Tito_logic            0.842   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.640   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.307   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     17.519ns (5.605ns logic, 11.914ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.294ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      17.495ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.CQ      Tad_logic             1.087   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X24Y54.A1      net (fanout=1)        1.762   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X24Y54.AMUX    Tilo                  0.298   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.BX      net (fanout=2)        0.792   sys_inst/Madd_n0113_Madd2
    SLICE_X24Y54.DQ      Tito_logic            0.842   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.616   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi5
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.307   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     17.495ns (5.581ns logic, 11.914ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.266ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      17.467ns (Levels of Logic = 12)
  Clock Path Skew:      -0.531ns (1.823 - 2.354)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A1      net (fanout=7)        2.084   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q
    SLICE_X18Y41.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X20Y38.A2      net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X20Y38.AMUX    Topaa                 0.449   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X20Y42.C6      net (fanout=2)        1.136   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X20Y42.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.B4      net (fanout=2)        0.876   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X20Y44.BQ      Tad_logic             0.902   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_12_rt
    SLICE_X24Y53.D3      net (fanout=1)        1.270   sys_inst/ADDERTREE_INTERNAL_Madd_12
    SLICE_X24Y53.DMUX    Tilo                  0.298   sys_inst/n0113<7>
                                                       sys_inst/Madd_n0113_Madd1
    SLICE_X24Y54.A2      net (fanout=2)        1.118   sys_inst/Madd_n0113_Madd1
    SLICE_X24Y54.DQ      Tad_logic             1.141   sys_inst/n0113<11>
                                                       sys_inst/Madd_n0113_Madd_lut<0>7
                                                       sys_inst/Madd_n0113_Madd_cy<0>_10
                                                       sys_inst/n0113<11>_rt
    SLICE_X26Y58.A1      net (fanout=1)        1.025   sys_inst/n0113<11>
    SLICE_X26Y58.AMUX    Tilo                  0.326   sys_inst/sndamp<10>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X26Y62.B2      net (fanout=1)        1.129   sys_inst/sndamp<11>
    SLICE_X26Y62.CMUX    Topbc                 0.640   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D4      net (fanout=1)        0.518   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X25Y62.D       Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y70.B3      net (fanout=3)        1.085   audioext_l_o_OBUF
    SLICE_X24Y70.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X24Y70.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X24Y71.CLK     Tcinck                0.307   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     17.467ns (5.719ns logic, 11.748ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_IGNORE2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_12 (SLICE_X10Y38.AI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.036ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_12 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_12 (FF)
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.946 - 0.871)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_12 to sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_12
    SLICE_X10Y38.AI      net (fanout=1)        0.115   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<12>
    SLICE_X10Y38.CLK     Tdh         (-Th)    -0.030   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_12
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.264ns logic, 0.115ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_13 (SLICE_X10Y38.CI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.056ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_13 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_13 (FF)
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.946 - 0.871)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_13 to sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.CQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_13
    SLICE_X10Y38.CI      net (fanout=1)        0.115   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<13>
    SLICE_X10Y38.CLK     Tdh         (-Th)    -0.050   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_13
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.284ns logic, 0.115ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_data_2_7 (SLICE_X10Y33.AI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.050ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_data_2_7 (FF)
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.955 - 0.878)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_data_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.DQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7
    SLICE_X10Y33.AI      net (fanout=1)        0.131   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data<7>
    SLICE_X10Y33.CLK     Tdh         (-Th)    -0.030   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_data_2<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_data_2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.264ns logic, 0.131ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE3_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE4_path" TIG;

 524 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_READY/ready_n_or_wait (SLICE_X22Y38.CE), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.020ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/clk_14_318 (FF)
  Destination:          sys_inst/u_CHIPSET/u_READY/ready_n_or_wait (FF)
  Data Path Delay:      6.205ns (Levels of Logic = 3)
  Clock Path Skew:      -0.547ns (1.836 - 2.383)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/clk_14_318 to sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.430   sys_inst/clk_14_318
                                                       sys_inst/clk_14_318
    SLICE_X4Y39.B4       net (fanout=17)       1.704   sys_inst/clk_14_318
    SLICE_X4Y39.BMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1
    SLICE_X22Y37.B3      net (fanout=3)        1.935   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE
    SLICE_X22Y37.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1
    SLICE_X24Y37.D3      net (fanout=1)        0.546   sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o
    SLICE_X24Y37.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_READY/prev_bus_state
                                                       sys_inst/u_CHIPSET/u_READY/_n0058_inv1
    SLICE_X22Y38.CE      net (fanout=2)        0.537   sys_inst/u_CHIPSET/u_READY/_n0058_inv
    SLICE_X22Y38.CLK     Tceck                 0.266   sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
                                                       sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
    -------------------------------------------------  ---------------------------
    Total                                      6.205ns (1.483ns logic, 4.722ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.204ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_READY/ready_n_or_wait (FF)
  Data Path Delay:      5.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.558ns (1.836 - 2.394)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1 to sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AMUX     Tshcko                0.518   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1
    SLICE_X4Y39.B2       net (fanout=12)       0.789   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<1>
    SLICE_X4Y39.BMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1
    SLICE_X22Y37.B3      net (fanout=3)        1.935   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE
    SLICE_X22Y37.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1
    SLICE_X24Y37.D3      net (fanout=1)        0.546   sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o
    SLICE_X24Y37.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_READY/prev_bus_state
                                                       sys_inst/u_CHIPSET/u_READY/_n0058_inv1
    SLICE_X22Y38.CE      net (fanout=2)        0.537   sys_inst/u_CHIPSET/u_READY/_n0058_inv
    SLICE_X22Y38.CLK     Tceck                 0.266   sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
                                                       sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (1.571ns logic, 3.807ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.103ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_READY/ready_n_or_wait (FF)
  Data Path Delay:      5.277ns (Levels of Logic = 3)
  Clock Path Skew:      -0.558ns (1.836 - 2.394)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3 to sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.BQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3
    SLICE_X4Y39.B1       net (fanout=10)       0.776   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<3>
    SLICE_X4Y39.BMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1
    SLICE_X22Y37.B3      net (fanout=3)        1.935   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE
    SLICE_X22Y37.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1
    SLICE_X24Y37.D3      net (fanout=1)        0.546   sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o
    SLICE_X24Y37.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_READY/prev_bus_state
                                                       sys_inst/u_CHIPSET/u_READY/_n0058_inv1
    SLICE_X22Y38.CE      net (fanout=2)        0.537   sys_inst/u_CHIPSET/u_READY/_n0058_inv
    SLICE_X22Y38.CLK     Tceck                 0.266   sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
                                                       sys_inst/u_CHIPSET/u_READY/ready_n_or_wait
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.483ns logic, 3.794ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn (SLICE_X24Y38.CE), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.875ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/clk_14_318 (FF)
  Destination:          sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn (FF)
  Data Path Delay:      6.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.558ns (1.825 - 2.383)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/clk_14_318 to sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.430   sys_inst/clk_14_318
                                                       sys_inst/clk_14_318
    SLICE_X4Y39.B4       net (fanout=17)       1.704   sys_inst/clk_14_318
    SLICE_X4Y39.BMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1
    SLICE_X22Y37.B3      net (fanout=3)        1.935   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE
    SLICE_X22Y37.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1
    SLICE_X24Y37.D3      net (fanout=1)        0.546   sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o
    SLICE_X24Y37.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_READY/prev_bus_state
                                                       sys_inst/u_CHIPSET/u_READY/_n0058_inv1
    SLICE_X24Y38.CE      net (fanout=2)        0.333   sys_inst/u_CHIPSET/u_READY/_n0058_inv
    SLICE_X24Y38.CLK     Tceck                 0.314   sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
                                                       sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (1.531ns logic, 4.518ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.059ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn (FF)
  Data Path Delay:      5.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.569ns (1.825 - 2.394)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1 to sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AMUX     Tshcko                0.518   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1
    SLICE_X4Y39.B2       net (fanout=12)       0.789   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<1>
    SLICE_X4Y39.BMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1
    SLICE_X22Y37.B3      net (fanout=3)        1.935   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE
    SLICE_X22Y37.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1
    SLICE_X24Y37.D3      net (fanout=1)        0.546   sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o
    SLICE_X24Y37.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_READY/prev_bus_state
                                                       sys_inst/u_CHIPSET/u_READY/_n0058_inv1
    SLICE_X24Y38.CE      net (fanout=2)        0.333   sys_inst/u_CHIPSET/u_READY/_n0058_inv
    SLICE_X24Y38.CLK     Tceck                 0.314   sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
                                                       sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
    -------------------------------------------------  ---------------------------
    Total                                      5.222ns (1.619ns logic, 3.603ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.958ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn (FF)
  Data Path Delay:      5.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.569ns (1.825 - 2.394)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3 to sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.BQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3
    SLICE_X4Y39.B1       net (fanout=10)       0.776   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<3>
    SLICE_X4Y39.BMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1
    SLICE_X22Y37.B3      net (fanout=3)        1.935   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE
    SLICE_X22Y37.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1
    SLICE_X24Y37.D3      net (fanout=1)        0.546   sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o
    SLICE_X24Y37.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_READY/prev_bus_state
                                                       sys_inst/u_CHIPSET/u_READY/_n0058_inv1
    SLICE_X24Y38.CE      net (fanout=2)        0.333   sys_inst/u_CHIPSET/u_READY/_n0058_inv
    SLICE_X24Y38.CLK     Tceck                 0.314   sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
                                                       sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.531ns logic, 3.590ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (SLICE_X9Y37.B2), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.362ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_8 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (FF)
  Data Path Delay:      5.693ns (Levels of Logic = 4)
  Clock Path Skew:      -0.401ns (1.957 - 2.358)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_8 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.CMUX    Tshcko                0.576   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_8
    SLICE_X10Y40.C1      net (fanout=1)        1.133   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<8>
    SLICE_X10Y40.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X10Y39.B1      net (fanout=4)        0.869   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X10Y39.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X11Y37.C3      net (fanout=9)        0.939   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X11Y37.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X9Y37.B2       net (fanout=8)        1.035   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X9Y37.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.717ns logic, 3.976ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.213ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (FF)
  Data Path Delay:      5.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.384ns (1.957 - 2.341)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.BQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6
    SLICE_X10Y40.C4      net (fanout=1)        1.052   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<6>
    SLICE_X10Y40.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X10Y39.B1      net (fanout=4)        0.869   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X10Y39.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X11Y37.C3      net (fanout=9)        0.939   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X11Y37.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X9Y37.B2       net (fanout=8)        1.035   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X9Y37.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.666ns logic, 3.895ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.201ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (FF)
  Data Path Delay:      5.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.384ns (1.957 - 2.341)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.DMUX    Tshcko                0.576   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2
    SLICE_X10Y40.C5      net (fanout=1)        0.989   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2
    SLICE_X10Y40.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X10Y39.B1      net (fanout=4)        0.869   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X10Y39.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X11Y37.C3      net (fanout=9)        0.939   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X11Y37.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X9Y37.B2       net (fanout=8)        1.035   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X9Y37.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (1.717ns logic, 3.832ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_IGNORE4_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_0 (SLICE_X4Y39.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.269ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_2 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_0 (FF)
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.983 - 0.903)
  Source Clock:         clk_28_571 rising at 105.000ns
  Destination Clock:    clk_50 falling at 90.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_2 to sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_2
    SLICE_X4Y39.B5       net (fanout=11)       0.229   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv<2>
    SLICE_X4Y39.CLK      Tah         (-Th)    -0.190   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read_a01
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_0
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.388ns logic, 0.229ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1 (SLICE_X14Y28.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.406ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1 (FF)
  Data Path Delay:      0.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.930 - 0.872)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3
    SLICE_X14Y28.A6      net (fanout=3)        0.301   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3
    SLICE_X14Y28.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_dir1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.431ns logic, 0.301ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7 (SLICE_X11Y37.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.455ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7 (FF)
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.950 - 0.897)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.DQ       Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l_7
    SLICE_X11Y37.D5      net (fanout=2)        0.363   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l<7>
    SLICE_X11Y37.CLK     Tah         (-Th)    -0.215   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out8
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.413ns logic, 0.363ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" 
TS_clk50 /         0.571428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43480 paths analyzed, 1401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.436ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X5Y63.C3), 1073 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      14.267ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.684 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y39.C2       net (fanout=6)        1.155   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y39.CMUX     Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X7Y45.B4       net (fanout=4)        1.349   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X5Y62.B4       net (fanout=3)        0.359   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X5Y62.B        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X5Y63.C3       net (fanout=2)        0.548   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X5Y63.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     14.267ns (3.717ns logic, 10.550ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      14.113ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.684 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y39.D1       net (fanout=6)        1.002   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y39.CMUX     Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X7Y45.B4       net (fanout=4)        1.349   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X5Y62.B4       net (fanout=3)        0.359   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X5Y62.B        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X5Y63.C3       net (fanout=2)        0.548   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X5Y63.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     14.113ns (3.716ns logic, 10.397ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      14.029ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.684 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y38.C1       net (fanout=6)        0.950   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y38.CMUX     Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_line
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_2_f7
    SLICE_X7Y45.B1       net (fanout=2)        1.316   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<1>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X5Y62.B4       net (fanout=3)        0.359   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X5Y62.B        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X5Y63.C3       net (fanout=2)        0.548   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X5Y63.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     14.029ns (3.717ns logic, 10.312ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (SLICE_X5Y62.A4), 1073 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      14.228ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y39.C2       net (fanout=6)        1.155   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y39.CMUX     Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X7Y45.B4       net (fanout=4)        1.349   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X5Y62.B4       net (fanout=3)        0.359   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X5Y62.B        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X5Y62.A4       net (fanout=2)        0.509   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X5Y62.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     14.228ns (3.717ns logic, 10.511ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      14.074ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y39.D1       net (fanout=6)        1.002   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y39.CMUX     Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X7Y45.B4       net (fanout=4)        1.349   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X5Y62.B4       net (fanout=3)        0.359   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X5Y62.B        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X5Y62.A4       net (fanout=2)        0.509   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X5Y62.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     14.074ns (3.716ns logic, 10.358ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      13.990ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y38.C1       net (fanout=6)        0.950   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y38.CMUX     Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_line
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_2_f7
    SLICE_X7Y45.B1       net (fanout=2)        1.316   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<1>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X5Y62.B4       net (fanout=3)        0.359   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X5Y62.B        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X5Y62.A4       net (fanout=2)        0.509   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X5Y62.CLK      Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     13.990ns (3.717ns logic, 10.273ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAMB8_X0Y33.DIADI2), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAM)
  Requirement:          35.000ns
  Data Path Delay:      14.128ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.696 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y39.C2       net (fanout=6)        1.155   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y39.CMUX     Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X7Y45.B4       net (fanout=4)        1.349   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y33.DIADI2   net (fanout=3)        1.100   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y33.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    -------------------------------------------------  ---------------------------
    Total                                     14.128ns (3.385ns logic, 10.743ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAM)
  Requirement:          35.000ns
  Data Path Delay:      13.974ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.696 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y39.D1       net (fanout=6)        1.002   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y39.CMUX     Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X7Y45.B4       net (fanout=4)        1.349   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y33.DIADI2   net (fanout=3)        1.100   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y33.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    -------------------------------------------------  ---------------------------
    Total                                     13.974ns (3.384ns logic, 10.590ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAM)
  Requirement:          35.000ns
  Data Path Delay:      13.890ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.696 - 0.705)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X4Y36.D5       net (fanout=24)       1.891   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X4Y36.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X4Y38.C1       net (fanout=6)        0.950   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X4Y38.CMUX     Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_line
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_2_f7
    SLICE_X7Y45.B1       net (fanout=2)        1.316   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<1>
    SLICE_X7Y45.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C2       net (fanout=1)        0.725   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X6Y43.C        Tilo                  0.255   N672
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X7Y45.D5       net (fanout=9)        0.475   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X7Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X5Y45.C2       net (fanout=1)        1.005   N1100
    SLICE_X5Y45.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X5Y45.D5       net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X5Y45.D        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X6Y44.B2       net (fanout=3)        0.926   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X6Y44.BMUX     Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X5Y62.C5       net (fanout=1)        1.883   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X5Y62.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y33.DIADI2   net (fanout=3)        1.100   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y33.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    -------------------------------------------------  ---------------------------
    Total                                     13.890ns (3.385ns logic, 10.505ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAMB16_X0Y22.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.289 - 0.294)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.CQ       Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_6
    RAMB16_X0Y22.ADDRA9  net (fanout=5)        0.269   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<6>
    RAMB16_X0Y22.CLKA    Trckc_ADDRA (-Th)     0.066   sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.132ns logic, 0.269ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAMB16_X0Y22.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.289 - 0.294)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.AQ       Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4
    RAMB16_X0Y22.ADDRA7  net (fanout=5)        0.270   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<4>
    RAMB16_X0Y22.CLKA    Trckc_ADDRA (-Th)     0.066   sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.132ns logic, 0.270ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAMB16_X0Y22.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.289 - 0.294)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.DQ       Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_7
    RAMB16_X0Y22.ADDRA10 net (fanout=5)        0.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<7>
    RAMB16_X0Y22.CLKA    Trckc_ADDRA (-Th)     0.066   sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.132ns logic, 0.283ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" 
TS_clk50 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19327723 paths analyzed, 17271 endpoints analyzed, 67 failing endpoints
 67 timing errors detected. (67 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.064ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8 (RAMB16_X0Y10.DIA0), 1646 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.518ns (Levels of Logic = 9)
  Clock Path Skew:      -0.260ns (1.996 - 2.256)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.CQ      Tcko                  0.430   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_7
    SLICE_X23Y31.D1      net (fanout=2)        0.545   sys_inst/cpu_address<7>
    SLICE_X23Y31.D       Tilo                  0.259   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X27Y32.A5      net (fanout=9)        0.792   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    RAMB16_X0Y10.DIA0    net (fanout=20)       1.601   sys_inst/data_bus<7>
    RAMB16_X0Y10.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
    -------------------------------------------------  ---------------------------
    Total                                     10.518ns (3.175ns logic, 7.343ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.461ns (Levels of Logic = 9)
  Clock Path Skew:      -0.249ns (1.996 - 2.245)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.CQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_6
    SLICE_X23Y31.A3      net (fanout=2)        0.577   sys_inst/cpu_address<6>
    SLICE_X23Y31.A       Tilo                  0.259   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171
    SLICE_X27Y32.A6      net (fanout=30)       0.657   sys_inst/u_CHIPSET/address<6>
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    RAMB16_X0Y10.DIA0    net (fanout=20)       1.601   sys_inst/data_bus<7>
    RAMB16_X0Y10.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
    -------------------------------------------------  ---------------------------
    Total                                     10.461ns (3.221ns logic, 7.240ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.434ns (Levels of Logic = 9)
  Clock Path Skew:      -0.247ns (1.996 - 2.243)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.BQ      Tcko                  0.476   sys_inst/cpu_address<5>
                                                       sys_inst/cpu_address_5
    SLICE_X24Y30.D4      net (fanout=1)        0.469   sys_inst/cpu_address<5>
    SLICE_X24Y30.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X27Y32.A4      net (fanout=34)       0.762   sys_inst/u_CHIPSET/address<5>
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    RAMB16_X0Y10.DIA0    net (fanout=20)       1.601   sys_inst/data_bus<7>
    RAMB16_X0Y10.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (3.197ns logic, 7.237ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAMB16_X0Y18.DIA1), 1646 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.289ns (Levels of Logic = 9)
  Clock Path Skew:      -0.259ns (1.997 - 2.256)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.CQ      Tcko                  0.430   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_7
    SLICE_X23Y31.D1      net (fanout=2)        0.545   sys_inst/cpu_address<7>
    SLICE_X23Y31.D       Tilo                  0.259   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X27Y32.A5      net (fanout=9)        0.792   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    RAMB16_X0Y18.DIA1    net (fanout=20)       1.372   sys_inst/data_bus<7>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    -------------------------------------------------  ---------------------------
    Total                                     10.289ns (3.175ns logic, 7.114ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.232ns (Levels of Logic = 9)
  Clock Path Skew:      -0.248ns (1.997 - 2.245)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.CQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_6
    SLICE_X23Y31.A3      net (fanout=2)        0.577   sys_inst/cpu_address<6>
    SLICE_X23Y31.A       Tilo                  0.259   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171
    SLICE_X27Y32.A6      net (fanout=30)       0.657   sys_inst/u_CHIPSET/address<6>
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    RAMB16_X0Y18.DIA1    net (fanout=20)       1.372   sys_inst/data_bus<7>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    -------------------------------------------------  ---------------------------
    Total                                     10.232ns (3.221ns logic, 7.011ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.205ns (Levels of Logic = 9)
  Clock Path Skew:      -0.246ns (1.997 - 2.243)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.BQ      Tcko                  0.476   sys_inst/cpu_address<5>
                                                       sys_inst/cpu_address_5
    SLICE_X24Y30.D4      net (fanout=1)        0.469   sys_inst/cpu_address<5>
    SLICE_X24Y30.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X27Y32.A4      net (fanout=34)       0.762   sys_inst/u_CHIPSET/address<5>
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    RAMB16_X0Y18.DIA1    net (fanout=20)       1.372   sys_inst/data_bus<7>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    -------------------------------------------------  ---------------------------
    Total                                     10.205ns (3.197ns logic, 7.008ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A (SLICE_X19Y30.CE), 1726 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.389ns (1.867 - 2.256)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.CQ      Tcko                  0.430   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_7
    SLICE_X23Y31.D1      net (fanout=2)        0.545   sys_inst/cpu_address<7>
    SLICE_X23Y31.D       Tilo                  0.259   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X27Y32.A5      net (fanout=9)        0.792   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X17Y30.B6      net (fanout=20)       0.238   sys_inst/data_bus<7>
    SLICE_X17Y30.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv11
    SLICE_X19Y30.CE      net (fanout=3)        0.575   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv
    SLICE_X19Y30.CLK     Tceck                 0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_B
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A
    -------------------------------------------------  ---------------------------
    Total                                     10.092ns (3.537ns logic, 6.555ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.035ns (Levels of Logic = 10)
  Clock Path Skew:      -0.378ns (1.867 - 2.245)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.CQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_6
    SLICE_X23Y31.A3      net (fanout=2)        0.577   sys_inst/cpu_address<6>
    SLICE_X23Y31.A       Tilo                  0.259   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171
    SLICE_X27Y32.A6      net (fanout=30)       0.657   sys_inst/u_CHIPSET/address<6>
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X17Y30.B6      net (fanout=20)       0.238   sys_inst/data_bus<7>
    SLICE_X17Y30.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv11
    SLICE_X19Y30.CE      net (fanout=3)        0.575   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv
    SLICE_X19Y30.CLK     Tceck                 0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_B
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A
    -------------------------------------------------  ---------------------------
    Total                                     10.035ns (3.583ns logic, 6.452ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.008ns (Levels of Logic = 10)
  Clock Path Skew:      -0.376ns (1.867 - 2.243)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.BQ      Tcko                  0.476   sys_inst/cpu_address<5>
                                                       sys_inst/cpu_address_5
    SLICE_X24Y30.D4      net (fanout=1)        0.469   sys_inst/cpu_address<5>
    SLICE_X24Y30.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X27Y32.A4      net (fanout=34)       0.762   sys_inst/u_CHIPSET/address<5>
    SLICE_X27Y32.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X27Y32.D3      net (fanout=9)        0.436   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X27Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X30Y33.B6      net (fanout=19)       1.058   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.D5      net (fanout=1)        0.654   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84
    SLICE_X29Y33.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86
    SLICE_X29Y33.C6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
    SLICE_X29Y33.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.B6      net (fanout=1)        0.596   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87
    SLICE_X24Y31.B       Tilo                  0.235   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89
    SLICE_X24Y31.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88
    SLICE_X24Y31.CMUX    Topdc                 0.402   sys_inst/cpu_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X17Y30.A4      net (fanout=33)       0.970   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810
    SLICE_X17Y30.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X17Y30.B6      net (fanout=20)       0.238   sys_inst/data_bus<7>
    SLICE_X17Y30.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv11
    SLICE_X19Y30.CE      net (fanout=3)        0.575   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv
    SLICE_X19Y30.CLK     Tceck                 0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_B
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A
    -------------------------------------------------  ---------------------------
    Total                                     10.008ns (3.559ns logic, 6.449ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3 (SLICE_X27Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/cpu_address_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.826 - 0.743)
  Source Clock:         clk_100 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/cpu_address_3 to sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.DQ      Tcko                  0.198   sys_inst/cpu_address<3>
                                                       sys_inst/cpu_address_3
    SLICE_X27Y33.D6      net (fanout=3)        0.124   sys_inst/cpu_address<3>
    SLICE_X27Y33.CLK     Tah         (-Th)    -0.215   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address141
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.413ns logic, 0.124ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (SLICE_X13Y32.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/cpu_address_14 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.948 - 0.862)
  Source Clock:         clk_100 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/cpu_address_14 to sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.CQ      Tcko                  0.200   sys_inst/cpu_address<14>
                                                       sys_inst/cpu_address_14
    SLICE_X13Y32.D5      net (fanout=1)        0.154   sys_inst/cpu_address<14>
    SLICE_X13Y32.CLK     Tah         (-Th)    -0.215   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<14>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address61
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.415ns logic, 0.154ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13 (SLICE_X26Y70.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<13>_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<13>_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.DQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<13>_0
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<13>_0
    SLICE_X26Y70.DI      net (fanout=1)        0.018   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits<13>_0
    SLICE_X26Y70.CLK     Tdh         (-Th)    -0.033   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_13
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13
    -------------------------------------------------  ---------------------------
    Total                                      0.249ns (0.231ns logic, 0.018ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51/CLKAWRCLK
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51/CLKAWRCLK
  Location pin: RAMB8_X0Y27.CLKAWRCLK
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut/CLKAWRCLK
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut/CLKAWRCLK
  Location pin: RAMB8_X0Y26.CLKAWRCLK
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" 
TS_clk50 / 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 211509 paths analyzed, 3427 endpoints analyzed, 106 failing endpoints
 106 timing errors detected. (106 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.804ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_biu_command_15 (SLICE_X44Y54.DX), 991 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_biu_command_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.634ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.352 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_biu_command_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X50Y52.A1      net (fanout=89)       1.128   sys_inst/B1/EU_CORE/eu_rom_data<20>
    SLICE_X50Y52.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_bp<3>
                                                       sys_inst/B1/EU_CORE/mux25_4
                                                       sys_inst/B1/EU_CORE/mux25_3_f7
                                                       sys_inst/B1/EU_CORE/mux25_2_f8
    SLICE_X49Y56.C1      net (fanout=7)        1.400   sys_inst/B1/EU_CORE/eu_operand0<3>1
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X44Y54.DX      net (fanout=16)       0.871   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X44Y54.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/eu_biu_command_15
    -------------------------------------------------  ---------------------------
    Total                                     11.634ns (4.446ns logic, 7.188ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_biu_command_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.594ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.352 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_biu_command_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X50Y52.AX      net (fanout=55)       1.332   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X50Y52.BMUX    Taxb                  0.212   sys_inst/B1/EU_CORE/eu_register_bp<3>
                                                       sys_inst/B1/EU_CORE/mux25_3_f7
                                                       sys_inst/B1/EU_CORE/mux25_2_f8
    SLICE_X49Y56.C1      net (fanout=7)        1.400   sys_inst/B1/EU_CORE/eu_operand0<3>1
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X44Y54.DX      net (fanout=16)       0.871   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X44Y54.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/eu_biu_command_15
    -------------------------------------------------  ---------------------------
    Total                                     11.594ns (4.202ns logic, 7.392ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_biu_command_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.566ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.352 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_biu_command_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y54.AX      net (fanout=55)       1.317   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y54.BMUX    Taxb                  0.214   sys_inst/B1/EU_CORE/eu_register_r0<2>
                                                       sys_inst/B1/EU_CORE/mux24_3_f7
                                                       sys_inst/B1/EU_CORE/mux24_2_f8
    SLICE_X49Y56.D1      net (fanout=5)        0.975   sys_inst/B1/EU_CORE/eu_operand0<2>1
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X44Y54.DX      net (fanout=16)       0.871   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X44Y54.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/eu_biu_command_15
    -------------------------------------------------  ---------------------------
    Total                                     11.566ns (4.463ns logic, 7.103ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_dx_15 (SLICE_X41Y55.DX), 991 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_dx_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.604ns (Levels of Logic = 8)
  Clock Path Skew:      -0.076ns (0.328 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_dx_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X50Y52.A1      net (fanout=89)       1.128   sys_inst/B1/EU_CORE/eu_rom_data<20>
    SLICE_X50Y52.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_bp<3>
                                                       sys_inst/B1/EU_CORE/mux25_4
                                                       sys_inst/B1/EU_CORE/mux25_3_f7
                                                       sys_inst/B1/EU_CORE/mux25_2_f8
    SLICE_X49Y56.C1      net (fanout=7)        1.400   sys_inst/B1/EU_CORE/eu_operand0<3>1
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X41Y55.DX      net (fanout=16)       0.841   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X41Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_dx_15
    -------------------------------------------------  ---------------------------
    Total                                     11.604ns (4.446ns logic, 7.158ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_dx_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.564ns (Levels of Logic = 8)
  Clock Path Skew:      -0.076ns (0.328 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_dx_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X50Y52.AX      net (fanout=55)       1.332   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X50Y52.BMUX    Taxb                  0.212   sys_inst/B1/EU_CORE/eu_register_bp<3>
                                                       sys_inst/B1/EU_CORE/mux25_3_f7
                                                       sys_inst/B1/EU_CORE/mux25_2_f8
    SLICE_X49Y56.C1      net (fanout=7)        1.400   sys_inst/B1/EU_CORE/eu_operand0<3>1
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X41Y55.DX      net (fanout=16)       0.841   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X41Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_dx_15
    -------------------------------------------------  ---------------------------
    Total                                     11.564ns (4.202ns logic, 7.362ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_dx_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.536ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.328 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_dx_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y54.AX      net (fanout=55)       1.317   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y54.BMUX    Taxb                  0.214   sys_inst/B1/EU_CORE/eu_register_r0<2>
                                                       sys_inst/B1/EU_CORE/mux24_3_f7
                                                       sys_inst/B1/EU_CORE/mux24_2_f8
    SLICE_X49Y56.D1      net (fanout=5)        0.975   sys_inst/B1/EU_CORE/eu_operand0<2>1
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X41Y55.DX      net (fanout=16)       0.841   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X41Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_dx_15
    -------------------------------------------------  ---------------------------
    Total                                     11.536ns (4.463ns logic, 7.073ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_ax_15 (SLICE_X40Y55.DX), 991 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_ax_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.596ns (Levels of Logic = 8)
  Clock Path Skew:      -0.076ns (0.328 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_ax_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X50Y52.A1      net (fanout=89)       1.128   sys_inst/B1/EU_CORE/eu_rom_data<20>
    SLICE_X50Y52.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_bp<3>
                                                       sys_inst/B1/EU_CORE/mux25_4
                                                       sys_inst/B1/EU_CORE/mux25_3_f7
                                                       sys_inst/B1/EU_CORE/mux25_2_f8
    SLICE_X49Y56.C1      net (fanout=7)        1.400   sys_inst/B1/EU_CORE/eu_operand0<3>1
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X40Y55.DX      net (fanout=16)       0.833   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X40Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/eu_register_ax_15
    -------------------------------------------------  ---------------------------
    Total                                     11.596ns (4.446ns logic, 7.150ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_ax_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.556ns (Levels of Logic = 8)
  Clock Path Skew:      -0.076ns (0.328 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_ax_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X50Y52.AX      net (fanout=55)       1.332   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X50Y52.BMUX    Taxb                  0.212   sys_inst/B1/EU_CORE/eu_register_bp<3>
                                                       sys_inst/B1/EU_CORE/mux25_3_f7
                                                       sys_inst/B1/EU_CORE/mux25_2_f8
    SLICE_X49Y56.C1      net (fanout=7)        1.400   sys_inst/B1/EU_CORE/eu_operand0<3>1
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X40Y55.DX      net (fanout=16)       0.833   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X40Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/eu_register_ax_15
    -------------------------------------------------  ---------------------------
    Total                                     11.556ns (4.202ns logic, 7.354ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_ax_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.528ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.328 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_ax_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y54.AX      net (fanout=55)       1.317   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y54.BMUX    Taxb                  0.214   sys_inst/B1/EU_CORE/eu_register_r0<2>
                                                       sys_inst/B1/EU_CORE/mux24_3_f7
                                                       sys_inst/B1/EU_CORE/mux24_2_f8
    SLICE_X49Y56.D1      net (fanout=5)        0.975   sys_inst/B1/EU_CORE/eu_operand0<2>1
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<10>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y57.A4      net (fanout=3)        0.545   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y57.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y57.B5      net (fanout=3)        0.783   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y57.BMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X44Y54.B5      net (fanout=2)        0.734   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X44Y54.B       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X44Y54.A5      net (fanout=3)        0.210   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X44Y54.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_biu_command<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X45Y56.C6      net (fanout=3)        0.557   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X45Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y55.CX      net (fanout=2)        0.960   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y55.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X40Y55.DX      net (fanout=16)       0.833   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X40Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_ax<15>
                                                       sys_inst/B1/EU_CORE/eu_register_ax_15
    -------------------------------------------------  ---------------------------
    Total                                     11.528ns (4.463ns logic, 7.065ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/EU_CORE/eu_rom_address_3 (FF)
  Destination:          sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.173 - 0.167)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/EU_CORE/eu_rom_address_3 to sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.DQ      Tcko                  0.198   sys_inst/B1/EU_CORE/eu_rom_address<3>
                                                       sys_inst/B1/EU_CORE/eu_rom_address_3
    RAMB16_X2Y30.ADDRA5  net (fanout=10)       0.150   sys_inst/B1/EU_CORE/eu_rom_address<3>
    RAMB16_X2Y30.CLKA    Trckc_ADDRA (-Th)     0.066   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.132ns logic, 0.150ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/EU_CORE/eu_rom_address_1 (FF)
  Destination:          sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.173 - 0.167)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/EU_CORE/eu_rom_address_1 to sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.BQ      Tcko                  0.198   sys_inst/B1/EU_CORE/eu_rom_address<3>
                                                       sys_inst/B1/EU_CORE/eu_rom_address_1
    RAMB16_X2Y30.ADDRA3  net (fanout=10)       0.155   sys_inst/B1/EU_CORE/eu_rom_address<1>
    RAMB16_X2Y30.CLKA    Trckc_ADDRA (-Th)     0.066   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.132ns logic, 0.155ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/BIU_CORE/biu_state_1 (SLICE_X30Y45.A5), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2 (FF)
  Destination:          sys_inst/B1/BIU_CORE/biu_state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 2)
  Clock Path Skew:      0.079ns (0.805 - 0.726)
  Source Clock:         clk_50 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2 to sys_inst/B1/BIU_CORE/biu_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2
                                                       sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2
    SLICE_X30Y45.B6      net (fanout=2)        0.026   sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2
    SLICE_X30Y45.B       Tilo                  0.156   sys_inst/B1/BIU_CORE/biu_state<2>
                                                       sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25
    SLICE_X30Y45.A5      net (fanout=1)        0.063   sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25
    SLICE_X30Y45.CLK     Tah         (-Th)    -0.197   sys_inst/B1/BIU_CORE/biu_state<2>
                                                       sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT26
                                                       sys_inst/B1/BIU_CORE/biu_state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.551ns logic, 0.089ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/BIU_CORE/biu_state_2 (FF)
  Destination:          sys_inst/B1/BIU_CORE/biu_state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/BIU_CORE/biu_state_2 to sys_inst/B1/BIU_CORE/biu_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y45.DQ      Tcko                  0.234   sys_inst/B1/BIU_CORE/biu_state<2>
                                                       sys_inst/B1/BIU_CORE/biu_state_2
    SLICE_X30Y45.B3      net (fanout=43)       0.202   sys_inst/B1/BIU_CORE/biu_state<2>
    SLICE_X30Y45.B       Tilo                  0.156   sys_inst/B1/BIU_CORE/biu_state<2>
                                                       sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25
    SLICE_X30Y45.A5      net (fanout=1)        0.063   sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25
    SLICE_X30Y45.CLK     Tah         (-Th)    -0.197   sys_inst/B1/BIU_CORE/biu_state<2>
                                                       sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT26
                                                       sys_inst/B1/BIU_CORE/biu_state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.587ns logic, 0.265ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/BIU_CORE/biu_state_3 (FF)
  Destination:          sys_inst/B1/BIU_CORE/biu_state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.082 - 0.105)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/BIU_CORE/biu_state_3 to sys_inst/B1/BIU_CORE/biu_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.BQ      Tcko                  0.198   sys_inst/B1/BIU_CORE/biu_state<4>
                                                       sys_inst/B1/BIU_CORE/biu_state_3
    SLICE_X30Y45.B5      net (fanout=47)       0.526   sys_inst/B1/BIU_CORE/biu_state<3>
    SLICE_X30Y45.B       Tilo                  0.156   sys_inst/B1/BIU_CORE/biu_state<2>
                                                       sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25
    SLICE_X30Y45.A5      net (fanout=1)        0.063   sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25
    SLICE_X30Y45.CLK     Tah         (-Th)    -0.197   sys_inst/B1/BIU_CORE/biu_state<2>
                                                       sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT26
                                                       sys_inst/B1/BIU_CORE/biu_state_1
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.551ns logic, 0.589ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" 
TS_clk50 /         0.071428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" TS_clk50 /
        0.071428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 277.334ns (period - min period limit)
  Period: 280.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dcm_system/clkout4_buf/I0
  Logical resource: dcm_system/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: dcm_system/clkout3
--------------------------------------------------------------------------------
Slack: 278.601ns (period - min period limit)
  Period: 280.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sys_inst/clk_opl2_ff_3/CLK
  Logical resource: sys_inst/Mshreg_clk_opl2_ff_2/CLK
  Location pin: SLICE_X26Y43.CLK
  Clock network: clk_50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns|     23.608ns|            0|          173|            0|     19582712|
| TS_dcm_system_clkout2         |     35.000ns|     14.436ns|          N/A|            0|            0|        43480|            0|
| TS_dcm_system_clkout1         |     20.000ns|     22.064ns|          N/A|           67|            0|     19327723|            0|
| TS_dcm_system_clkout0         |     10.000ns|     11.804ns|          N/A|          106|            0|       211509|            0|
| TS_dcm_system_clkout3         |    280.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   18.330|    9.036|    4.001|    8.509|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 173  Score: 119870  (Setup/Max: 119870, Hold: 0)

Constraints cover 30472657 paths, 0 nets, and 32045 connections

Design statistics:
   Minimum period:  22.064ns{1}   (Maximum frequency:  45.323MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 28 14:22:27 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4741 MB



