DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "U_4"
duLibraryName "BCtr_lib"
duName "FIFO"
elements [
(GiElement
name "FIFO_WIDTH"
type "integer range 16 downto 1"
value "CTR_WIDTH*N_CHANNELS"
)
(GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 1"
value "FIFO_ADDR_WIDTH"
)
]
mwi 0
uid 437,0
)
(Instance
name "U_5"
duLibraryName "BCtr_lib"
duName "FIFO"
elements [
(GiElement
name "FIFO_WIDTH"
type "integer range 16 downto 1"
value "CTR_WIDTH*N_CHANNELS"
)
(GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 1"
value "FIFO_ADDR_WIDTH"
)
]
mwi 0
uid 489,0
)
(Instance
name "U_3"
duLibraryName "BCtr_lib"
duName "BitClk"
elements [
]
mwi 0
uid 1151,0
)
(Instance
name "U_1"
duLibraryName "BCtr_lib"
duName "BCtrCtrl"
elements [
(GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 1"
value "FIFO_ADDR_WIDTH"
)
]
mwi 0
uid 1587,0
)
(Instance
name "U_6"
duLibraryName "BCtr_lib"
duName "BCtrSums"
elements [
(GiElement
name "N_CHANNELS"
type "integer range 4 DOWNTO 1"
value "N_CHANNELS"
)
(GiElement
name "CTR_WIDTH"
type "integer range 32 DOWNTO 1"
value "CTR_WIDTH"
)
]
mwi 0
uid 2414,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1b (Build 2)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\@b@ctr\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\@b@ctr\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\@b@ctr"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\BCtr"
)
(vvPair
variable "date"
value "01/ 6/2017"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "06"
)
(vvPair
variable "entity_name"
value "BCtr"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "01/06/17"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "13:19:14"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "BCtr_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/BCtr_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/BCtr_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "BCtr"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\@b@ctr\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\BCtr\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "BCtr"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.3\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:24:12"
)
(vvPair
variable "unit"
value "BCtr"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2013.1b (Build 2)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,72000,78000,73000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,72000,69800,73000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,68000,82000,69000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,68000,81200,69000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,70000,78000,71000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,70000,63200,71000"
st "
BCtr
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,70000,61000,71000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,70000,59300,71000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,69000,98000,73000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,69200,87800,72200"
st "
Formaldehyde Instrument
Binned Counter
BCtr
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,68000,98000,69000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,68000,84200,69000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,68000,78000,70000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "61200,68500,73800,69500"
st "
Harvard University Keutsch Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,71000,61000,72000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,71000,59300,72000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,72000,61000,73000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,72000,59900,73000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,71000,78000,72000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,71000,69100,72000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "57000,68000,98000,73000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 167,0
lang 11
decl (Decl
n "clk"
t "std_logic"
o 8
suid 5,0
)
declText (MLText
uid 168,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,34000,8400"
st "clk       : std_logic"
)
)
*13 (PortIoIn
uid 199,0
shape (CompositeShape
uid 200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 201,0
sl 0
ro 270
xt "33000,61625,34500,62375"
)
(Line
uid 202,0
sl 0
ro 270
xt "34500,62000,35000,62000"
pts [
"34500,62000"
"35000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 203,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
)
xt "30700,61500,32000,62500"
st "clk"
ju 2
blo "32000,62300"
tm "WireNameMgr"
)
)
)
*14 (PortIoIn
uid 258,0
shape (CompositeShape
uid 259,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 260,0
sl 0
ro 270
xt "17000,51625,18500,52375"
)
(Line
uid 261,0
sl 0
ro 270
xt "18500,52000,19000,52000"
pts [
"18500,52000"
"19000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 262,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 263,0
va (VaSet
)
xt "12900,51500,16000,52500"
st "Trigger"
ju 2
blo "16000,52300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 272,0
decl (Decl
n "Trigger"
t "std_logic"
o 7
suid 10,0
)
declText (MLText
uid 273,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,34000,7600"
st "Trigger   : std_logic"
)
)
*16 (Net
uid 334,0
decl (Decl
n "rst"
t "std_logic"
o 9
suid 14,0
)
declText (MLText
uid 335,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,34000,9200"
st "rst       : std_logic"
)
)
*17 (SaComponent
uid 437,0
optionalChildren [
*18 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,33625,55000,34375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "56000,33500,58700,34500"
st "WData"
blo "56000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(FIFO_WIDTH-1 DOWNTO 0)"
o 1
)
)
)
*19 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,34625,55000,35375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
)
xt "56000,34500,57600,35500"
st "WE"
blo "56000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "WE"
t "std_logic"
o 2
)
)
)
*20 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,34625,63750,35375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "60500,34500,62000,35500"
st "RE"
ju 2
blo "62000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "RE"
t "std_logic"
o 3
)
)
)
*21 (CptPort
uid 417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,36625,55000,37375"
)
tg (CPTG
uid 419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
)
xt "56000,36500,57500,37500"
st "Clk"
blo "56000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "Clk"
t "std_ulogic"
o 4
)
)
)
*22 (CptPort
uid 421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,37625,55000,38375"
)
tg (CPTG
uid 423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 424,0
va (VaSet
)
xt "56000,37500,57600,38500"
st "Rst"
blo "56000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "Rst"
t "std_logic"
o 5
)
)
)
*23 (CptPort
uid 425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,33625,63750,34375"
)
tg (CPTG
uid 427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 428,0
va (VaSet
)
xt "59400,33500,62000,34500"
st "RData"
ju 2
blo "62000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(FIFO_WIDTH-1 DOWNTO 0)"
o 6
)
)
)
*24 (CptPort
uid 429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,35625,63750,36375"
)
tg (CPTG
uid 431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 432,0
va (VaSet
)
xt "59600,35500,62000,36500"
st "Empty"
ju 2
blo "62000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Empty"
t "std_logic"
o 7
)
)
)
*25 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,35625,55000,36375"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
)
xt "56000,35500,57700,36500"
st "Full"
blo "56000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Full"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 438,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,33000,63000,40000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 439,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 440,0
va (VaSet
font "Arial,8,1"
)
xt "58750,37000,62250,38000"
st "BCtr_lib"
blo "58750,37800"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 441,0
va (VaSet
font "Arial,8,1"
)
xt "58750,38000,60950,39000"
st "FIFO"
blo "58750,38800"
tm "CptNameMgr"
)
*28 (Text
uid 442,0
va (VaSet
font "Arial,8,1"
)
xt "58750,39000,60550,40000"
st "U_4"
blo "58750,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 443,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 444,0
text (MLText
uid 445,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "55000,31400,93500,33000"
st "FIFO_WIDTH      = CTR_WIDTH*N_CHANNELS    ( integer range 16 downto 1 )  
FIFO_ADDR_WIDTH = FIFO_ADDR_WIDTH         ( integer range 10 downto 1 )  "
)
header ""
)
elements [
(GiElement
name "FIFO_WIDTH"
type "integer range 16 downto 1"
value "CTR_WIDTH*N_CHANNELS"
)
(GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 1"
value "FIFO_ADDR_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 446,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,38250,56750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*29 (SaComponent
uid 489,0
optionalChildren [
*30 (CptPort
uid 499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,43625,55000,44375"
)
tg (CPTG
uid 501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 502,0
va (VaSet
)
xt "56000,43500,58700,44500"
st "WData"
blo "56000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(FIFO_WIDTH-1 DOWNTO 0)"
o 1
)
)
)
*31 (CptPort
uid 503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,44625,55000,45375"
)
tg (CPTG
uid 505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 506,0
va (VaSet
)
xt "56000,44500,57600,45500"
st "WE"
blo "56000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "WE"
t "std_logic"
o 2
)
)
)
*32 (CptPort
uid 507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 508,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,44625,63750,45375"
)
tg (CPTG
uid 509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 510,0
va (VaSet
)
xt "60500,44500,62000,45500"
st "RE"
ju 2
blo "62000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "RE"
t "std_logic"
o 3
)
)
)
*33 (CptPort
uid 511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,46625,55000,47375"
)
tg (CPTG
uid 513,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 514,0
va (VaSet
)
xt "56000,46500,57500,47500"
st "Clk"
blo "56000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "Clk"
t "std_ulogic"
o 4
)
)
)
*34 (CptPort
uid 515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,47625,55000,48375"
)
tg (CPTG
uid 517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
)
xt "56000,47500,57600,48500"
st "Rst"
blo "56000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "Rst"
t "std_logic"
o 5
)
)
)
*35 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,43625,63750,44375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
)
xt "59400,43500,62000,44500"
st "RData"
ju 2
blo "62000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(FIFO_WIDTH-1 DOWNTO 0)"
o 6
)
)
)
*36 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,45625,63750,46375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "59600,45500,62000,46500"
st "Empty"
ju 2
blo "62000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Empty"
t "std_logic"
o 7
)
)
)
*37 (CptPort
uid 527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,45625,55000,46375"
)
tg (CPTG
uid 529,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 530,0
va (VaSet
)
xt "56000,45500,57700,46500"
st "Full"
blo "56000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Full"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 490,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,43000,63000,50000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 491,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 492,0
va (VaSet
font "Arial,8,1"
)
xt "58750,47000,62250,48000"
st "BCtr_lib"
blo "58750,47800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 493,0
va (VaSet
font "Arial,8,1"
)
xt "58750,48000,60950,49000"
st "FIFO"
blo "58750,48800"
tm "CptNameMgr"
)
*40 (Text
uid 494,0
va (VaSet
font "Arial,8,1"
)
xt "58750,49000,60550,50000"
st "U_5"
blo "58750,49800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 495,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 496,0
text (MLText
uid 497,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "55000,41400,93500,43000"
st "FIFO_WIDTH      = CTR_WIDTH*N_CHANNELS    ( integer range 16 downto 1 )  
FIFO_ADDR_WIDTH = FIFO_ADDR_WIDTH         ( integer range 10 downto 1 )  "
)
header ""
)
elements [
(GiElement
name "FIFO_WIDTH"
type "integer range 16 downto 1"
value "CTR_WIDTH*N_CHANNELS"
)
(GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 1"
value "FIFO_ADDR_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 498,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,48250,56750,49750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*41 (Net
uid 584,0
decl (Decl
n "first_row"
t "std_logic"
o 29
suid 16,0
)
declText (MLText
uid 585,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,37500,25400"
st "SIGNAL first_row : std_logic"
)
)
*42 (Net
uid 594,0
decl (Decl
n "first_col"
t "std_logic"
o 28
suid 17,0
)
declText (MLText
uid 595,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,37500,24600"
st "SIGNAL first_col : std_logic"
)
)
*43 (Net
uid 684,0
decl (Decl
n "WE2"
t "std_logic"
o 27
suid 24,0
)
declText (MLText
uid 685,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,37500,23800"
st "SIGNAL WE2       : std_logic"
)
)
*44 (Net
uid 686,0
decl (Decl
n "WE1"
t "std_logic"
o 26
suid 25,0
)
declText (MLText
uid 687,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,37500,23000"
st "SIGNAL WE1       : std_logic"
)
)
*45 (Net
uid 696,0
decl (Decl
n "Full1"
t "std_logic"
o 18
suid 27,0
)
declText (MLText
uid 697,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,37500,17400"
st "SIGNAL Full1     : std_logic"
)
)
*46 (Net
uid 706,0
decl (Decl
n "Full2"
t "std_logic"
o 19
suid 29,0
)
declText (MLText
uid 707,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,37500,18200"
st "SIGNAL Full2     : std_logic"
)
)
*47 (Net
uid 772,0
decl (Decl
n "RE1"
t "std_logic"
o 20
suid 35,0
)
declText (MLText
uid 773,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,37500,19000"
st "SIGNAL RE1       : std_logic"
)
)
*48 (Net
uid 784,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
o 12
suid 37,0
)
declText (MLText
uid 785,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,54500,11600"
st "RData     : std_logic_vector(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
)
)
*49 (PortIoOut
uid 790,0
shape (CompositeShape
uid 791,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 792,0
sl 0
ro 270
xt "67500,43625,69000,44375"
)
(Line
uid 793,0
sl 0
ro 270
xt "67000,44000,67500,44000"
pts [
"67000,44000"
"67500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 794,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 795,0
va (VaSet
)
xt "70000,43500,72600,44500"
st "RData"
blo "70000,44300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 796,0
decl (Decl
n "RE"
t "std_logic"
o 6
suid 38,0
)
declText (MLText
uid 797,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,34000,6800"
st "RE        : std_logic"
)
)
*51 (PortIoIn
uid 802,0
shape (CompositeShape
uid 803,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 804,0
sl 0
ro 90
xt "67500,44625,69000,45375"
)
(Line
uid 805,0
sl 0
ro 90
xt "67000,45000,67500,45000"
pts [
"67500,45000"
"67000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 806,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "70000,44500,71500,45500"
st "RE"
blo "70000,45300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 820,0
decl (Decl
n "Empty1"
t "std_logic"
o 16
suid 40,0
)
declText (MLText
uid 821,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,37500,15800"
st "SIGNAL Empty1    : std_logic"
)
)
*53 (Net
uid 864,0
decl (Decl
n "NA"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 43,0
)
declText (MLText
uid 865,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,44500,3600"
st "NA        : std_logic_vector(15 DOWNTO 0)"
)
)
*54 (PortIoIn
uid 872,0
shape (CompositeShape
uid 873,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 874,0
sl 0
ro 270
xt "34000,53625,35500,54375"
)
(Line
uid 875,0
sl 0
ro 270
xt "35500,54000,36000,54000"
pts [
"35500,54000"
"36000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 876,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
va (VaSet
)
xt "31500,53500,33000,54500"
st "NA"
ju 2
blo "33000,54300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 878,0
decl (Decl
n "NC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 44,0
)
declText (MLText
uid 879,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,44500,5200"
st "NC        : std_logic_vector(15 DOWNTO 0)"
)
)
*56 (PortIoIn
uid 886,0
shape (CompositeShape
uid 887,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 888,0
sl 0
ro 270
xt "34000,55625,35500,56375"
)
(Line
uid 889,0
sl 0
ro 270
xt "35500,56000,36000,56000"
pts [
"35500,56000"
"36000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 890,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 891,0
va (VaSet
)
xt "31400,55500,33000,56500"
st "NC"
ju 2
blo "33000,56300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 904,0
decl (Decl
n "Empty2"
t "std_logic"
o 17
suid 45,0
)
declText (MLText
uid 905,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,37500,16600"
st "SIGNAL Empty2    : std_logic"
)
)
*58 (Net
uid 906,0
decl (Decl
n "DRdy"
t "std_logic"
o 10
suid 46,0
)
declText (MLText
uid 907,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,34000,10000"
st "DRdy      : std_logic"
)
)
*59 (PortIoOut
uid 914,0
shape (CompositeShape
uid 915,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 916,0
sl 0
ro 270
xt "55500,57625,57000,58375"
)
(Line
uid 917,0
sl 0
ro 270
xt "55000,58000,55500,58000"
pts [
"55000,58000"
"55500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 918,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 919,0
va (VaSet
)
xt "58000,57500,60300,58500"
st "DRdy"
blo "58000,58300"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 946,0
shape (CompositeShape
uid 947,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 948,0
sl 0
ro 270
xt "34000,52625,35500,53375"
)
(Line
uid 949,0
sl 0
ro 270
xt "35500,53000,36000,53000"
pts [
"35500,53000"
"36000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 950,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 951,0
va (VaSet
)
xt "31700,52500,33000,53500"
st "En"
ju 2
blo "33000,53300"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 952,0
decl (Decl
n "En"
t "std_logic"
o 1
suid 49,0
)
declText (MLText
uid 953,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,34000,2800"
st "En        : std_logic"
)
)
*62 (Net
uid 954,0
decl (Decl
n "CntEn"
t "std_logic"
o 15
suid 50,0
)
declText (MLText
uid 955,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,37500,13400"
st "SIGNAL CntEn     : std_logic"
)
)
*63 (PortIoIn
uid 1121,0
shape (CompositeShape
uid 1122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1123,0
sl 0
ro 270
xt "34000,54625,35500,55375"
)
(Line
uid 1124,0
sl 0
ro 270
xt "35500,55000,36000,55000"
pts [
"35500,55000"
"36000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1126,0
va (VaSet
)
xt "31500,54500,33000,55500"
st "NB"
ju 2
blo "33000,55300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 1127,0
decl (Decl
n "NB"
t "std_logic_vector"
b "(FIFO_ADDR_WIDTH-1 DOWNTO 0)"
o 3
suid 53,0
)
declText (MLText
uid 1128,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,52000,4400"
st "NB        : std_logic_vector(FIFO_ADDR_WIDTH-1 DOWNTO 0)"
)
)
*65 (SaComponent
uid 1151,0
optionalChildren [
*66 (CptPort
uid 1131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,51625,22000,52375"
)
tg (CPTG
uid 1133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1134,0
va (VaSet
)
xt "23000,51500,25100,52500"
st "PMT"
blo "23000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "PMT"
t "std_logic"
o 1
)
)
)
*67 (CptPort
uid 1135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,52625,22000,53375"
)
tg (CPTG
uid 1137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1138,0
va (VaSet
)
xt "23000,52500,26600,53500"
st "PMT_EN"
blo "23000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "PMT_EN"
t "std_logic"
o 2
)
)
)
*68 (CptPort
uid 1139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,53625,22000,54375"
)
tg (CPTG
uid 1141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1142,0
va (VaSet
)
xt "23000,53500,24500,54500"
st "OE"
blo "23000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "OE"
t "std_logic"
o 3
)
)
)
*69 (CptPort
uid 1143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,54625,22000,55375"
)
tg (CPTG
uid 1145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1146,0
va (VaSet
)
xt "23000,54500,25000,55500"
st "CLR"
blo "23000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_logic"
o 4
)
)
)
*70 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,51625,30750,52375"
)
tg (CPTG
uid 1149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1150,0
va (VaSet
)
xt "28000,51500,29000,52500"
st "Q"
ju 2
blo "29000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 1152,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,51000,30000,57000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1153,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 1154,0
va (VaSet
font "Arial,8,1"
)
xt "26250,54000,29750,55000"
st "BCtr_lib"
blo "26250,54800"
tm "BdLibraryNameMgr"
)
*72 (Text
uid 1155,0
va (VaSet
font "Arial,8,1"
)
xt "26250,55000,28950,56000"
st "BitClk"
blo "26250,55800"
tm "CptNameMgr"
)
*73 (Text
uid 1156,0
va (VaSet
font "Arial,8,1"
)
xt "26250,56000,28050,57000"
st "U_3"
blo "26250,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1157,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1158,0
text (MLText
uid 1159,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,51000,26000,51000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1160,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,55250,23750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*74 (Net
uid 1201,0
decl (Decl
n "TrigArm"
t "std_logic"
o 22
suid 59,0
)
declText (MLText
uid 1202,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,37500,19800"
st "SIGNAL TrigArm   : std_logic"
)
)
*75 (Net
uid 1203,0
decl (Decl
n "TrigOE"
t "std_logic"
o 24
suid 60,0
)
declText (MLText
uid 1204,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,37500,21400"
st "SIGNAL TrigOE    : std_logic"
)
)
*76 (Net
uid 1205,0
decl (Decl
n "TrigSeen"
t "std_logic"
o 25
suid 61,0
)
declText (MLText
uid 1206,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,37500,22200"
st "SIGNAL TrigSeen  : std_logic"
)
)
*77 (Net
uid 1207,0
decl (Decl
n "TrigClr"
t "std_logic"
o 23
suid 62,0
)
declText (MLText
uid 1208,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,37500,20600"
st "SIGNAL TrigClr   : std_logic"
)
)
*78 (SaComponent
uid 1587,0
optionalChildren [
*79 (CptPort
uid 1503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,61625,38000,62375"
)
tg (CPTG
uid 1505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1506,0
va (VaSet
)
xt "39000,61500,40300,62500"
st "clk"
blo "39000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 22,0
)
)
)
*80 (CptPort
uid 1507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,53625,49750,54375"
)
tg (CPTG
uid 1509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1510,0
va (VaSet
)
xt "45500,53500,48000,54500"
st "CntEn"
ju 2
blo "48000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CntEn"
t "std_logic"
o 11
suid 23,0
)
)
)
*81 (CptPort
uid 1511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,57625,49750,58375"
)
tg (CPTG
uid 1513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1514,0
va (VaSet
)
xt "45700,57500,48000,58500"
st "DRdy"
ju 2
blo "48000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DRdy"
t "std_logic"
o 12
suid 24,0
)
)
)
*82 (CptPort
uid 1515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1516,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,60625,49750,61375"
)
tg (CPTG
uid 1517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1518,0
va (VaSet
)
xt "45200,60500,48000,61500"
st "Empty1"
ju 2
blo "48000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "Empty1"
t "std_logic"
o 1
suid 25,0
)
)
)
*83 (CptPort
uid 1519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1520,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,61625,49750,62375"
)
tg (CPTG
uid 1521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1522,0
va (VaSet
)
xt "45200,61500,48000,62500"
st "Empty2"
ju 2
blo "48000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "Empty2"
t "std_logic"
o 2
suid 26,0
)
)
)
*84 (CptPort
uid 1523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,52625,38000,53375"
)
tg (CPTG
uid 1525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1526,0
va (VaSet
)
xt "39000,52500,40300,53500"
st "En"
blo "39000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "En"
t "std_logic"
o 3
suid 27,0
)
)
)
*85 (CptPort
uid 1527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,52625,49750,53375"
)
tg (CPTG
uid 1529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1530,0
va (VaSet
)
xt "44900,52500,48000,53500"
st "first_col"
ju 2
blo "48000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "first_col"
t "std_logic"
o 19
suid 28,0
)
)
)
*86 (CptPort
uid 1531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,51625,49750,52375"
)
tg (CPTG
uid 1533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1534,0
va (VaSet
)
xt "44700,51500,48000,52500"
st "first_row"
ju 2
blo "48000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "first_row"
t "std_logic"
o 20
suid 29,0
)
)
)
*87 (CptPort
uid 1535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1536,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,59625,49750,60375"
)
tg (CPTG
uid 1537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1538,0
va (VaSet
)
xt "45900,59500,48000,60500"
st "Full1"
ju 2
blo "48000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "Full1"
t "std_logic"
o 4
suid 30,0
)
)
)
*88 (CptPort
uid 1539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,53625,38000,54375"
)
tg (CPTG
uid 1541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1542,0
va (VaSet
)
xt "39000,53500,40500,54500"
st "NA"
blo "39000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "NA"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 31,0
)
)
)
*89 (CptPort
uid 1543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,55625,38000,56375"
)
tg (CPTG
uid 1545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1546,0
va (VaSet
)
xt "39000,55500,40600,56500"
st "NC"
blo "39000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "NC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 32,0
)
)
)
*90 (CptPort
uid 1555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,56625,49750,57375"
)
tg (CPTG
uid 1557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1558,0
va (VaSet
)
xt "46100,56500,48000,57500"
st "RE1"
ju 2
blo "48000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RE1"
t "std_logic"
o 13
suid 35,0
)
)
)
*91 (CptPort
uid 1559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1560,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,62625,38000,63375"
)
tg (CPTG
uid 1561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1562,0
va (VaSet
)
xt "39000,62500,40300,63500"
st "rst"
blo "39000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
suid 36,0
)
)
)
*92 (CptPort
uid 1563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1564,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,59625,38000,60375"
)
tg (CPTG
uid 1565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1566,0
va (VaSet
)
xt "39000,59500,42300,60500"
st "TrigArm"
blo "39000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TrigArm"
t "std_logic"
o 14
suid 37,0
)
)
)
*93 (CptPort
uid 1567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1568,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,57625,38000,58375"
)
tg (CPTG
uid 1569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1570,0
va (VaSet
)
xt "39000,57500,42000,58500"
st "TrigClr"
blo "39000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TrigClr"
t "std_logic"
o 15
suid 38,0
)
)
)
*94 (CptPort
uid 1571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1572,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,58625,38000,59375"
)
tg (CPTG
uid 1573,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
)
xt "39000,58500,42000,59500"
st "TrigOE"
blo "39000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TrigOE"
t "std_logic"
o 16
suid 39,0
)
)
)
*95 (CptPort
uid 1575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,51625,38000,52375"
)
tg (CPTG
uid 1577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1578,0
va (VaSet
)
xt "39000,51500,42600,52500"
st "TrigSeen"
blo "39000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "TrigSeen"
t "std_logic"
o 8
suid 40,0
)
)
)
*96 (CptPort
uid 1579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,54625,49750,55375"
)
tg (CPTG
uid 1581,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
)
xt "46000,54500,48000,55500"
st "WE1"
ju 2
blo "48000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE1"
t "std_logic"
o 17
suid 41,0
)
)
)
*97 (CptPort
uid 1583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,55625,49750,56375"
)
tg (CPTG
uid 1585,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1586,0
va (VaSet
)
xt "46000,55500,48000,56500"
st "WE2"
ju 2
blo "48000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE2"
t "std_logic"
o 18
suid 42,0
)
)
)
*98 (CptPort
uid 1900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,54625,38000,55375"
)
tg (CPTG
uid 1902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1903,0
va (VaSet
)
xt "39000,54500,40500,55500"
st "NB"
blo "39000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "NB"
t "std_logic_vector"
b "(FIFO_ADDR_WIDTH-1 DOWNTO 0)"
o 7
)
)
)
*99 (CptPort
uid 2223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,58625,49750,59375"
)
tg (CPTG
uid 2225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2226,0
va (VaSet
)
xt "44400,58500,48000,59500"
st "NSkipped"
ju 2
blo "48000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NSkipped"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
)
)
)
]
shape (Rectangle
uid 1588,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,51000,49000,65000"
)
oxt "15000,6000,23000,20000"
ttg (MlTextGroup
uid 1589,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 1590,0
va (VaSet
font "Arial,8,1"
)
xt "41200,62000,44700,63000"
st "BCtr_lib"
blo "41200,62800"
tm "BdLibraryNameMgr"
)
*101 (Text
uid 1591,0
va (VaSet
font "Arial,8,1"
)
xt "41200,63000,44800,64000"
st "BCtrCtrl"
blo "41200,63800"
tm "CptNameMgr"
)
*102 (Text
uid 1592,0
va (VaSet
font "Arial,8,1"
)
xt "41200,64000,43000,65000"
st "U_1"
blo "41200,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1593,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1594,0
text (MLText
uid 1595,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "13500,54000,49500,54800"
st "FIFO_ADDR_WIDTH = FIFO_ADDR_WIDTH    ( integer range 10 downto 1 )  "
)
header ""
)
elements [
(GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 1"
value "FIFO_ADDR_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 1596,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,63250,39750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*103 (PortIoIn
uid 1904,0
shape (CompositeShape
uid 1905,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1906,0
sl 0
ro 270
xt "33000,62625,34500,63375"
)
(Line
uid 1907,0
sl 0
ro 270
xt "34500,63000,35000,63000"
pts [
"34500,63000"
"35000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1908,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1909,0
va (VaSet
)
xt "30700,62500,32000,63500"
st "rst"
ju 2
blo "32000,63300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 2227,0
decl (Decl
n "NSkipped"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 64,0
)
declText (MLText
uid 2228,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,44500,10800"
st "NSkipped  : std_logic_vector(15 DOWNTO 0)"
)
)
*105 (PortIoOut
uid 2233,0
shape (CompositeShape
uid 2234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2235,0
sl 0
ro 270
xt "55500,58625,57000,59375"
)
(Line
uid 2236,0
sl 0
ro 270
xt "55000,59000,55500,59000"
pts [
"55000,59000"
"55500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2238,0
va (VaSet
)
xt "58000,58500,61600,59500"
st "NSkipped"
blo "58000,59300"
tm "WireNameMgr"
)
)
)
*106 (Blk
uid 2414,0
shape (Rectangle
uid 2415,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "36000,33000,44000,43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2416,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 2417,0
va (VaSet
font "Arial,8,1"
)
xt "38250,36500,41750,37500"
st "BCtr_lib"
blo "38250,37300"
tm "BdLibraryNameMgr"
)
*108 (Text
uid 2418,0
va (VaSet
font "Arial,8,1"
)
xt "38250,37500,42550,38500"
st "BCtrSums"
blo "38250,38300"
tm "BlkNameMgr"
)
*109 (Text
uid 2419,0
va (VaSet
font "Arial,8,1"
)
xt "38250,38500,40050,39500"
st "U_6"
blo "38250,39300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2420,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2421,0
text (MLText
uid 2422,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,31400,66000,33000"
st "N_CHANNELS = N_CHANNELS    ( integer range 4 DOWNTO 1  )  
CTR_WIDTH  = CTR_WIDTH     ( integer range 32 DOWNTO 1 )  "
)
header ""
)
elements [
(GiElement
name "N_CHANNELS"
type "integer range 4 DOWNTO 1"
value "N_CHANNELS"
)
(GiElement
name "CTR_WIDTH"
type "integer range 32 DOWNTO 1"
value "CTR_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 2423,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "36250,41250,37750,42750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*110 (PortIoIn
uid 2434,0
shape (CompositeShape
uid 2435,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2436,0
sl 0
ro 270
xt "30000,35625,31500,36375"
)
(Line
uid 2437,0
sl 0
ro 270
xt "31500,36000,32000,36000"
pts [
"31500,36000"
"32000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2438,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2439,0
va (VaSet
)
xt "26500,35500,29000,36500"
st "PMTs"
ju 2
blo "29000,36300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 2440,0
decl (Decl
n "PMTs"
t "std_logic_vector"
b "(N_CHANNELS-1 DOWNTO 0)"
o 30
suid 67,0
)
declText (MLText
uid 2441,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,49500,6000"
st "PMTs      : std_logic_vector(N_CHANNELS-1 DOWNTO 0)"
)
)
*112 (Net
uid 2494,0
decl (Decl
n "CtrData0"
t "std_logic_vector"
b "(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
o 31
suid 69,0
)
declText (MLText
uid 2495,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,58000,14200"
st "SIGNAL CtrData0  : std_logic_vector(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
)
)
*113 (Net
uid 2508,0
decl (Decl
n "CtrData1"
t "std_logic_vector"
b "(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
o 32
suid 70,0
)
declText (MLText
uid 2509,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,58000,15000"
st "SIGNAL CtrData1  : std_logic_vector(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
)
)
*114 (Wire
uid 266,0
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
)
xt "19000,52000,21250,52000"
pts [
"19000,52000"
"21250,52000"
]
)
start &14
end &66
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 271,0
va (VaSet
isHidden 1
)
xt "17000,51000,20100,52000"
st "Trigger"
blo "17000,51800"
tm "WireNameMgr"
)
)
on &15
)
*115 (Wire
uid 586,0
shape (OrthoPolyLine
uid 587,0
va (VaSet
vasetType 3
)
xt "49750,52000,56000,52000"
pts [
"49750,52000"
"56000,52000"
]
)
start &86
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 593,0
va (VaSet
)
xt "51000,51000,54300,52000"
st "first_row"
blo "51000,51800"
tm "WireNameMgr"
)
)
on &41
)
*116 (Wire
uid 596,0
shape (OrthoPolyLine
uid 597,0
va (VaSet
vasetType 3
)
xt "49750,53000,56000,53000"
pts [
"49750,53000"
"56000,53000"
]
)
start &85
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 603,0
va (VaSet
)
xt "51000,52000,54100,53000"
st "first_col"
blo "51000,52800"
tm "WireNameMgr"
)
)
on &42
)
*117 (Wire
uid 606,0
shape (OrthoPolyLine
uid 607,0
va (VaSet
vasetType 3
)
xt "49750,55000,56000,55000"
pts [
"49750,55000"
"56000,55000"
]
)
start &96
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 613,0
va (VaSet
)
xt "51000,54000,53000,55000"
st "WE1"
blo "51000,54800"
tm "WireNameMgr"
)
)
on &44
)
*118 (Wire
uid 616,0
shape (OrthoPolyLine
uid 617,0
va (VaSet
vasetType 3
)
xt "49750,56000,56000,56000"
pts [
"49750,56000"
"56000,56000"
]
)
start &97
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 623,0
va (VaSet
)
xt "51000,55000,53000,56000"
st "WE2"
blo "51000,55800"
tm "WireNameMgr"
)
)
on &43
)
*119 (Wire
uid 634,0
shape (OrthoPolyLine
uid 635,0
va (VaSet
vasetType 3
)
xt "51000,47000,54250,47000"
pts [
"51000,47000"
"54250,47000"
]
)
end &33
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 641,0
va (VaSet
)
xt "52000,46000,53300,47000"
st "clk"
blo "52000,46800"
tm "WireNameMgr"
)
)
on &12
)
*120 (Wire
uid 642,0
shape (OrthoPolyLine
uid 643,0
va (VaSet
vasetType 3
)
xt "51000,37000,54250,37000"
pts [
"51000,37000"
"54250,37000"
]
)
end &21
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 649,0
va (VaSet
)
xt "52000,36000,53300,37000"
st "clk"
blo "52000,36800"
tm "WireNameMgr"
)
)
on &12
)
*121 (Wire
uid 650,0
shape (OrthoPolyLine
uid 651,0
va (VaSet
vasetType 3
)
xt "51000,48000,54250,48000"
pts [
"51000,48000"
"54250,48000"
]
)
end &34
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 657,0
va (VaSet
)
xt "52000,47000,53300,48000"
st "rst"
blo "52000,47800"
tm "WireNameMgr"
)
)
on &16
)
*122 (Wire
uid 658,0
shape (OrthoPolyLine
uid 659,0
va (VaSet
vasetType 3
)
xt "51000,38000,54250,38000"
pts [
"51000,38000"
"54250,38000"
]
)
end &22
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 665,0
va (VaSet
)
xt "52000,37000,53300,38000"
st "rst"
blo "52000,37800"
tm "WireNameMgr"
)
)
on &16
)
*123 (Wire
uid 668,0
shape (OrthoPolyLine
uid 669,0
va (VaSet
vasetType 3
)
xt "51000,35000,54250,35000"
pts [
"51000,35000"
"54250,35000"
]
)
end &19
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 673,0
va (VaSet
)
xt "52000,34000,54000,35000"
st "WE1"
blo "52000,34800"
tm "WireNameMgr"
)
)
on &44
)
*124 (Wire
uid 676,0
shape (OrthoPolyLine
uid 677,0
va (VaSet
vasetType 3
)
xt "51000,45000,54250,45000"
pts [
"51000,45000"
"54250,45000"
]
)
end &31
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "52000,44000,54000,45000"
st "WE2"
blo "52000,44800"
tm "WireNameMgr"
)
)
on &43
)
*125 (Wire
uid 690,0
shape (OrthoPolyLine
uid 691,0
va (VaSet
vasetType 3
)
xt "51000,36000,54250,36000"
pts [
"54250,36000"
"51000,36000"
]
)
start &25
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 695,0
va (VaSet
)
xt "52000,35000,54100,36000"
st "Full1"
blo "52000,35800"
tm "WireNameMgr"
)
)
on &45
)
*126 (Wire
uid 700,0
shape (OrthoPolyLine
uid 701,0
va (VaSet
vasetType 3
)
xt "51000,46000,54250,46000"
pts [
"54250,46000"
"51000,46000"
]
)
start &37
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 705,0
va (VaSet
)
xt "52000,45000,54100,46000"
st "Full2"
blo "52000,45800"
tm "WireNameMgr"
)
)
on &46
)
*127 (Wire
uid 736,0
shape (OrthoPolyLine
uid 737,0
va (VaSet
vasetType 3
)
xt "35000,62000,37250,62000"
pts [
"35000,62000"
"37250,62000"
]
)
start &13
end &79
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "35000,61000,36300,62000"
st "clk"
blo "35000,61800"
tm "WireNameMgr"
)
)
on &12
)
*128 (Wire
uid 744,0
shape (OrthoPolyLine
uid 745,0
va (VaSet
vasetType 3
)
xt "35000,63000,37250,63000"
pts [
"35000,63000"
"37250,63000"
]
)
start &103
end &91
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "35000,62000,36300,63000"
st "rst"
blo "35000,62800"
tm "WireNameMgr"
)
)
on &16
)
*129 (Wire
uid 766,0
shape (OrthoPolyLine
uid 767,0
va (VaSet
vasetType 3
)
xt "63750,35000,68000,35000"
pts [
"63750,35000"
"68000,35000"
]
)
start &20
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "64000,34000,65900,35000"
st "RE1"
blo "64000,34800"
tm "WireNameMgr"
)
)
on &47
)
*130 (Wire
uid 776,0
shape (OrthoPolyLine
uid 777,0
va (VaSet
vasetType 3
)
xt "49750,57000,56000,57000"
pts [
"49750,57000"
"56000,57000"
]
)
start &90
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "51000,56000,52900,57000"
st "RE1"
blo "51000,56800"
tm "WireNameMgr"
)
)
on &47
)
*131 (Wire
uid 786,0
shape (OrthoPolyLine
uid 787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,44000,67000,44000"
pts [
"63750,44000"
"67000,44000"
]
)
start &35
end &49
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 789,0
va (VaSet
isHidden 1
)
xt "65750,43000,68350,44000"
st "RData"
blo "65750,43800"
tm "WireNameMgr"
)
)
on &48
)
*132 (Wire
uid 798,0
shape (OrthoPolyLine
uid 799,0
va (VaSet
vasetType 3
)
xt "63750,45000,67000,45000"
pts [
"63750,45000"
"67000,45000"
]
)
start &32
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 801,0
va (VaSet
isHidden 1
)
xt "65750,44000,67250,45000"
st "RE"
blo "65750,44800"
tm "WireNameMgr"
)
)
on &50
)
*133 (Wire
uid 822,0
shape (OrthoPolyLine
uid 823,0
va (VaSet
vasetType 3
)
xt "63750,36000,68000,36000"
pts [
"63750,36000"
"68000,36000"
]
)
start &24
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 827,0
va (VaSet
)
xt "64000,35000,66800,36000"
st "Empty1"
blo "64000,35800"
tm "WireNameMgr"
)
)
on &52
)
*134 (Wire
uid 842,0
shape (OrthoPolyLine
uid 843,0
va (VaSet
vasetType 3
)
xt "49750,60000,56000,60000"
pts [
"56000,60000"
"49750,60000"
]
)
end &87
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 849,0
va (VaSet
)
xt "51000,59000,53100,60000"
st "Full1"
blo "51000,59800"
tm "WireNameMgr"
)
)
on &45
)
*135 (Wire
uid 852,0
shape (OrthoPolyLine
uid 853,0
va (VaSet
vasetType 3
)
xt "49750,61000,56000,61000"
pts [
"56000,61000"
"49750,61000"
]
)
end &82
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 859,0
va (VaSet
)
xt "51000,60000,53800,61000"
st "Empty1"
blo "51000,60800"
tm "WireNameMgr"
)
)
on &52
)
*136 (Wire
uid 866,0
shape (OrthoPolyLine
uid 867,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,54000,37250,54000"
pts [
"36000,54000"
"37250,54000"
]
)
start &54
end &88
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 871,0
va (VaSet
isHidden 1
)
xt "36000,53000,37500,54000"
st "NA"
blo "36000,53800"
tm "WireNameMgr"
)
)
on &53
)
*137 (Wire
uid 880,0
shape (OrthoPolyLine
uid 881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,56000,37250,56000"
pts [
"36000,56000"
"37250,56000"
]
)
start &56
end &89
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
isHidden 1
)
xt "34000,55000,35600,56000"
st "NC"
blo "34000,55800"
tm "WireNameMgr"
)
)
on &55
)
*138 (Wire
uid 896,0
shape (OrthoPolyLine
uid 897,0
va (VaSet
vasetType 3
)
xt "49750,62000,56000,62000"
pts [
"56000,62000"
"49750,62000"
]
)
end &83
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 901,0
va (VaSet
)
xt "51000,61000,53800,62000"
st "Empty2"
blo "51000,61800"
tm "WireNameMgr"
)
)
on &57
)
*139 (Wire
uid 908,0
shape (OrthoPolyLine
uid 909,0
va (VaSet
vasetType 3
)
xt "49750,58000,55000,58000"
pts [
"49750,58000"
"55000,58000"
]
)
start &81
end &59
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 913,0
va (VaSet
)
xt "51000,57000,53300,58000"
st "DRdy"
blo "51000,57800"
tm "WireNameMgr"
)
)
on &58
)
*140 (Wire
uid 940,0
shape (OrthoPolyLine
uid 941,0
va (VaSet
vasetType 3
)
xt "36000,53000,37250,53000"
pts [
"36000,53000"
"37250,53000"
]
)
start &60
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 945,0
va (VaSet
isHidden 1
)
xt "36000,52000,37300,53000"
st "En"
blo "36000,52800"
tm "WireNameMgr"
)
)
on &61
)
*141 (Wire
uid 956,0
shape (OrthoPolyLine
uid 957,0
va (VaSet
vasetType 3
)
xt "49750,54000,56000,54000"
pts [
"49750,54000"
"56000,54000"
]
)
start &80
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 963,0
va (VaSet
)
xt "51000,53000,53500,54000"
st "CntEn"
blo "51000,53800"
tm "WireNameMgr"
)
)
on &62
)
*142 (Wire
uid 1115,0
shape (OrthoPolyLine
uid 1116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,55000,37250,55000"
pts [
"36000,55000"
"37250,55000"
]
)
start &63
end &98
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1120,0
va (VaSet
isHidden 1
)
xt "36000,54000,37500,55000"
st "NB"
blo "36000,54800"
tm "WireNameMgr"
)
)
on &64
)
*143 (Wire
uid 1163,0
shape (OrthoPolyLine
uid 1164,0
va (VaSet
vasetType 3
)
xt "30750,52000,37250,52000"
pts [
"30750,52000"
"37250,52000"
]
)
start &70
end &95
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1168,0
va (VaSet
)
xt "31000,51000,34600,52000"
st "TrigSeen"
blo "31000,51800"
tm "WireNameMgr"
)
)
on &76
)
*144 (Wire
uid 1171,0
shape (OrthoPolyLine
uid 1172,0
va (VaSet
vasetType 3
)
xt "18000,53000,37250,60000"
pts [
"37250,60000"
"18000,60000"
"18000,53000"
"21250,53000"
]
)
start &92
end &67
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1176,0
va (VaSet
)
xt "33000,59000,36300,60000"
st "TrigArm"
blo "33000,59800"
tm "WireNameMgr"
)
)
on &74
)
*145 (Wire
uid 1187,0
shape (OrthoPolyLine
uid 1188,0
va (VaSet
vasetType 3
)
xt "19000,54000,37250,59000"
pts [
"37250,59000"
"19000,59000"
"19000,54000"
"21250,54000"
]
)
start &94
end &68
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1192,0
va (VaSet
)
xt "33000,58000,36000,59000"
st "TrigOE"
blo "33000,58800"
tm "WireNameMgr"
)
)
on &75
)
*146 (Wire
uid 1195,0
shape (OrthoPolyLine
uid 1196,0
va (VaSet
vasetType 3
)
xt "20000,55000,37250,58000"
pts [
"37250,58000"
"20000,58000"
"20000,55000"
"21250,55000"
]
)
start &93
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1200,0
va (VaSet
)
xt "33000,57000,36000,58000"
st "TrigClr"
blo "33000,57800"
tm "WireNameMgr"
)
)
on &77
)
*147 (Wire
uid 2229,0
shape (OrthoPolyLine
uid 2230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,59000,55000,59000"
pts [
"49750,59000"
"55000,59000"
]
)
start &99
end &105
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2232,0
va (VaSet
isHidden 1
)
xt "51750,58000,55350,59000"
st "NSkipped"
blo "51750,58800"
tm "WireNameMgr"
)
)
on &104
)
*148 (Wire
uid 2340,0
shape (OrthoPolyLine
uid 2341,0
va (VaSet
vasetType 3
)
xt "63750,46000,68000,46000"
pts [
"63750,46000"
"68000,46000"
]
)
start &36
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2345,0
va (VaSet
)
xt "64000,45000,66800,46000"
st "Empty2"
blo "64000,45800"
tm "WireNameMgr"
)
)
on &57
)
*149 (Wire
uid 2428,0
shape (OrthoPolyLine
uid 2429,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,36000,36000,36000"
pts [
"32000,36000"
"36000,36000"
]
)
start &110
end &106
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2433,0
va (VaSet
isHidden 1
)
xt "31000,35000,33500,36000"
st "PMTs"
blo "31000,35800"
tm "WireNameMgr"
)
)
on &111
)
*150 (Wire
uid 2444,0
shape (OrthoPolyLine
uid 2445,0
va (VaSet
vasetType 3
)
xt "30000,37000,36000,37000"
pts [
"30000,37000"
"36000,37000"
]
)
end &106
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2451,0
va (VaSet
)
xt "31000,36000,34300,37000"
st "first_row"
blo "31000,36800"
tm "WireNameMgr"
)
)
on &41
)
*151 (Wire
uid 2452,0
shape (OrthoPolyLine
uid 2453,0
va (VaSet
vasetType 3
)
xt "30000,38000,36000,38000"
pts [
"30000,38000"
"36000,38000"
]
)
end &106
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2459,0
va (VaSet
)
xt "31000,37000,34100,38000"
st "first_col"
blo "31000,37800"
tm "WireNameMgr"
)
)
on &42
)
*152 (Wire
uid 2460,0
shape (OrthoPolyLine
uid 2461,0
va (VaSet
vasetType 3
)
xt "30000,39000,36000,39000"
pts [
"30000,39000"
"36000,39000"
]
)
end &106
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2467,0
va (VaSet
)
xt "31000,38000,33500,39000"
st "CntEn"
blo "31000,38800"
tm "WireNameMgr"
)
)
on &62
)
*153 (Wire
uid 2468,0
shape (OrthoPolyLine
uid 2469,0
va (VaSet
vasetType 3
)
xt "30000,40000,36000,40000"
pts [
"30000,40000"
"36000,40000"
]
)
end &106
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2475,0
va (VaSet
)
xt "31000,39000,32300,40000"
st "clk"
blo "31000,39800"
tm "WireNameMgr"
)
)
on &12
)
*154 (Wire
uid 2476,0
shape (OrthoPolyLine
uid 2477,0
va (VaSet
vasetType 3
)
xt "30000,41000,36000,41000"
pts [
"30000,41000"
"36000,41000"
]
)
end &106
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2483,0
va (VaSet
)
xt "31000,40000,32300,41000"
st "rst"
blo "31000,40800"
tm "WireNameMgr"
)
)
on &16
)
*155 (Wire
uid 2486,0
shape (OrthoPolyLine
uid 2487,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,32000,68000,34000"
pts [
"63750,34000"
"68000,34000"
"68000,32000"
"30000,32000"
"30000,34000"
"36000,34000"
]
)
start &23
end &106
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2493,0
va (VaSet
)
xt "64000,33000,67500,34000"
st "CtrData0"
blo "64000,33800"
tm "WireNameMgr"
)
)
on &112
)
*156 (Wire
uid 2500,0
optionalChildren [
*157 (BdJunction
uid 2514,0
ps "OnConnectorStrategy"
shape (Circle
uid 2515,0
va (VaSet
vasetType 1
)
xt "48600,38600,49400,39400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,34000,54250,39000"
pts [
"44000,39000"
"49000,39000"
"49000,34000"
"54250,34000"
]
)
start &106
end &18
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2507,0
va (VaSet
)
xt "45000,38000,48500,39000"
st "CtrData1"
blo "45000,38800"
tm "WireNameMgr"
)
)
on &113
)
*158 (Wire
uid 2510,0
shape (OrthoPolyLine
uid 2511,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,39000,54250,44000"
pts [
"49000,39000"
"49000,44000"
"54250,44000"
]
)
start &157
end &30
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2513,0
va (VaSet
)
xt "49250,43000,52750,44000"
st "CtrData1"
blo "49250,43800"
tm "WireNameMgr"
)
)
on &113
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *159 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*161 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*163 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*164 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*165 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*166 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*167 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*168 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,51,1281,937"
viewArea "-1458,-1458,112799,75039"
cachedDiagramExtent "0,0,98000,73000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 70
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2515,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*170 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*171 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*173 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*174 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*176 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*177 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*179 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*180 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*182 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*183 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*185 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*187 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*189 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,11600,27100,12600"
st "Diagram Signals:"
blo "20000,12400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 70,0
usingSuid 1
emptyRow *190 (LEmptyRow
)
uid 54,0
optionalChildren [
*191 (RefLabelRowHdr
)
*192 (TitleRowHdr
)
*193 (FilterRowHdr
)
*194 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*195 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*196 (GroupColHdr
tm "GroupColHdrMgr"
)
*197 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*198 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*199 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*200 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*201 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*202 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*203 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 8
suid 5,0
)
)
uid 217,0
)
*204 (LeafLogPort
port (LogicalPort
decl (Decl
n "Trigger"
t "std_logic"
o 7
suid 10,0
)
)
uid 346,0
)
*205 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 9
suid 14,0
)
)
uid 350,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "first_row"
t "std_logic"
o 29
suid 16,0
)
)
uid 624,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "first_col"
t "std_logic"
o 28
suid 17,0
)
)
uid 626,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WE2"
t "std_logic"
o 27
suid 24,0
)
)
uid 708,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WE1"
t "std_logic"
o 26
suid 25,0
)
)
uid 710,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Full1"
t "std_logic"
o 18
suid 27,0
)
)
uid 712,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Full2"
t "std_logic"
o 19
suid 29,0
)
)
uid 714,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RE1"
t "std_logic"
o 20
suid 35,0
)
)
uid 830,0
)
*213 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
o 12
suid 37,0
)
)
uid 832,0
)
*214 (LeafLogPort
port (LogicalPort
decl (Decl
n "RE"
t "std_logic"
o 6
suid 38,0
)
)
uid 834,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Empty1"
t "std_logic"
o 16
suid 40,0
)
)
uid 838,0
)
*216 (LeafLogPort
port (LogicalPort
decl (Decl
n "NA"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 43,0
)
)
uid 892,0
)
*217 (LeafLogPort
port (LogicalPort
decl (Decl
n "NC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 44,0
)
)
uid 894,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Empty2"
t "std_logic"
o 17
suid 45,0
)
)
uid 920,0
)
*219 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DRdy"
t "std_logic"
o 10
suid 46,0
)
)
uid 922,0
)
*220 (LeafLogPort
port (LogicalPort
decl (Decl
n "En"
t "std_logic"
o 1
suid 49,0
)
)
uid 964,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CntEn"
t "std_logic"
o 15
suid 50,0
)
)
uid 966,0
)
*222 (LeafLogPort
port (LogicalPort
decl (Decl
n "NB"
t "std_logic_vector"
b "(FIFO_ADDR_WIDTH-1 DOWNTO 0)"
o 3
suid 53,0
)
)
uid 1129,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TrigArm"
t "std_logic"
o 22
suid 59,0
)
)
uid 1209,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TrigOE"
t "std_logic"
o 24
suid 60,0
)
)
uid 1211,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TrigSeen"
t "std_logic"
o 25
suid 61,0
)
)
uid 1213,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TrigClr"
t "std_logic"
o 23
suid 62,0
)
)
uid 1215,0
)
*227 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NSkipped"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 64,0
)
)
uid 2239,0
)
*228 (LeafLogPort
port (LogicalPort
decl (Decl
n "PMTs"
t "std_logic_vector"
b "(N_CHANNELS-1 DOWNTO 0)"
o 30
suid 67,0
)
)
uid 2442,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CtrData0"
t "std_logic_vector"
b "(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
o 31
suid 69,0
)
)
uid 2496,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CtrData1"
t "std_logic_vector"
b "(N_CHANNELS*CTR_WIDTH-1 DOWNTO 0)"
o 32
suid 70,0
)
)
uid 2498,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*231 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *232 (MRCItem
litem &190
pos 28
dimension 20
)
uid 69,0
optionalChildren [
*233 (MRCItem
litem &191
pos 0
dimension 20
uid 70,0
)
*234 (MRCItem
litem &192
pos 1
dimension 23
uid 71,0
)
*235 (MRCItem
litem &193
pos 2
hidden 1
dimension 20
uid 72,0
)
*236 (MRCItem
litem &203
pos 0
dimension 20
uid 218,0
)
*237 (MRCItem
litem &204
pos 4
dimension 20
uid 347,0
)
*238 (MRCItem
litem &205
pos 8
dimension 20
uid 351,0
)
*239 (MRCItem
litem &206
pos 13
dimension 20
uid 625,0
)
*240 (MRCItem
litem &207
pos 14
dimension 20
uid 627,0
)
*241 (MRCItem
litem &208
pos 15
dimension 20
uid 709,0
)
*242 (MRCItem
litem &209
pos 16
dimension 20
uid 711,0
)
*243 (MRCItem
litem &210
pos 17
dimension 20
uid 713,0
)
*244 (MRCItem
litem &211
pos 18
dimension 20
uid 715,0
)
*245 (MRCItem
litem &212
pos 12
dimension 20
uid 831,0
)
*246 (MRCItem
litem &213
pos 26
dimension 20
uid 833,0
)
*247 (MRCItem
litem &214
pos 3
dimension 20
uid 835,0
)
*248 (MRCItem
litem &215
pos 11
dimension 20
uid 839,0
)
*249 (MRCItem
litem &216
pos 6
dimension 20
uid 893,0
)
*250 (MRCItem
litem &217
pos 5
dimension 20
uid 895,0
)
*251 (MRCItem
litem &218
pos 10
dimension 20
uid 921,0
)
*252 (MRCItem
litem &219
pos 27
dimension 20
uid 923,0
)
*253 (MRCItem
litem &220
pos 1
dimension 20
uid 965,0
)
*254 (MRCItem
litem &221
pos 9
dimension 20
uid 967,0
)
*255 (MRCItem
litem &222
pos 7
dimension 20
uid 1130,0
)
*256 (MRCItem
litem &223
pos 19
dimension 20
uid 1210,0
)
*257 (MRCItem
litem &224
pos 20
dimension 20
uid 1212,0
)
*258 (MRCItem
litem &225
pos 21
dimension 20
uid 1214,0
)
*259 (MRCItem
litem &226
pos 22
dimension 20
uid 1216,0
)
*260 (MRCItem
litem &227
pos 25
dimension 20
uid 2240,0
)
*261 (MRCItem
litem &228
pos 2
dimension 20
uid 2443,0
)
*262 (MRCItem
litem &229
pos 23
dimension 20
uid 2497,0
)
*263 (MRCItem
litem &230
pos 24
dimension 20
uid 2499,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*264 (MRCItem
litem &194
pos 0
dimension 20
uid 74,0
)
*265 (MRCItem
litem &196
pos 1
dimension 50
uid 75,0
)
*266 (MRCItem
litem &197
pos 2
dimension 100
uid 76,0
)
*267 (MRCItem
litem &198
pos 3
dimension 50
uid 77,0
)
*268 (MRCItem
litem &199
pos 4
dimension 100
uid 78,0
)
*269 (MRCItem
litem &200
pos 5
dimension 185
uid 79,0
)
*270 (MRCItem
litem &201
pos 6
dimension 50
uid 80,0
)
*271 (MRCItem
litem &202
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *272 (LEmptyRow
)
uid 83,0
optionalChildren [
*273 (RefLabelRowHdr
)
*274 (TitleRowHdr
)
*275 (FilterRowHdr
)
*276 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*277 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*278 (GroupColHdr
tm "GroupColHdrMgr"
)
*279 (NameColHdr
tm "GenericNameColHdrMgr"
)
*280 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*281 (InitColHdr
tm "GenericValueColHdrMgr"
)
*282 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*283 (EolColHdr
tm "GenericEolColHdrMgr"
)
*284 (LogGeneric
generic (GiElement
name "CTR_WIDTH"
type "integer range 32 downto 1"
value "16"
)
uid 860,0
)
*285 (LogGeneric
generic (GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 4"
value "9"
)
uid 862,0
)
*286 (LogGeneric
generic (GiElement
name "N_CHANNELS"
type "integer range 4 downto 1"
value "1"
)
uid 2424,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*287 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *288 (MRCItem
litem &272
pos 3
dimension 20
)
uid 97,0
optionalChildren [
*289 (MRCItem
litem &273
pos 0
dimension 20
uid 98,0
)
*290 (MRCItem
litem &274
pos 1
dimension 23
uid 99,0
)
*291 (MRCItem
litem &275
pos 2
hidden 1
dimension 20
uid 100,0
)
*292 (MRCItem
litem &284
pos 1
dimension 20
uid 861,0
)
*293 (MRCItem
litem &285
pos 2
dimension 20
uid 863,0
)
*294 (MRCItem
litem &286
pos 0
dimension 20
uid 2425,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*295 (MRCItem
litem &276
pos 0
dimension 20
uid 102,0
)
*296 (MRCItem
litem &278
pos 1
dimension 50
uid 103,0
)
*297 (MRCItem
litem &279
pos 2
dimension 100
uid 104,0
)
*298 (MRCItem
litem &280
pos 3
dimension 165
uid 105,0
)
*299 (MRCItem
litem &281
pos 4
dimension 50
uid 106,0
)
*300 (MRCItem
litem &282
pos 5
dimension 50
uid 107,0
)
*301 (MRCItem
litem &283
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
