{
  "comments": [
    {
      "key": {
        "uuid": "afaed438_9903df6f",
        "filename": "src/Reactor/LLVMReactor.cpp",
        "patchSetId": 4
      },
      "lineNbr": 1577,
      "author": {
        "id": 7183
      },
      "writtenOn": "2020-02-14T16:42:39Z",
      "side": 1,
      "message": "Is this right? I thought it was the natural register width.",
      "range": {
        "startLine": 1577,
        "startChar": 23,
        "endLine": 1577,
        "endChar": 33
      },
      "revId": "e35aa220e3fc68a473f88c0bee022be83181396e",
      "serverId": "aea13c4a-0b89-3eca-aee9-e193b1b77aa4",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "ff6de981_7833ad40",
        "filename": "src/Reactor/LLVMReactor.cpp",
        "patchSetId": 4
      },
      "lineNbr": 1577,
      "author": {
        "id": 9669
      },
      "writtenOn": "2020-02-14T19:25:41Z",
      "side": 1,
      "message": "Yeah, so ints are 32 bit on both x86 (32 bit) and x64. Reactor assumes Int is int32_t, so this *should* be okay.",
      "parentUuid": "afaed438_9903df6f",
      "range": {
        "startLine": 1577,
        "startChar": 23,
        "endLine": 1577,
        "endChar": 33
      },
      "revId": "e35aa220e3fc68a473f88c0bee022be83181396e",
      "serverId": "aea13c4a-0b89-3eca-aee9-e193b1b77aa4",
      "unresolved": true
    }
  ]
}