`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_6 (
      1,
      id_5
  );
  id_7 id_8 (
      .id_4(id_5),
      .id_6(id_4),
      .id_5(id_2),
      .id_1(id_3),
      .id_1(id_4),
      .id_6(id_5)
  );
  id_9 id_10 (
      .id_5(id_1),
      .id_3(id_2),
      .id_6(id_2)
  );
endmodule
