<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1864115.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1864115.v</a>
defines: 
time_elapsed: 1.032s
ram usage: 42912 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpi82i7d5t/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1864115.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1864115.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1864115.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1864115.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1864115.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1864115.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1864115.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1864115.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:27
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:28, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:29
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:30
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:31
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:32
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1864115.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1864115.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:8
    |vpiStmt:
    \_begin: , id:9, line:17
      |vpiFullName:work@top
      |vpiStmt:
      \_sys_func_call: ($monitor), id:10, line:18
        |vpiName:$monitor
        |vpiArgument:
        \_ref_obj: (result), id:11, line:18
          |vpiName:result
        |vpiArgument:
        \_ref_obj: (bits), id:12, line:18
          |vpiName:bits
        |vpiArgument:
        \_ref_obj: (in), id:13, line:18
          |vpiName:in
      |vpiStmt:
      \_assignment: , id:16, line:20
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (in), id:14, line:20
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiRhs:
        \_constant: , id:15, line:20
          |vpiConstType:2
          |REAL:0.000000
      |vpiStmt:
      \_delay_control: , id:17, line:21
        |#1
        |vpiStmt:
        \_assignment: , id:20, line:21
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (in), id:18, line:21
            |vpiName:in
            |vpiFullName:work@top.in
          |vpiRhs:
          \_constant: , id:19, line:21
            |vpiConstType:2
            |REAL:2.000000
  |vpiContAssign:
  \_cont_assign: , id:3, line:6
    |vpiRhs:
    \_sys_func_call: ($realtobits), id:1, line:6
      |vpiName:$realtobits
      |vpiArgument:
      \_ref_obj: (in), id:2, line:6
        |vpiName:in
    |vpiLhs:
    \_ref_obj: (bits), id:0, line:6
      |vpiName:bits
      |vpiFullName:work@top.bits
      |vpiActual:
      \_logic_net: (bits), id:35, line:3
        |vpiName:bits
        |vpiFullName:work@top.bits
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:7, line:15
    |vpiRhs:
    \_sys_func_call: ($bitstoreal), id:5, line:15
      |vpiName:$bitstoreal
      |vpiArgument:
      \_ref_obj: (bits), id:6, line:15
        |vpiName:bits
    |vpiLhs:
    \_ref_obj: (result), id:4, line:15
      |vpiName:result
      |vpiFullName:work@top.result
      |vpiActual:
      \_logic_net: (result), id:34, line:2
        |vpiName:result
        |vpiFullName:work@top.result
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (result), id:34, line:2
  |vpiNet:
  \_logic_net: (bits), id:35, line:3
  |vpiNet:
  \_logic_net: (in), id:36, line:4
    |vpiName:in
    |vpiFullName:work@top.in
|uhdmtopModules:
\_module: work@top (work@top), id:37, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1864115.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1864115.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (result), id:21, line:2, parent:work@top
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (bits), id:25, line:3, parent:work@top
    |vpiName:bits
    |vpiFullName:work@top.bits
    |vpiNetType:1
    |vpiRange:
    \_range: , id:24
      |vpiLeftRange:
      \_constant: , id:22
        |INT:63
      |vpiRightRange:
      \_constant: , id:23
        |INT:0
  |vpiNet:
  \_logic_net: (in), id:26, line:4, parent:work@top
    |vpiName:in
    |vpiFullName:work@top.in

Object: work_top of type 32 @ 1
Object:  of type 8 @ 6
Object: $realtobits of type 56 @ 6
Object: in of type 608 @ 6
%Error: 	! Encountered unhandled SysFuncCall: $realtobits
Object: bits of type 608 @ 6
Object:  of type 8 @ 15
Object: $bitstoreal of type 56 @ 15
Object: bits of type 608 @ 15
%Error: 	! Encountered unhandled SysFuncCall: $bitstoreal
Object: result of type 608 @ 15
Object:  of type 24 @ 0
Object: work_top of type 4 @ 17
Object: $monitor of type 56 @ 18
Object: result of type 608 @ 18
Object: bits of type 608 @ 18
Object: in of type 608 @ 18
%Error: 	! Encountered unhandled SysFuncCall: $monitor
Object:  of type 3 @ 20
Object:  of type 7 @ 20
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>