--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top_1553.twx top_1553.ncd -o top_1553.twr top_1553.pcf
-ucf top_1553.ucf

Design file:              top_1553.ncd
Physical constraint file: top_1553.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_fxclk = PERIOD TIMEGRP "fxclk" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_fxclk = PERIOD TIMEGRP "fxclk" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.843ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKIN)
  Physical resource: clock_generation/dcm_sp_inst/CLKIN
  Logical resource: clock_generation/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generation/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.843ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: clock_generation/dcm_sp_inst/CLK2X
  Logical resource: clock_generation/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clock_generation/clk2x
--------------------------------------------------------------------------------
Slack: 25.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generation/dcm_sp_inst/CLKIN
  Logical resource: clock_generation/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generation/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generation_clk2x = PERIOD TIMEGRP 
"clock_generation_clk2x" ts_fxclk         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.784ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_tx_data_delay_13 (SLICE_X14Y30.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_encoder/tx_data (FF)
  Destination:          Mshreg_tx_data_delay_13 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.972ns (Levels of Logic = 0)
  Clock Path Skew:      -0.372ns (1.829 - 2.201)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u1_encoder/tx_data to Mshreg_tx_data_delay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.430   u1_encoder/tx_data
                                                       u1_encoder/tx_data
    SLICE_X14Y30.DI      net (fanout=2)        3.486   u1_encoder/tx_data
    SLICE_X14Y30.CLK     Tds                   0.056   tx_data_delay_131
                                                       Mshreg_tx_data_delay_13
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (0.486ns logic, 3.486ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_dval_delay_13 (SLICE_X14Y30.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_encoder/tx_dval (FF)
  Destination:          Mshreg_dval_delay_13 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.377ns (Levels of Logic = 0)
  Clock Path Skew:      -0.372ns (1.829 - 2.201)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u1_encoder/tx_dval to Mshreg_dval_delay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DMUX    Tshcko                0.518   u1_encoder/tx_data
                                                       u1_encoder/tx_dval
    SLICE_X14Y30.CI      net (fanout=2)        1.772   u1_encoder/tx_dval
    SLICE_X14Y30.CLK     Tds                   0.087   tx_data_delay_131
                                                       Mshreg_dval_delay_13
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (0.605ns logic, 1.772ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_tx_data_delay_n_13 (SLICE_X14Y30.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_encoder/tx_data_n (FF)
  Destination:          Mshreg_tx_data_delay_n_13 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.119ns (Levels of Logic = 0)
  Clock Path Skew:      -0.374ns (1.829 - 2.203)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u1_encoder/tx_data_n to Mshreg_tx_data_delay_n_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.476   u1_encoder/tx_data_n
                                                       u1_encoder/tx_data_n
    SLICE_X14Y30.BI      net (fanout=1)        1.585   u1_encoder/tx_data_n
    SLICE_X14Y30.CLK     Tds                   0.058   tx_data_delay_131
                                                       Mshreg_tx_data_delay_n_13
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.534ns logic, 1.585ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generation_clk2x = PERIOD TIMEGRP "clock_generation_clk2x" ts_fxclk
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mshreg_tx_data_delay_n_13 (SLICE_X14Y30.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_encoder/tx_data_n (FF)
  Destination:          Mshreg_tx_data_delay_n_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (0.960 - 0.739)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u1_encoder/tx_data_n to Mshreg_tx_data_delay_n_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.200   u1_encoder/tx_data_n
                                                       u1_encoder/tx_data_n
    SLICE_X14Y30.BI      net (fanout=1)        0.785   u1_encoder/tx_data_n
    SLICE_X14Y30.CLK     Tdh         (-Th)    -0.029   tx_data_delay_131
                                                       Mshreg_tx_data_delay_n_13
    -------------------------------------------------  ---------------------------
    Total                                      1.014ns (0.229ns logic, 0.785ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point reset_slow_4_shift4 (SLICE_X20Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow_4_shift3 (FF)
  Destination:          reset_slow_4_shift4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 20.833ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_slow_4_shift3 to reset_slow_4_shift4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.CQ      Tcko                  0.200   reset_slow_4_shift4
                                                       reset_slow_4_shift3
    SLICE_X20Y24.DX      net (fanout=1)        0.137   reset_slow_4_shift3
    SLICE_X20Y24.CLK     Tckdi       (-Th)    -0.048   reset_slow_4_shift4
                                                       reset_slow_4_shift4
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point reset_slow_4_shift6 (SLICE_X20Y24.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow_4_shift5 (FF)
  Destination:          reset_slow_4_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 20.833ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_slow_4_shift5 to reset_slow_4_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AMUX    Tshcko                0.238   reset_slow_4_shift4
                                                       reset_slow_4_shift5
    SLICE_X20Y24.B4      net (fanout=1)        0.124   reset_slow_4_shift5
    SLICE_X20Y24.CLK     Tah         (-Th)    -0.121   reset_slow_4_shift4
                                                       reset_slow_4_shift5_rt
                                                       reset_slow_4_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.359ns logic, 0.124ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generation_clk2x = PERIOD TIMEGRP "clock_generation_clk2x" ts_fxclk
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkf_buf/I0
  Logical resource: clock_generation/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clock_generation/clk2x
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkout3_buf/I0
  Logical resource: clock_generation/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_generation/clk2x
--------------------------------------------------------------------------------
Slack: 19.434ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: tx_data_delay_131/CLK
  Logical resource: Mshreg_tx_data_delay_n_13/CLK
  Location pin: SLICE_X14Y30.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generation_clkfx = PERIOD TIMEGRP 
"clock_generation_clkfx" ts_fxclk *         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 775 paths analyzed, 378 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  82.716ns.
--------------------------------------------------------------------------------

Paths for end point reset_slow_shift44 (SLICE_X29Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          reset_slow_shift44 (FF)
  Requirement:          20.834ns
  Data Path Delay:      12.453ns (Levels of Logic = 0)
  Clock Path Skew:      -0.353ns (1.841 - 2.194)
  Source Clock:         sys_clk rising at 104.166ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: reset_slow to reset_slow_shift44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DMUX    Tshcko                0.535   reset_slow_4
                                                       reset_slow
    SLICE_X29Y25.SR      net (fanout=52)      11.593   reset_slow
    SLICE_X29Y25.CLK     Trck                  0.325   reset_slow_shift44
                                                       reset_slow_shift44
    -------------------------------------------------  ---------------------------
    Total                                     12.453ns (0.860ns logic, 11.593ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point reset_slow_shift43 (SLICE_X29Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          reset_slow_shift43 (FF)
  Requirement:          20.834ns
  Data Path Delay:      12.423ns (Levels of Logic = 0)
  Clock Path Skew:      -0.353ns (1.841 - 2.194)
  Source Clock:         sys_clk rising at 104.166ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: reset_slow to reset_slow_shift43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DMUX    Tshcko                0.535   reset_slow_4
                                                       reset_slow
    SLICE_X29Y25.SR      net (fanout=52)      11.593   reset_slow
    SLICE_X29Y25.CLK     Trck                  0.295   reset_slow_shift44
                                                       reset_slow_shift43
    -------------------------------------------------  ---------------------------
    Total                                     12.423ns (0.830ns logic, 11.593ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point reset_slow_shift42 (SLICE_X29Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          reset_slow_shift42 (FF)
  Requirement:          20.834ns
  Data Path Delay:      12.398ns (Levels of Logic = 0)
  Clock Path Skew:      -0.353ns (1.841 - 2.194)
  Source Clock:         sys_clk rising at 104.166ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: reset_slow to reset_slow_shift42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DMUX    Tshcko                0.535   reset_slow_4
                                                       reset_slow
    SLICE_X29Y25.SR      net (fanout=52)      11.593   reset_slow
    SLICE_X29Y25.CLK     Trck                  0.270   reset_slow_shift44
                                                       reset_slow_shift42
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (0.805ns logic, 11.593ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generation_clkfx = PERIOD TIMEGRP "clock_generation_clkfx" ts_fxclk *
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_core/subaddress_1 (SLICE_X10Y40.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_encoder/dwcnt_3 (FF)
  Destination:          u1_core/subaddress_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.228ns (0.958 - 0.730)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 0.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u1_encoder/dwcnt_3 to u1_core/subaddress_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.DQ      Tcko                  0.200   u1_encoder/dwcnt<3>
                                                       u1_encoder/dwcnt_3
    SLICE_X10Y40.B1      net (fanout=17)       0.830   u1_encoder/dwcnt<3>
    SLICE_X10Y40.CLK     Tah         (-Th)    -0.197   u1_core/subaddress<3>
                                                       u1_core/Mmux_subaddress[0]_GND_19_o_mux_39_OUT41
                                                       u1_core/subaddress_1
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.397ns logic, 0.830ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_core/subaddress_3 (SLICE_X10Y40.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_encoder/dwcnt_0 (FF)
  Destination:          u1_core/subaddress_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.228ns (0.958 - 0.730)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 0.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u1_encoder/dwcnt_0 to u1_core/subaddress_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.198   u1_encoder/dwcnt<1>
                                                       u1_encoder/dwcnt_0
    SLICE_X10Y40.D2      net (fanout=19)       0.835   u1_encoder/dwcnt<0>
    SLICE_X10Y40.CLK     Tah         (-Th)    -0.197   u1_core/subaddress<3>
                                                       u1_core/Mmux_subaddress[0]_GND_19_o_mux_39_OUT21
                                                       u1_core/subaddress_3
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.395ns logic, 0.835ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_core/subaddress_4 (SLICE_X12Y38.AX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_encoder/dwcnt_3 (FF)
  Destination:          u1_core/subaddress_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.225ns (0.955 - 0.730)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 0.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u1_encoder/dwcnt_3 to u1_core/subaddress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.DQ      Tcko                  0.200   u1_encoder/dwcnt<3>
                                                       u1_encoder/dwcnt_3
    SLICE_X16Y34.A2      net (fanout=17)       0.398   u1_encoder/dwcnt<3>
    SLICE_X16Y34.A       Tilo                  0.142   u1_encoder/dwcnt<3>
                                                       u1_core/rtaddress[0]_GND_19_o_mux_32_OUT<0>1
    SLICE_X12Y38.AX      net (fanout=2)        0.481   u1_core/rtaddress[0]_GND_19_o_mux_32_OUT<0>
    SLICE_X12Y38.CLK     Tckdi       (-Th)    -0.048   u1_core/subaddress<4>
                                                       u1_core/subaddress_4
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.390ns logic, 0.879ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_encoder/dwcnt_0 (FF)
  Destination:          u1_core/subaddress_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.225ns (0.955 - 0.730)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 0.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u1_encoder/dwcnt_0 to u1_core/subaddress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.198   u1_encoder/dwcnt<1>
                                                       u1_encoder/dwcnt_0
    SLICE_X16Y34.A5      net (fanout=19)       0.433   u1_encoder/dwcnt<0>
    SLICE_X16Y34.A       Tilo                  0.142   u1_encoder/dwcnt<3>
                                                       u1_core/rtaddress[0]_GND_19_o_mux_32_OUT<0>1
    SLICE_X12Y38.AX      net (fanout=2)        0.481   u1_core/rtaddress[0]_GND_19_o_mux_32_OUT<0>
    SLICE_X12Y38.CLK     Tckdi       (-Th)    -0.048   u1_core/subaddress<4>
                                                       u1_core/subaddress_4
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.388ns logic, 0.914ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_encoder/dwcnt_5 (FF)
  Destination:          u1_core/subaddress_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.221ns (0.955 - 0.734)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 0.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u1_encoder/dwcnt_5 to u1_core/subaddress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.234   u1_encoder/dwcnt<4>
                                                       u1_encoder/dwcnt_5
    SLICE_X16Y34.A6      net (fanout=15)       0.510   u1_encoder/dwcnt<5>
    SLICE_X16Y34.A       Tilo                  0.142   u1_encoder/dwcnt<3>
                                                       u1_core/rtaddress[0]_GND_19_o_mux_32_OUT<0>1
    SLICE_X12Y38.AX      net (fanout=2)        0.481   u1_core/rtaddress[0]_GND_19_o_mux_32_OUT<0>
    SLICE_X12Y38.CLK     Tckdi       (-Th)    -0.048   u1_core/subaddress<4>
                                                       u1_core/subaddress_4
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.424ns logic, 0.991ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generation_clkfx = PERIOD TIMEGRP "clock_generation_clkfx" ts_fxclk *
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 122.334ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkout2_buf/I0
  Logical resource: clock_generation/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clock_generation/clkfx
--------------------------------------------------------------------------------
Slack: 123.601ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: u1_core/data_sftreg_out_151/CLK
  Logical resource: u1_core/Mshreg_data_sftreg_out_15/CLK
  Location pin: SLICE_X18Y25.CLK
  Clock network: dec_clk
--------------------------------------------------------------------------------
Slack: 123.601ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: u1_core/data_sftreg_out_n_151/CLK
  Logical resource: u1_core/Mshreg_data_sftreg_out_n_15_1/CLK
  Location pin: SLICE_X30Y17.CLK
  Clock network: dec_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generation_clkdv = PERIOD TIMEGRP 
"clock_generation_clkdv" ts_fxclk /         24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 615 paths analyzed, 245 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 117.428ns.
--------------------------------------------------------------------------------

Paths for end point filtermatch_dd (SLICE_X7Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          filtermatch_dd (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.117ns (Levels of Logic = 0)
  Clock Path Skew:      -0.336ns (1.858 - 2.194)
  Source Clock:         sys_clk rising at 479.166ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: reset_slow to filtermatch_dd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DMUX    Tshcko                0.535   reset_slow_4
                                                       reset_slow
    SLICE_X7Y46.SR       net (fanout=52)       3.257   reset_slow
    SLICE_X7Y46.CLK      Trck                  0.325   filtermatch_dd
                                                       filtermatch_dd
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (0.860ns logic, 3.257ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point filtermatch_d (SLICE_X6Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          filtermatch_d (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.013ns (Levels of Logic = 0)
  Clock Path Skew:      -0.336ns (1.858 - 2.194)
  Source Clock:         sys_clk rising at 479.166ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: reset_slow to filtermatch_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DMUX    Tshcko                0.535   reset_slow_4
                                                       reset_slow
    SLICE_X6Y46.SR       net (fanout=52)       3.257   reset_slow
    SLICE_X6Y46.CLK      Trck                  0.221   filtermatch_d
                                                       filtermatch_d
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (0.756ns logic, 3.257ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point filtermatch_ddd (SLICE_X6Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          filtermatch_ddd (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.971ns (Levels of Logic = 0)
  Clock Path Skew:      -0.336ns (1.858 - 2.194)
  Source Clock:         sys_clk rising at 479.166ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: reset_slow to filtermatch_ddd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DMUX    Tshcko                0.535   reset_slow_4
                                                       reset_slow
    SLICE_X6Y46.SR       net (fanout=52)       3.257   reset_slow
    SLICE_X6Y46.CLK      Trck                  0.179   filtermatch_d
                                                       filtermatch_ddd
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (0.714ns logic, 3.257ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generation_clkdv = PERIOD TIMEGRP "clock_generation_clkdv" ts_fxclk /
        24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point filtermatch (SLICE_X11Y38.C4), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_core/subaddress_0 (FF)
  Destination:          filtermatch (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.220ns (Levels of Logic = 2)
  Clock Path Skew:      0.227ns (0.960 - 0.733)
  Source Clock:         dec_clk rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u1_core/subaddress_0 to filtermatch
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y40.AQ      Tcko                  0.234   u1_core/subaddress<3>
                                                       u1_core/subaddress_0
    SLICE_X11Y40.A1      net (fanout=1)        0.381   u1_core/subaddress<0>
    SLICE_X11Y40.A       Tilo                  0.156   debug_out_6_OBUF
                                                       _n0151_inv121
    SLICE_X11Y38.C4      net (fanout=2)        0.234   debug_out_6_OBUF
    SLICE_X11Y38.CLK     Tah         (-Th)    -0.215   filtermatch
                                                       filtermatch_rstpot
                                                       filtermatch
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (0.605ns logic, 0.615ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_core/subaddress_1 (FF)
  Destination:          filtermatch (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.821ns (Levels of Logic = 2)
  Clock Path Skew:      0.227ns (0.960 - 0.733)
  Source Clock:         dec_clk rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u1_core/subaddress_1 to filtermatch
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y40.BQ      Tcko                  0.234   u1_core/subaddress<3>
                                                       u1_core/subaddress_1
    SLICE_X11Y40.A6      net (fanout=2)        0.982   u1_core/subaddress<1>
    SLICE_X11Y40.A       Tilo                  0.156   debug_out_6_OBUF
                                                       _n0151_inv121
    SLICE_X11Y38.C4      net (fanout=2)        0.234   debug_out_6_OBUF
    SLICE_X11Y38.CLK     Tah         (-Th)    -0.215   filtermatch
                                                       filtermatch_rstpot
                                                       filtermatch
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (0.605ns logic, 1.216ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_core/subaddress_2 (FF)
  Destination:          filtermatch (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.014ns (Levels of Logic = 2)
  Clock Path Skew:      0.227ns (0.960 - 0.733)
  Source Clock:         dec_clk rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u1_core/subaddress_2 to filtermatch
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y40.CQ      Tcko                  0.234   u1_core/subaddress<3>
                                                       u1_core/subaddress_2
    SLICE_X11Y40.A4      net (fanout=2)        1.175   u1_core/subaddress<2>
    SLICE_X11Y40.A       Tilo                  0.156   debug_out_6_OBUF
                                                       _n0151_inv121
    SLICE_X11Y38.C4      net (fanout=2)        0.234   debug_out_6_OBUF
    SLICE_X11Y38.CLK     Tah         (-Th)    -0.215   filtermatch
                                                       filtermatch_rstpot
                                                       filtermatch
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.605ns logic, 1.409ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point txdval_d (SLICE_X27Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dval_delay_13 (FF)
  Destination:          txdval_d (FF)
  Requirement:          -0.001ns
  Data Path Delay:      0.717ns (Levels of Logic = 0)
  Clock Path Skew:      0.238ns (0.963 - 0.725)
  Source Clock:         sys_clk rising at 499.999ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: dval_delay_13 to txdval_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.AQ      Tcko                  0.198   tx_data_delay_n<13>
                                                       dval_delay_13
    SLICE_X27Y24.BX      net (fanout=3)        0.460   dval_delay<13>
    SLICE_X27Y24.CLK     Tckdi       (-Th)    -0.059   txdval_d
                                                       txdval_d
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.257ns logic, 0.460ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point txdval_ddd (SLICE_X27Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow (FF)
  Destination:          txdval_ddd (FF)
  Requirement:          -0.001ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.233ns (0.963 - 0.730)
  Source Clock:         sys_clk rising at 499.999ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: reset_slow to txdval_ddd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DMUX    Tshcko                0.238   reset_slow_4
                                                       reset_slow
    SLICE_X27Y24.SR      net (fanout=52)       0.448   reset_slow
    SLICE_X27Y24.CLK     Tremck      (-Th)    -0.139   txdval_d
                                                       txdval_ddd
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.377ns logic, 0.448ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generation_clkdv = PERIOD TIMEGRP "clock_generation_clkdv" ts_fxclk /
        24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 497.334ns (period - min period limit)
  Period: 500.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkout1_buf/I0
  Logical resource: clock_generation/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clock_generation/clkdv
--------------------------------------------------------------------------------
Slack: 499.520ns (period - min period limit)
  Period: 500.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: filtermatch_d/CLK
  Logical resource: filtermatch_ddd/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: enc_clk
--------------------------------------------------------------------------------
Slack: 499.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 500.000ns
  High pulse: 250.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: filtermatch_d/SR
  Logical resource: filtermatch_ddd/SR
  Location pin: SLICE_X6Y46.SR
  Clock network: reset_slow
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for ts_fxclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|ts_fxclk                       |     20.833ns|     16.000ns|     13.786ns|            0|            0|            0|         1468|
| TS_clock_generation_clk2x     |     20.833ns|      4.784ns|          N/A|            0|            0|           78|            0|
| TS_clock_generation_clkfx     |    125.000ns|     82.716ns|          N/A|            0|            0|          775|            0|
| TS_clock_generation_clkdv     |    500.000ns|    117.428ns|          N/A|            0|            0|          615|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.786|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1468 paths, 0 nets, and 781 connections

Design statistics:
   Minimum period: 117.428ns{1}   (Maximum frequency:   8.516MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 08 12:27:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 251 MB



