<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>circuitgraph.parsing.fast_verilog API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>circuitgraph.parsing.fast_verilog</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import re
from string import digits
import random
from collections import defaultdict

import networkx as nx

from circuitgraph import Circuit
from circuitgraph.parsing import addable_types


def fast_parse_verilog_netlist(netlist, blackboxes):
    &#34;&#34;&#34;
    A fast version of `parse_verilog_netlist` that can speed up parsing on
    very large netlists by making a handful of assumptions. It is much
    safer to use `parse_verilog_netlist`. This function should only be used
    if necessary.

    The input netlist must conform to the following rules:
        - Only one module definition is present
        - There are no comments
        - Assign statements must have a single net as the LHS, and the RHS
          must be a constant
        - The only constants that may be used are `1&#39;b0` and `1&#39;b1` (or h/d)
        - Primitive gates can only have one output
        - Instantiations must be named.
        - Only one instantation per line (e.g. `buf b1(a, b) b2(c, d);` is
          not allowed)
        - No expressions (e.g. `buf (a, b &amp; c);` is not allowed)
        - No escaped identifiers

    The code does not overtly check that these rules are satisfied, and if
    they are not this function may still return a malformed Circuit object.
    It is up to the caller of the function to assure that these rules are
    followed.

    If an output is undriven, a driver for the output will still be added to
    the circuit, which is a discrepancy with `parse_verilog_netlist` (in which
    no output drive will be added).

    Note that thorough error checking that is done in `parse_verilog_netlist`
    is skipped in this function (e.g. checking if nets are declared as wires,
    checking if the portlist matches the input/output declarations, etc.).

    Note also that wires that are declared but not used will not be added to
    the circuit.

    Parameters
    ----------
    netlist: str
            Verilog code.
    blackboxes: seq of BlackBox
            Blackboxes in module.
    Returns
    -------
    Circuit
            Parsed circuit.
    &#34;&#34;&#34;

    regex = f&#34;module\s+(.+?)\s*\(.*?\);&#34;
    m = re.search(regex, netlist, re.DOTALL)
    name = m.group(1)
    module = netlist[m.end() :]

    regex = f&#34;endmodule&#34;
    m = re.search(regex, netlist, re.DOTALL)
    module = module[: m.start()]

    # create graph
    g = nx.DiGraph()

    # parse io
    regex = &#34;(input)\s(.+?);&#34;
    inputs = set()
    for net_type, net_str in re.findall(regex, module, re.DOTALL):
        nets = net_str.split(&#34;,&#34;)
        for net in nets:
            inputs.add(net.strip())
    g.add_nodes_from(inputs, type=&#34;input&#34;)

    # create constants, (will be removed if unused)
    tie_0 = &#34;tie0&#34;
    while tie_0 in g:
        tie_0 = &#34;tie0_{random.randint(1111, 9999)}&#34;
    tie_1 = &#34;tie1&#34;
    while tie_1 in g:
        tie_1 = &#34;tie1_{random.randint(1111, 9999)}&#34;
    g.add_node(tie_0, type=&#34;0&#34;)
    g.add_node(tie_1, type=&#34;1&#34;)

    # parse insts
    regex = &#34;([a-zA-Z][a-zA-Z\d_]*)\s+([a-zA-Z][a-zA-Z\d_]*)\s*\(([^;]+)\);&#34;

    all_nets = defaultdict(list)
    all_edges = list()
    blackboxes_to_add = dict()
    for gate, inst, net_str in re.findall(regex, module, re.DOTALL):

        # parse generics
        if gate in addable_types:
            # parse nets
            nets = [n.strip() for n in net_str.split(&#34;,&#34;)]

            # replace constants
            nets = [tie_0 if n == &#34;1&#39;b0&#34; else tie_1 if n == &#34;1&#39;b1&#34; else n for n in nets]

            all_nets[gate].append(nets[0])
            all_edges += [(i, nets[0]) for i in nets[1:]]
        # parse non-generics
        else:
            # get blackbox definition
            try:
                bb = next(bb for bb in blackboxes if bb.name == gate)
            except:
                raise ValueError(f&#34;blackbox {gate} not defined&#34;)

            # parse pins
            all_nets[&#34;bb_input&#34;] += [f&#34;{inst}.{n}&#34; for n in bb.inputs()]
            all_nets[&#34;bb_output&#34;] += [f&#34;{inst}.{n}&#34; for n in bb.outputs()]

            regex = &#34;\.\s*(\S+)\s*\(\s*(\S+)\s*\)&#34;
            connections = {}
            for pin, net in re.findall(regex, net_str):
                # replace constants
                if net == &#34;1&#39;b1&#34;:
                    net = tie_1
                elif net == &#34;1&#39;b0&#34;:
                    net = tie_0

                if pin in bb.inputs():
                    all_edges.append((net, f&#34;{inst}.{pin}&#34;))
                elif pin in bb.outputs():
                    # add intermediate net for outputs
                    all_nets[&#34;buf&#34;].append(net)
                    all_edges.append((f&#34;{inst}.{pin}&#34;, net))
                else:
                    raise ValueError(f&#34;node {pin} not defined for blackbox {gate}&#34;)

            blackboxes_to_add[inst] = bb

    regex = &#34;assign\s+([a-zA-Z][a-zA-Z\d_]*)\s*=\s*([a-zA-Z\d][a-zA-Z\d_&#39;]*)\s*;&#34;
    for n0, n1 in re.findall(regex, module):
        all_nets[&#34;buf&#34;].append(n0)
        if n1 in [&#34;1&#39;b0&#34;, &#34;1&#39;h0&#34;, &#34;1&#39;d0&#34;]:
            all_edges.append((tie_0, n0))
        elif n1 in [&#34;1&#39;b1&#34;, &#34;1&#39;h1&#34;, &#34;1&#39;d1&#34;]:
            all_edges.append((tie_1, n0))
        else:
            all_edges.append((n1, n0))

    for k, v in all_nets.items():
        g.add_nodes_from(v, type=k, output=False)
    g.add_edges_from(all_edges)

    regex = &#34;(output)\s(.+?);&#34;
    outputs = set()
    for net_type, net_str in re.findall(regex, module, re.DOTALL):
        nets = net_str.split(&#34;,&#34;)
        for net in nets:
            g.nodes[net.strip()][&#34;output&#34;] = True

    try:
        next(g.successors(tie_0))
    except StopIteration:
        g.remove_node(tie_0)

    try:
        next(g.successors(tie_1))
    except StopIteration:
        g.remove_node(tie_1)

    return Circuit(name=name, graph=g, blackboxes=blackboxes_to_add)</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="circuitgraph.parsing.fast_verilog.fast_parse_verilog_netlist"><code class="name flex">
<span>def <span class="ident">fast_parse_verilog_netlist</span></span>(<span>netlist, blackboxes)</span>
</code></dt>
<dd>
<div class="desc"><p>A fast version of <code>parse_verilog_netlist</code> that can speed up parsing on
very large netlists by making a handful of assumptions. It is much
safer to use <code>parse_verilog_netlist</code>. This function should only be used
if necessary.</p>
<p>The input netlist must conform to the following rules:
- Only one module definition is present
- There are no comments
- Assign statements must have a single net as the LHS, and the RHS
must be a constant
- The only constants that may be used are <code>1'b0</code> and <code>1'b1</code> (or h/d)
- Primitive gates can only have one output
- Instantiations must be named.
- Only one instantation per line (e.g. <code>buf b1(a, b) b2(c, d);</code> is
not allowed)
- No expressions (e.g. <code>buf (a, b &amp; c);</code> is not allowed)
- No escaped identifiers</p>
<p>The code does not overtly check that these rules are satisfied, and if
they are not this function may still return a malformed Circuit object.
It is up to the caller of the function to assure that these rules are
followed.</p>
<p>If an output is undriven, a driver for the output will still be added to
the circuit, which is a discrepancy with <code>parse_verilog_netlist</code> (in which
no output drive will be added).</p>
<p>Note that thorough error checking that is done in <code>parse_verilog_netlist</code>
is skipped in this function (e.g. checking if nets are declared as wires,
checking if the portlist matches the input/output declarations, etc.).</p>
<p>Note also that wires that are declared but not used will not be added to
the circuit.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>netlist</code></strong> :&ensp;<code>str</code></dt>
<dd>Verilog code.</dd>
<dt><strong><code>blackboxes</code></strong> :&ensp;<code>seq</code> of <code>BlackBox</code></dt>
<dd>Blackboxes in module.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>Parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def fast_parse_verilog_netlist(netlist, blackboxes):
    &#34;&#34;&#34;
    A fast version of `parse_verilog_netlist` that can speed up parsing on
    very large netlists by making a handful of assumptions. It is much
    safer to use `parse_verilog_netlist`. This function should only be used
    if necessary.

    The input netlist must conform to the following rules:
        - Only one module definition is present
        - There are no comments
        - Assign statements must have a single net as the LHS, and the RHS
          must be a constant
        - The only constants that may be used are `1&#39;b0` and `1&#39;b1` (or h/d)
        - Primitive gates can only have one output
        - Instantiations must be named.
        - Only one instantation per line (e.g. `buf b1(a, b) b2(c, d);` is
          not allowed)
        - No expressions (e.g. `buf (a, b &amp; c);` is not allowed)
        - No escaped identifiers

    The code does not overtly check that these rules are satisfied, and if
    they are not this function may still return a malformed Circuit object.
    It is up to the caller of the function to assure that these rules are
    followed.

    If an output is undriven, a driver for the output will still be added to
    the circuit, which is a discrepancy with `parse_verilog_netlist` (in which
    no output drive will be added).

    Note that thorough error checking that is done in `parse_verilog_netlist`
    is skipped in this function (e.g. checking if nets are declared as wires,
    checking if the portlist matches the input/output declarations, etc.).

    Note also that wires that are declared but not used will not be added to
    the circuit.

    Parameters
    ----------
    netlist: str
            Verilog code.
    blackboxes: seq of BlackBox
            Blackboxes in module.
    Returns
    -------
    Circuit
            Parsed circuit.
    &#34;&#34;&#34;

    regex = f&#34;module\s+(.+?)\s*\(.*?\);&#34;
    m = re.search(regex, netlist, re.DOTALL)
    name = m.group(1)
    module = netlist[m.end() :]

    regex = f&#34;endmodule&#34;
    m = re.search(regex, netlist, re.DOTALL)
    module = module[: m.start()]

    # create graph
    g = nx.DiGraph()

    # parse io
    regex = &#34;(input)\s(.+?);&#34;
    inputs = set()
    for net_type, net_str in re.findall(regex, module, re.DOTALL):
        nets = net_str.split(&#34;,&#34;)
        for net in nets:
            inputs.add(net.strip())
    g.add_nodes_from(inputs, type=&#34;input&#34;)

    # create constants, (will be removed if unused)
    tie_0 = &#34;tie0&#34;
    while tie_0 in g:
        tie_0 = &#34;tie0_{random.randint(1111, 9999)}&#34;
    tie_1 = &#34;tie1&#34;
    while tie_1 in g:
        tie_1 = &#34;tie1_{random.randint(1111, 9999)}&#34;
    g.add_node(tie_0, type=&#34;0&#34;)
    g.add_node(tie_1, type=&#34;1&#34;)

    # parse insts
    regex = &#34;([a-zA-Z][a-zA-Z\d_]*)\s+([a-zA-Z][a-zA-Z\d_]*)\s*\(([^;]+)\);&#34;

    all_nets = defaultdict(list)
    all_edges = list()
    blackboxes_to_add = dict()
    for gate, inst, net_str in re.findall(regex, module, re.DOTALL):

        # parse generics
        if gate in addable_types:
            # parse nets
            nets = [n.strip() for n in net_str.split(&#34;,&#34;)]

            # replace constants
            nets = [tie_0 if n == &#34;1&#39;b0&#34; else tie_1 if n == &#34;1&#39;b1&#34; else n for n in nets]

            all_nets[gate].append(nets[0])
            all_edges += [(i, nets[0]) for i in nets[1:]]
        # parse non-generics
        else:
            # get blackbox definition
            try:
                bb = next(bb for bb in blackboxes if bb.name == gate)
            except:
                raise ValueError(f&#34;blackbox {gate} not defined&#34;)

            # parse pins
            all_nets[&#34;bb_input&#34;] += [f&#34;{inst}.{n}&#34; for n in bb.inputs()]
            all_nets[&#34;bb_output&#34;] += [f&#34;{inst}.{n}&#34; for n in bb.outputs()]

            regex = &#34;\.\s*(\S+)\s*\(\s*(\S+)\s*\)&#34;
            connections = {}
            for pin, net in re.findall(regex, net_str):
                # replace constants
                if net == &#34;1&#39;b1&#34;:
                    net = tie_1
                elif net == &#34;1&#39;b0&#34;:
                    net = tie_0

                if pin in bb.inputs():
                    all_edges.append((net, f&#34;{inst}.{pin}&#34;))
                elif pin in bb.outputs():
                    # add intermediate net for outputs
                    all_nets[&#34;buf&#34;].append(net)
                    all_edges.append((f&#34;{inst}.{pin}&#34;, net))
                else:
                    raise ValueError(f&#34;node {pin} not defined for blackbox {gate}&#34;)

            blackboxes_to_add[inst] = bb

    regex = &#34;assign\s+([a-zA-Z][a-zA-Z\d_]*)\s*=\s*([a-zA-Z\d][a-zA-Z\d_&#39;]*)\s*;&#34;
    for n0, n1 in re.findall(regex, module):
        all_nets[&#34;buf&#34;].append(n0)
        if n1 in [&#34;1&#39;b0&#34;, &#34;1&#39;h0&#34;, &#34;1&#39;d0&#34;]:
            all_edges.append((tie_0, n0))
        elif n1 in [&#34;1&#39;b1&#34;, &#34;1&#39;h1&#34;, &#34;1&#39;d1&#34;]:
            all_edges.append((tie_1, n0))
        else:
            all_edges.append((n1, n0))

    for k, v in all_nets.items():
        g.add_nodes_from(v, type=k, output=False)
    g.add_edges_from(all_edges)

    regex = &#34;(output)\s(.+?);&#34;
    outputs = set()
    for net_type, net_str in re.findall(regex, module, re.DOTALL):
        nets = net_str.split(&#34;,&#34;)
        for net in nets:
            g.nodes[net.strip()][&#34;output&#34;] = True

    try:
        next(g.successors(tie_0))
    except StopIteration:
        g.remove_node(tie_0)

    try:
        next(g.successors(tie_1))
    except StopIteration:
        g.remove_node(tie_1)

    return Circuit(name=name, graph=g, blackboxes=blackboxes_to_add)</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<header>
<img src="circuitgraph.png" alt="" style="margin-bottom: 31px;">
<a class="github-button" href="https://github.com/circuitgraph/circuitgraph"><b>GitHub</b></a>
</header>
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="circuitgraph.parsing" href="index.html">circuitgraph.parsing</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="">
<li><code><a title="circuitgraph.parsing.fast_verilog.fast_parse_verilog_netlist" href="#circuitgraph.parsing.fast_verilog.fast_parse_verilog_netlist">fast_parse_verilog_netlist</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>