Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Nov 18 09:53:55 2025
| Host              : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file dsp_mul_timing_summary_routed.rpt -pb dsp_mul_timing_summary_routed.pb -rpx dsp_mul_timing_summary_routed.rpx -warn_on_violation
| Design            : dsp_mul
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (44)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.173        0.000                      0                   48        0.125        0.000                      0                   48        2.350        0.000                       0                     1  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.173        0.000                      0                   48        0.125        0.000                      0                   48        2.350        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[47])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[47]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<47>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[47]_ALU_OUT[0])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[27])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[27]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<27>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[27]_ALU_OUT[10])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[28])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[28]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<28>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[28]_ALU_OUT[11])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[29])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[29]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<29>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[29]_ALU_OUT[12])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[30])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[30]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<30>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[30]_ALU_OUT[13])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[31])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[31]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<31>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[31]_ALU_OUT[14])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[32])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[32]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<32>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[32]_ALU_OUT[15])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[33])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[33]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<33>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[33]_ALU_OUT[16])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[34])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[34]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<34>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[34]_ALU_OUT[17])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.043 - 3.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[35])
                                                      0.211     0.271 r  out_reg/DSP_OUTPUT_INST/P_FDBK[35]
                         net (fo=1, routed)           0.000     0.271    out_reg/DSP_OUTPUT.P_FDBK<35>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[35]_ALU_OUT[18])
                                                      0.579     0.850 r  out_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.850    out_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=5, unset)            0.043     3.043    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.043    
                         clock uncertainty           -0.035     3.008    
    DSP48E2_X15Y88       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     3.023    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[47])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[47]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<47>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[47]_ALU_OUT[0])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[27])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[27]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<27>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[27]_ALU_OUT[10])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[28])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[28]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<28>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[28]_ALU_OUT[11])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[29])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[29]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<29>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[29]_ALU_OUT[12])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[30])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[30]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<30>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[30]_ALU_OUT[13])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[31])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[31]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<31>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[31]_ALU_OUT[14])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[32])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[32]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<32>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[32]_ALU_OUT[15])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[33])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[33]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<33>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[33]_ALU_OUT[16])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[34])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[34]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<34>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[34]_ALU_OUT[17])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.191ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P_FDBK[35])
                                                      0.091     0.121 r  out_reg/DSP_OUTPUT_INST/P_FDBK[35]
                         net (fo=1, routed)           0.000     0.121    out_reg/DSP_OUTPUT.P_FDBK<35>
    DSP48E2_X15Y88       DSP_ALU (Prop_DSP_ALU_DSP48E2_P_FDBK[35]_ALU_OUT[18])
                                                      0.100     0.221 r  out_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.221    out_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.041     0.041    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X15Y88       DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.055     0.096    out_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     DSP_OUTPUT/CLK  n/a            0.650         3.000       2.350      DSP48E2_X15Y88  out_reg/DSP_OUTPUT_INST/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.277ns  (logic 0.277ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  out_reg/DSP_OUTPUT_INST/P[24]
                         net (fo=0)                   0.000     0.337    out[24]
                                                                      r  out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[38])
                                                      0.271     0.331 r  out_reg/DSP_OUTPUT_INST/P[38]
                         net (fo=0)                   0.000     0.331    out[38]
                                                                      r  out[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.264ns  (logic 0.264ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[26])
                                                      0.264     0.324 r  out_reg/DSP_OUTPUT_INST/P[26]
                         net (fo=0)                   0.000     0.324    out[26]
                                                                      r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.263ns  (logic 0.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[37])
                                                      0.263     0.323 r  out_reg/DSP_OUTPUT_INST/P[37]
                         net (fo=0)                   0.000     0.323    out[37]
                                                                      r  out[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.250ns  (logic 0.250ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[33])
                                                      0.250     0.310 r  out_reg/DSP_OUTPUT_INST/P[33]
                         net (fo=0)                   0.000     0.310    out[33]
                                                                      r  out[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.226ns  (logic 0.226ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[32])
                                                      0.226     0.286 r  out_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=0)                   0.000     0.286    out[32]
                                                                      r  out[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.225ns  (logic 0.225ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  out_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=0)                   0.000     0.285    out[21]
                                                                      r  out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.224ns  (logic 0.224ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[29])
                                                      0.224     0.284 r  out_reg/DSP_OUTPUT_INST/P[29]
                         net (fo=0)                   0.000     0.284    out[29]
                                                                      r  out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.224ns  (logic 0.224ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[39])
                                                      0.224     0.284 r  out_reg/DSP_OUTPUT_INST/P[39]
                         net (fo=0)                   0.000     0.284    out[39]
                                                                      r  out[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.060     0.060    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[27])
                                                      0.223     0.283 r  out_reg/DSP_OUTPUT_INST/P[27]
                         net (fo=0)                   0.000     0.283    out[27]
                                                                      r  out[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.062ns  (logic 0.062ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.062     0.092 r  out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=0)                   0.000     0.092    out[13]
                                                                      r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.066ns  (logic 0.066ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[14])
                                                      0.066     0.096 r  out_reg/DSP_OUTPUT_INST/P[14]
                         net (fo=0)                   0.000     0.096    out[14]
                                                                      r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.072ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[11])
                                                      0.072     0.102 r  out_reg/DSP_OUTPUT_INST/P[11]
                         net (fo=0)                   0.000     0.102    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[28])
                                                      0.078     0.108 r  out_reg/DSP_OUTPUT_INST/P[28]
                         net (fo=0)                   0.000     0.108    out[28]
                                                                      r  out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[10])
                                                      0.083     0.113 r  out_reg/DSP_OUTPUT_INST/P[10]
                         net (fo=0)                   0.000     0.113    out[10]
                                                                      r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.083     0.113 r  out_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=0)                   0.000     0.113    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[9])
                                                      0.085     0.115 r  out_reg/DSP_OUTPUT_INST/P[9]
                         net (fo=0)                   0.000     0.115    out[9]
                                                                      r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.087ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[8])
                                                      0.087     0.117 r  out_reg/DSP_OUTPUT_INST/P[8]
                         net (fo=0)                   0.000     0.117    out[8]
                                                                      r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.088ns  (logic 0.088ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[7])
                                                      0.088     0.118 r  out_reg/DSP_OUTPUT_INST/P[7]
                         net (fo=0)                   0.000     0.118    out[7]
                                                                      r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            out[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.089ns  (logic 0.089ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5, unset)            0.030     0.030    out_reg/CLK
    DSP48E2_X15Y88       DSP_OUTPUT                                   r  out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y88       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[43])
                                                      0.089     0.119 r  out_reg/DSP_OUTPUT_INST/P[43]
                         net (fo=0)                   0.000     0.119    out[43]
                                                                      r  out[43] (OUT)
  -------------------------------------------------------------------    -------------------





