// Seed: 1719263700
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd21,
    parameter id_8 = 32'd22
) (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3,
    output supply1 _id_4,
    output uwire id_5
);
  logic [id_4 : -1 'b0] id_7;
  ;
  wire _id_8;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
  wire id_10;
  logic [id_8 : ( "" )] id_11;
  wire id_12;
endmodule
