#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("in_image_V_address0", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("in_image_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_V_d0", 18, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("in_image_V_q0", 18, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_V_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("in_image_V_address1", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("in_image_V_ce1", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_V_d1", 18, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("in_image_V_q1", 18, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_V_we1", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("means_V_address0", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("means_V_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("means_V_d0", 18, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("means_V_q0", 18, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("means_V_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("means_V_address1", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("means_V_ce1", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("means_V_d1", 18, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("means_V_q1", 18, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("means_V_we1", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L1_V_address0", 4, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L1_V_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L1_V_d0", 18, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L1_V_q0", 18, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L1_V_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L1_V_address1", 4, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L1_V_ce1", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L1_V_d1", 18, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L1_V_q1", 18, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L1_V_we1", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("conv_bias_L1_V", 48, hls_in, 3, "ap_none", "in_data", 1),
	Port_Property("a_V", 18, hls_in, 4, "ap_none", "in_data", 1),
	Port_Property("b_V", 18, hls_in, 5, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L2_V_address0", 6, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_V_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_V_d0", 18, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_V_q0", 18, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_V_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_V_address1", 6, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_V_ce1", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_V_d1", 18, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_V_q1", 18, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_V_we1", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("conv_bias_L2_V_address0", 2, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("conv_bias_L2_V_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("conv_bias_L2_V_d0", 48, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("conv_bias_L2_V_q0", 48, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("conv_bias_L2_V_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("conv_bias_L2_V_address1", 2, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("conv_bias_L2_V_ce1", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("conv_bias_L2_V_d1", 48, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("conv_bias_L2_V_q1", 48, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("conv_bias_L2_V_we1", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("result_V_address0", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("result_V_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("result_V_d0", 48, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("result_V_q0", 48, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("result_V_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("result_V_address1", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("result_V_ce1", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("result_V_d1", 48, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("result_V_q1", 48, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("result_V_we1", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "CNN";
