Reading OpenROAD database at '/home/ngoduc/test_adder16/runs/opt_run/43-openroad-resizertimingpostgrt/adder16.odb'…
Reading library file at '/home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/ngoduc/test_adder16/adder16.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adder16
Die area:                 ( 0 0 ) ( 75370 86090 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     301
Number of terminals:      54
Number of snets:          2
Number of nets:           239

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 110.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5855.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 904.
[INFO DRT-0033] via shape region query size = 120.
[INFO DRT-0033] met2 shape region query size = 92.
[INFO DRT-0033] via2 shape region query size = 96.
[INFO DRT-0033] met3 shape region query size = 104.
[INFO DRT-0033] via3 shape region query size = 96.
[INFO DRT-0033] met4 shape region query size = 28.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 388 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 104 unique inst patterns.
[INFO DRT-0084]   Complete 143 groups.
#scanned instances     = 301
#unique  instances     = 110
#stdCellGenAp          = 3005
#stdCellValidPlanarAp  = 19
#stdCellValidViaAp     = 2325
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 694
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:01, memory = 139.77 (MB), peak = 139.77 (MB)

[INFO DRT-0157] Number of guides:     1387

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 12 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 489.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 365.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 200.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 32.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 689 vertical wires in 1 frboxes and 397 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 29 vertical wires in 1 frboxes and 94 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 143.27 (MB), peak = 143.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.27 (MB), peak = 143.27 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 151.94 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 160.57 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:01, memory = 160.57 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:01, memory = 168.57 (MB).
[INFO DRT-0199]   Number of violations = 61.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     20      0     11
Min Hole             0      2      0      0
Recheck              0      6      2      0
Short                0     19      0      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:01, memory = 529.82 (MB), peak = 529.82 (MB)
Total wire length = 3334 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1624 um.
Total wire length on LAYER met2 = 1601 um.
Total wire length on LAYER met3 = 108 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1351.
Up-via summary (total 1351):

-----------------------
 FR_MASTERSLICE       0
            li1     675
           met1     644
           met2      32
           met3       0
           met4       0
-----------------------
                   1351


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 61 violations.
    elapsed time = 00:00:00, memory = 529.82 (MB).
    Completing 20% with 55 violations.
    elapsed time = 00:00:00, memory = 540.44 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 540.44 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 542.82 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        2
Short                4
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:01, memory = 543.94 (MB), peak = 543.94 (MB)
Total wire length = 3306 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1604 um.
Total wire length on LAYER met2 = 1580 um.
Total wire length on LAYER met3 = 120 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1348.
Up-via summary (total 1348):

-----------------------
 FR_MASTERSLICE       0
            li1     675
           met1     641
           met2      32
           met3       0
           met4       0
-----------------------
                   1348


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 565.92 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 565.92 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing       13      1
Short               10      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 565.92 (MB), peak = 586.19 (MB)
Total wire length = 3317 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1640 um.
Total wire length on LAYER met2 = 1556 um.
Total wire length on LAYER met3 = 120 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1345.
Up-via summary (total 1345):

-----------------------
 FR_MASTERSLICE       0
            li1     675
           met1     638
           met2      32
           met3       0
           met4       0
-----------------------
                   1345


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 565.92 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 565.92 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 565.92 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 565.92 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:00, memory = 565.92 (MB), peak = 586.19 (MB)
Total wire length = 3312 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1621 um.
Total wire length on LAYER met2 = 1564 um.
Total wire length on LAYER met3 = 126 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1355.
Up-via summary (total 1355):

-----------------------
 FR_MASTERSLICE       0
            li1     675
           met1     646
           met2      34
           met3       0
           met4       0
-----------------------
                   1355


[INFO DRT-0198] Complete detail routing.
Total wire length = 3312 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1621 um.
Total wire length on LAYER met2 = 1564 um.
Total wire length on LAYER met3 = 126 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1355.
Up-via summary (total 1355):

-----------------------
 FR_MASTERSLICE       0
            li1     675
           met1     646
           met2      34
           met3       0
           met4       0
-----------------------
                   1355


[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:05, memory = 565.92 (MB), peak = 586.19 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                46     172.67
  Tap cell                                 50      62.56
  Clock buffer                              3      75.07
  Timing Repair Buffer                     51     232.72
  Inverter                                  3      16.27
  Clock inverter                            1       5.00
  Sequential cell                          17     425.41
  Multi-Input combinational cell          130    1008.47
  Total                                   301    1998.17
Writing OpenROAD database to '/home/ngoduc/test_adder16/runs/opt_run/45-openroad-detailedrouting/adder16.odb'…
Writing netlist to '/home/ngoduc/test_adder16/runs/opt_run/45-openroad-detailedrouting/adder16.nl.v'…
Writing powered netlist to '/home/ngoduc/test_adder16/runs/opt_run/45-openroad-detailedrouting/adder16.pnl.v'…
Writing layout to '/home/ngoduc/test_adder16/runs/opt_run/45-openroad-detailedrouting/adder16.def'…
Writing timing constraints to '/home/ngoduc/test_adder16/runs/opt_run/45-openroad-detailedrouting/adder16.sdc'…
