
TACTS_testbed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9ec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800abc0  0800abc0  0001abc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1dc  0800b1dc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1dc  0800b1dc  0001b1dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1e4  0800b1e4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1e4  0800b1e4  0001b1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b1e8  0800b1e8  0001b1e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b1ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  200001dc  0800b3c8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  0800b3c8  000203c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000160e1  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002da1  00000000  00000000  000362ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  00039090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001040  00000000  00000000  0003a218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000282d5  00000000  00000000  0003b258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b538  00000000  00000000  0006352d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6244  00000000  00000000  0007ea65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00174ca9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a60  00000000  00000000  00174cfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800aba4 	.word	0x0800aba4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800aba4 	.word	0x0800aba4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	; 0x28
 8000ef0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef2:	f107 0314 	add.w	r3, r7, #20
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
 8000f00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f02:	4b53      	ldr	r3, [pc, #332]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	4a52      	ldr	r2, [pc, #328]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f08:	f043 0302 	orr.w	r3, r3, #2
 8000f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0e:	4b50      	ldr	r3, [pc, #320]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1a:	4b4d      	ldr	r3, [pc, #308]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a4c      	ldr	r2, [pc, #304]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b4a      	ldr	r3, [pc, #296]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000f32:	4b47      	ldr	r3, [pc, #284]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	4a46      	ldr	r2, [pc, #280]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3e:	4b44      	ldr	r3, [pc, #272]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f4a:	4b41      	ldr	r3, [pc, #260]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	4a40      	ldr	r2, [pc, #256]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f54:	6313      	str	r3, [r2, #48]	; 0x30
 8000f56:	4b3e      	ldr	r3, [pc, #248]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f62:	4b3b      	ldr	r3, [pc, #236]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	4a3a      	ldr	r2, [pc, #232]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6e:	4b38      	ldr	r3, [pc, #224]	; (8001050 <MX_GPIO_Init+0x164>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2110      	movs	r1, #16
 8000f7e:	4835      	ldr	r0, [pc, #212]	; (8001054 <MX_GPIO_Init+0x168>)
 8000f80:	f001 fb2a 	bl	80025d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_0, GPIO_PIN_RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	210b      	movs	r1, #11
 8000f88:	4833      	ldr	r0, [pc, #204]	; (8001058 <MX_GPIO_Init+0x16c>)
 8000f8a:	f001 fb25 	bl	80025d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7|GPIO_PIN_6, GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	21c0      	movs	r1, #192	; 0xc0
 8000f92:	4832      	ldr	r0, [pc, #200]	; (800105c <MX_GPIO_Init+0x170>)
 8000f94:	f001 fb20 	bl	80025d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2140      	movs	r1, #64	; 0x40
 8000f9c:	4830      	ldr	r0, [pc, #192]	; (8001060 <MX_GPIO_Init+0x174>)
 8000f9e:	f001 fb1b 	bl	80025d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fa2:	2310      	movs	r3, #16
 8000fa4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4826      	ldr	r0, [pc, #152]	; (8001054 <MX_GPIO_Init+0x168>)
 8000fba:	f000 ff9d 	bl	8001ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI3 PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_0;
 8000fbe:	2309      	movs	r3, #9
 8000fc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4820      	ldr	r0, [pc, #128]	; (8001058 <MX_GPIO_Init+0x16c>)
 8000fd6:	f000 ff8f 	bl	8001ef8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fda:	2304      	movs	r3, #4
 8000fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	481a      	ldr	r0, [pc, #104]	; (8001058 <MX_GPIO_Init+0x16c>)
 8000fee:	f000 ff83 	bl	8001ef8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000ffe:	2301      	movs	r3, #1
 8001000:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001002:	f107 0314 	add.w	r3, r7, #20
 8001006:	4619      	mov	r1, r3
 8001008:	4813      	ldr	r0, [pc, #76]	; (8001058 <MX_GPIO_Init+0x16c>)
 800100a:	f000 ff75 	bl	8001ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800100e:	23c0      	movs	r3, #192	; 0xc0
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001012:	2301      	movs	r3, #1
 8001014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2300      	movs	r3, #0
 800101c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	480d      	ldr	r0, [pc, #52]	; (800105c <MX_GPIO_Init+0x170>)
 8001026:	f000 ff67 	bl	8001ef8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800102a:	2340      	movs	r3, #64	; 0x40
 800102c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2300      	movs	r3, #0
 8001038:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800103a:	f107 0314 	add.w	r3, r7, #20
 800103e:	4619      	mov	r1, r3
 8001040:	4807      	ldr	r0, [pc, #28]	; (8001060 <MX_GPIO_Init+0x174>)
 8001042:	f000 ff59 	bl	8001ef8 <HAL_GPIO_Init>

}
 8001046:	bf00      	nop
 8001048:	3728      	adds	r7, #40	; 0x28
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40023800 	.word	0x40023800
 8001054:	40020400 	.word	0x40020400
 8001058:	40022000 	.word	0x40022000
 800105c:	40021800 	.word	0x40021800
 8001060:	40021c00 	.word	0x40021c00

08001064 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001068:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <MX_I2C1_Init+0x74>)
 800106a:	4a1c      	ldr	r2, [pc, #112]	; (80010dc <MX_I2C1_Init+0x78>)
 800106c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 800106e:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <MX_I2C1_Init+0x74>)
 8001070:	4a1b      	ldr	r2, [pc, #108]	; (80010e0 <MX_I2C1_Init+0x7c>)
 8001072:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001074:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <MX_I2C1_Init+0x74>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800107a:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <MX_I2C1_Init+0x74>)
 800107c:	2201      	movs	r2, #1
 800107e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001080:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <MX_I2C1_Init+0x74>)
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <MX_I2C1_Init+0x74>)
 8001088:	2200      	movs	r2, #0
 800108a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <MX_I2C1_Init+0x74>)
 800108e:	2200      	movs	r2, #0
 8001090:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <MX_I2C1_Init+0x74>)
 8001094:	2200      	movs	r2, #0
 8001096:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <MX_I2C1_Init+0x74>)
 800109a:	2200      	movs	r2, #0
 800109c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800109e:	480e      	ldr	r0, [pc, #56]	; (80010d8 <MX_I2C1_Init+0x74>)
 80010a0:	f001 fac6 	bl	8002630 <HAL_I2C_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010aa:	f000 f94f 	bl	800134c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010ae:	2100      	movs	r1, #0
 80010b0:	4809      	ldr	r0, [pc, #36]	; (80010d8 <MX_I2C1_Init+0x74>)
 80010b2:	f001 fbdf 	bl	8002874 <HAL_I2CEx_ConfigAnalogFilter>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010bc:	f000 f946 	bl	800134c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010c0:	2100      	movs	r1, #0
 80010c2:	4805      	ldr	r0, [pc, #20]	; (80010d8 <MX_I2C1_Init+0x74>)
 80010c4:	f001 fc4c 	bl	8002960 <HAL_I2CEx_ConfigDigitalFilter>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010ce:	f000 f93d 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200001f8 	.word	0x200001f8
 80010dc:	40005400 	.word	0x40005400
 80010e0:	6000030d 	.word	0x6000030d

080010e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0aa      	sub	sp, #168	; 0xa8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010fc:	f107 0310 	add.w	r3, r7, #16
 8001100:	2284      	movs	r2, #132	; 0x84
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f006 fe6f 	bl	8007de8 <memset>
  if(i2cHandle->Instance==I2C1)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a22      	ldr	r2, [pc, #136]	; (8001198 <HAL_I2C_MspInit+0xb4>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d13c      	bne.n	800118e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001114:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001118:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800111a:	2300      	movs	r3, #0
 800111c:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800111e:	f107 0310 	add.w	r3, r7, #16
 8001122:	4618      	mov	r0, r3
 8001124:	f002 fadc 	bl	80036e0 <HAL_RCCEx_PeriphCLKConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800112e:	f000 f90d 	bl	800134c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	4b1a      	ldr	r3, [pc, #104]	; (800119c <HAL_I2C_MspInit+0xb8>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a19      	ldr	r2, [pc, #100]	; (800119c <HAL_I2C_MspInit+0xb8>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b17      	ldr	r3, [pc, #92]	; (800119c <HAL_I2C_MspInit+0xb8>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800114a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800114e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001152:	2312      	movs	r3, #18
 8001154:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115e:	2303      	movs	r3, #3
 8001160:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001164:	2304      	movs	r3, #4
 8001166:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800116a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800116e:	4619      	mov	r1, r3
 8001170:	480b      	ldr	r0, [pc, #44]	; (80011a0 <HAL_I2C_MspInit+0xbc>)
 8001172:	f000 fec1 	bl	8001ef8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001176:	4b09      	ldr	r3, [pc, #36]	; (800119c <HAL_I2C_MspInit+0xb8>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117a:	4a08      	ldr	r2, [pc, #32]	; (800119c <HAL_I2C_MspInit+0xb8>)
 800117c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001180:	6413      	str	r3, [r2, #64]	; 0x40
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <HAL_I2C_MspInit+0xb8>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800118e:	bf00      	nop
 8001190:	37a8      	adds	r7, #168	; 0xa8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40005400 	.word	0x40005400
 800119c:	40023800 	.word	0x40023800
 80011a0:	40020400 	.word	0x40020400

080011a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011aa:	f000 fc52 	bl	8001a52 <HAL_Init>
*/

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ae:	f000 f853 	bl	8001258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011b2:	f7ff fe9b 	bl	8000eec <MX_GPIO_Init>
  MX_I2C1_Init();
 80011b6:	f7ff ff55 	bl	8001064 <MX_I2C1_Init>
  MX_TIM7_Init();
 80011ba:	f000 fac9 	bl	8001750 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 80011be:	f000 fb65 	bl	800188c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80011c2:	f000 fa4f 	bl	8001664 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80011c6:	f000 f8b5 	bl	8001334 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80011ca:	2100      	movs	r1, #0
 80011cc:	481c      	ldr	r0, [pc, #112]	; (8001240 <main+0x9c>)
 80011ce:	f003 fcb5 	bl	8004b3c <HAL_TIM_PWM_Start>




  /* UART interrupt initialization */
  MessageLen = sprintf((char*)Message, "JH VL53L0X test\n\r");
 80011d2:	491c      	ldr	r1, [pc, #112]	; (8001244 <main+0xa0>)
 80011d4:	481c      	ldr	r0, [pc, #112]	; (8001248 <main+0xa4>)
 80011d6:	f007 fa79 	bl	80086cc <siprintf>
 80011da:	4603      	mov	r3, r0
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4b1b      	ldr	r3, [pc, #108]	; (800124c <main+0xa8>)
 80011e0:	701a      	strb	r2, [r3, #0]

  HAL_UART_Transmit(&huart1, Message, MessageLen, 100);
 80011e2:	4b1a      	ldr	r3, [pc, #104]	; (800124c <main+0xa8>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	2364      	movs	r3, #100	; 0x64
 80011ea:	4917      	ldr	r1, [pc, #92]	; (8001248 <main+0xa4>)
 80011ec:	4818      	ldr	r0, [pc, #96]	; (8001250 <main+0xac>)
 80011ee:	f005 fc5d 	bl	8006aac <HAL_UART_Transmit>
	}

	*/


	for(int dist = 0; dist<=16; dist++){
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
 80011f6:	e01f      	b.n	8001238 <main+0x94>
        servo_angle(&htim2, TIM_CHANNEL_1, dist);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	461a      	mov	r2, r3
 80011fe:	2100      	movs	r1, #0
 8001200:	480f      	ldr	r0, [pc, #60]	; (8001240 <main+0x9c>)
 8001202:	f000 f8b3 	bl	800136c <servo_angle>
        HAL_Delay(5000);
 8001206:	f241 3088 	movw	r0, #5000	; 0x1388
 800120a:	f000 fc7f 	bl	8001b0c <HAL_Delay>

		MessageLen = sprintf((char*)Message, "%d \n",dist);
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	4910      	ldr	r1, [pc, #64]	; (8001254 <main+0xb0>)
 8001212:	480d      	ldr	r0, [pc, #52]	; (8001248 <main+0xa4>)
 8001214:	f007 fa5a 	bl	80086cc <siprintf>
 8001218:	4603      	mov	r3, r0
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b0b      	ldr	r3, [pc, #44]	; (800124c <main+0xa8>)
 800121e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, Message, MessageLen, 1000);
 8001220:	4b0a      	ldr	r3, [pc, #40]	; (800124c <main+0xa8>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b29a      	uxth	r2, r3
 8001226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122a:	4907      	ldr	r1, [pc, #28]	; (8001248 <main+0xa4>)
 800122c:	4808      	ldr	r0, [pc, #32]	; (8001250 <main+0xac>)
 800122e:	f005 fc3d 	bl	8006aac <HAL_UART_Transmit>
	for(int dist = 0; dist<=16; dist++){
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3301      	adds	r3, #1
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2b10      	cmp	r3, #16
 800123c:	dddc      	ble.n	80011f8 <main+0x54>
 800123e:	e7d8      	b.n	80011f2 <main+0x4e>
 8001240:	20000294 	.word	0x20000294
 8001244:	0800abc0 	.word	0x0800abc0
 8001248:	2000024c 	.word	0x2000024c
 800124c:	2000028c 	.word	0x2000028c
 8001250:	2000032c 	.word	0x2000032c
 8001254:	0800abd4 	.word	0x0800abd4

08001258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b094      	sub	sp, #80	; 0x50
 800125c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125e:	f107 0320 	add.w	r3, r7, #32
 8001262:	2230      	movs	r2, #48	; 0x30
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f006 fdbe 	bl	8007de8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800126c:	f107 030c 	add.w	r3, r7, #12
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800127c:	4b2b      	ldr	r3, [pc, #172]	; (800132c <SystemClock_Config+0xd4>)
 800127e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001280:	4a2a      	ldr	r2, [pc, #168]	; (800132c <SystemClock_Config+0xd4>)
 8001282:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001286:	6413      	str	r3, [r2, #64]	; 0x40
 8001288:	4b28      	ldr	r3, [pc, #160]	; (800132c <SystemClock_Config+0xd4>)
 800128a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001294:	4b26      	ldr	r3, [pc, #152]	; (8001330 <SystemClock_Config+0xd8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a25      	ldr	r2, [pc, #148]	; (8001330 <SystemClock_Config+0xd8>)
 800129a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4b23      	ldr	r3, [pc, #140]	; (8001330 <SystemClock_Config+0xd8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012ac:	2301      	movs	r3, #1
 80012ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b6:	2302      	movs	r3, #2
 80012b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80012c0:	2319      	movs	r3, #25
 80012c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 80012c4:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80012c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012ca:	2302      	movs	r3, #2
 80012cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80012ce:	2302      	movs	r3, #2
 80012d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d2:	f107 0320 	add.w	r3, r7, #32
 80012d6:	4618      	mov	r0, r3
 80012d8:	f001 fc06 	bl	8002ae8 <HAL_RCC_OscConfig>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80012e2:	f000 f833 	bl	800134c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80012e6:	f001 fbaf 	bl	8002a48 <HAL_PWREx_EnableOverDrive>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80012f0:	f000 f82c 	bl	800134c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f4:	230f      	movs	r3, #15
 80012f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012f8:	2302      	movs	r3, #2
 80012fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001300:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001304:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001306:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800130a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800130c:	f107 030c 	add.w	r3, r7, #12
 8001310:	2107      	movs	r1, #7
 8001312:	4618      	mov	r0, r3
 8001314:	f001 ff42 	bl	800319c <HAL_RCC_ClockConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800131e:	f000 f815 	bl	800134c <Error_Handler>
  }
}
 8001322:	bf00      	nop
 8001324:	3750      	adds	r7, #80	; 0x50
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800
 8001330:	40007000 	.word	0x40007000

08001334 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001338:	2200      	movs	r2, #0
 800133a:	2100      	movs	r1, #0
 800133c:	2037      	movs	r0, #55	; 0x37
 800133e:	f000 fcf9 	bl	8001d34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001342:	2037      	movs	r0, #55	; 0x37
 8001344:	f000 fd22 	bl	8001d8c <HAL_NVIC_EnableIRQ>
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}

0800134c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001350:	b672      	cpsid	i
}
 8001352:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001354:	e7fe      	b.n	8001354 <Error_Handler+0x8>

08001356 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <servo_angle>:

  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA

}

void servo_angle(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t angle) {
 800136c:	b480      	push	{r7}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	60b9      	str	r1, [r7, #8]
 8001376:	4613      	mov	r3, r2
 8001378:	80fb      	strh	r3, [r7, #6]
    if (angle > 180)
 800137a:	88fb      	ldrh	r3, [r7, #6]
 800137c:	2bb4      	cmp	r3, #180	; 0xb4
 800137e:	d901      	bls.n	8001384 <servo_angle+0x18>
        angle = 180; // 최대 각도 제한
 8001380:	23b4      	movs	r3, #180	; 0xb4
 8001382:	80fb      	strh	r3, [r7, #6]

    uint32_t pulse_width = 3 + angle; // 듀티 사이클 계산 (0도에서 180도까지)
 8001384:	88fb      	ldrh	r3, [r7, #6]
 8001386:	3303      	adds	r3, #3
 8001388:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d104      	bne.n	800139a <servo_angle+0x2e>
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001398:	e023      	b.n	80013e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	2b04      	cmp	r3, #4
 800139e:	d104      	bne.n	80013aa <servo_angle+0x3e>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80013a8:	e01b      	b.n	80013e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d104      	bne.n	80013ba <servo_angle+0x4e>
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80013b8:	e013      	b.n	80013e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	2b0c      	cmp	r3, #12
 80013be:	d104      	bne.n	80013ca <servo_angle+0x5e>
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80013c8:	e00b      	b.n	80013e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	2b10      	cmp	r3, #16
 80013ce:	d104      	bne.n	80013da <servo_angle+0x6e>
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	6593      	str	r3, [r2, #88]	; 0x58
}
 80013d8:	e003      	b.n	80013e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80013e2:	bf00      	nop
 80013e4:	371c      	adds	r7, #28
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013f6:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <HAL_MspInit+0x44>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	4a0e      	ldr	r2, [pc, #56]	; (8001434 <HAL_MspInit+0x44>)
 80013fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001400:	6413      	str	r3, [r2, #64]	; 0x40
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <HAL_MspInit+0x44>)
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140e:	4b09      	ldr	r3, [pc, #36]	; (8001434 <HAL_MspInit+0x44>)
 8001410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001412:	4a08      	ldr	r2, [pc, #32]	; (8001434 <HAL_MspInit+0x44>)
 8001414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001418:	6453      	str	r3, [r2, #68]	; 0x44
 800141a:	4b06      	ldr	r3, [pc, #24]	; (8001434 <HAL_MspInit+0x44>)
 800141c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001422:	603b      	str	r3, [r7, #0]
 8001424:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800

08001438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800143c:	e7fe      	b.n	800143c <NMI_Handler+0x4>

0800143e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001442:	e7fe      	b.n	8001442 <HardFault_Handler+0x4>

08001444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <MemManage_Handler+0x4>

0800144a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800144e:	e7fe      	b.n	800144e <BusFault_Handler+0x4>

08001450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001454:	e7fe      	b.n	8001454 <UsageFault_Handler+0x4>

08001456 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001484:	f000 fb22 	bl	8001acc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}

0800148c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001490:	4802      	ldr	r0, [pc, #8]	; (800149c <USART1_IRQHandler+0x10>)
 8001492:	f005 fb8f 	bl	8006bb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	2000032c 	.word	0x2000032c

080014a0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80014a4:	4802      	ldr	r0, [pc, #8]	; (80014b0 <TIM7_IRQHandler+0x10>)
 80014a6:	f003 fd13 	bl	8004ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200002e0 	.word	0x200002e0

080014b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return 1;
 80014b8:	2301      	movs	r3, #1
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <_kill>:

int _kill(int pid, int sig)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014ce:	f006 fc53 	bl	8007d78 <__errno>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2216      	movs	r2, #22
 80014d6:	601a      	str	r2, [r3, #0]
  return -1;
 80014d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <_exit>:

void _exit (int status)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014ec:	f04f 31ff 	mov.w	r1, #4294967295
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff ffe7 	bl	80014c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014f6:	e7fe      	b.n	80014f6 <_exit+0x12>

080014f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e00a      	b.n	8001520 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800150a:	f3af 8000 	nop.w
 800150e:	4601      	mov	r1, r0
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	60ba      	str	r2, [r7, #8]
 8001516:	b2ca      	uxtb	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3301      	adds	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbf0      	blt.n	800150a <_read+0x12>
  }

  return len;
 8001528:	687b      	ldr	r3, [r7, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b086      	sub	sp, #24
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e009      	b.n	8001558 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	60ba      	str	r2, [r7, #8]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	429a      	cmp	r2, r3
 800155e:	dbf1      	blt.n	8001544 <_write+0x12>
  }
  return len;
 8001560:	687b      	ldr	r3, [r7, #4]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <_close>:

int _close(int file)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001592:	605a      	str	r2, [r3, #4]
  return 0;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <_isatty>:

int _isatty(int file)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015aa:	2301      	movs	r3, #1
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015dc:	4a14      	ldr	r2, [pc, #80]	; (8001630 <_sbrk+0x5c>)
 80015de:	4b15      	ldr	r3, [pc, #84]	; (8001634 <_sbrk+0x60>)
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e8:	4b13      	ldr	r3, [pc, #76]	; (8001638 <_sbrk+0x64>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d102      	bne.n	80015f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f0:	4b11      	ldr	r3, [pc, #68]	; (8001638 <_sbrk+0x64>)
 80015f2:	4a12      	ldr	r2, [pc, #72]	; (800163c <_sbrk+0x68>)
 80015f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015f6:	4b10      	ldr	r3, [pc, #64]	; (8001638 <_sbrk+0x64>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	429a      	cmp	r2, r3
 8001602:	d207      	bcs.n	8001614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001604:	f006 fbb8 	bl	8007d78 <__errno>
 8001608:	4603      	mov	r3, r0
 800160a:	220c      	movs	r2, #12
 800160c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
 8001612:	e009      	b.n	8001628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001614:	4b08      	ldr	r3, [pc, #32]	; (8001638 <_sbrk+0x64>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800161a:	4b07      	ldr	r3, [pc, #28]	; (8001638 <_sbrk+0x64>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	4a05      	ldr	r2, [pc, #20]	; (8001638 <_sbrk+0x64>)
 8001624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001626:	68fb      	ldr	r3, [r7, #12]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20050000 	.word	0x20050000
 8001634:	00000400 	.word	0x00000400
 8001638:	20000290 	.word	0x20000290
 800163c:	200003c8 	.word	0x200003c8

08001640 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001644:	4b06      	ldr	r3, [pc, #24]	; (8001660 <SystemInit+0x20>)
 8001646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800164a:	4a05      	ldr	r2, [pc, #20]	; (8001660 <SystemInit+0x20>)
 800164c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08e      	sub	sp, #56	; 0x38
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800166a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001678:	f107 031c 	add.w	r3, r7, #28
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001684:	463b      	mov	r3, r7
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]
 800168e:	60da      	str	r2, [r3, #12]
 8001690:	611a      	str	r2, [r3, #16]
 8001692:	615a      	str	r2, [r3, #20]
 8001694:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001696:	4b2d      	ldr	r3, [pc, #180]	; (800174c <MX_TIM2_Init+0xe8>)
 8001698:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800169c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 800169e:	4b2b      	ldr	r3, [pc, #172]	; (800174c <MX_TIM2_Init+0xe8>)
 80016a0:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80016a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a6:	4b29      	ldr	r3, [pc, #164]	; (800174c <MX_TIM2_Init+0xe8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 80016ac:	4b27      	ldr	r3, [pc, #156]	; (800174c <MX_TIM2_Init+0xe8>)
 80016ae:	2231      	movs	r2, #49	; 0x31
 80016b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b2:	4b26      	ldr	r3, [pc, #152]	; (800174c <MX_TIM2_Init+0xe8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b8:	4b24      	ldr	r3, [pc, #144]	; (800174c <MX_TIM2_Init+0xe8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016be:	4823      	ldr	r0, [pc, #140]	; (800174c <MX_TIM2_Init+0xe8>)
 80016c0:	f002 fff2 	bl	80046a8 <HAL_TIM_Base_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80016ca:	f7ff fe3f 	bl	800134c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016d8:	4619      	mov	r1, r3
 80016da:	481c      	ldr	r0, [pc, #112]	; (800174c <MX_TIM2_Init+0xe8>)
 80016dc:	f003 ff80 	bl	80055e0 <HAL_TIM_ConfigClockSource>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80016e6:	f7ff fe31 	bl	800134c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80016ea:	4818      	ldr	r0, [pc, #96]	; (800174c <MX_TIM2_Init+0xe8>)
 80016ec:	f003 f8fc 	bl	80048e8 <HAL_TIM_PWM_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80016f6:	f7ff fe29 	bl	800134c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fe:	2300      	movs	r3, #0
 8001700:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001702:	f107 031c 	add.w	r3, r7, #28
 8001706:	4619      	mov	r1, r3
 8001708:	4810      	ldr	r0, [pc, #64]	; (800174c <MX_TIM2_Init+0xe8>)
 800170a:	f004 ff99 	bl	8006640 <HAL_TIMEx_MasterConfigSynchronization>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001714:	f7ff fe1a 	bl	800134c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001718:	2360      	movs	r3, #96	; 0x60
 800171a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001728:	463b      	mov	r3, r7
 800172a:	2200      	movs	r2, #0
 800172c:	4619      	mov	r1, r3
 800172e:	4807      	ldr	r0, [pc, #28]	; (800174c <MX_TIM2_Init+0xe8>)
 8001730:	f003 fcee 	bl	8005110 <HAL_TIM_PWM_ConfigChannel>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800173a:	f7ff fe07 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800173e:	4803      	ldr	r0, [pc, #12]	; (800174c <MX_TIM2_Init+0xe8>)
 8001740:	f000 f86e 	bl	8001820 <HAL_TIM_MspPostInit>

}
 8001744:	bf00      	nop
 8001746:	3738      	adds	r7, #56	; 0x38
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000294 	.word	0x20000294

08001750 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001760:	4b14      	ldr	r3, [pc, #80]	; (80017b4 <MX_TIM7_Init+0x64>)
 8001762:	4a15      	ldr	r2, [pc, #84]	; (80017b8 <MX_TIM7_Init+0x68>)
 8001764:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 8001766:	4b13      	ldr	r3, [pc, #76]	; (80017b4 <MX_TIM7_Init+0x64>)
 8001768:	f642 222f 	movw	r2, #10799	; 0x2a2f
 800176c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176e:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <MX_TIM7_Init+0x64>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100-1;
 8001774:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <MX_TIM7_Init+0x64>)
 8001776:	2263      	movs	r2, #99	; 0x63
 8001778:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177a:	4b0e      	ldr	r3, [pc, #56]	; (80017b4 <MX_TIM7_Init+0x64>)
 800177c:	2200      	movs	r2, #0
 800177e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001780:	480c      	ldr	r0, [pc, #48]	; (80017b4 <MX_TIM7_Init+0x64>)
 8001782:	f002 ff91 	bl	80046a8 <HAL_TIM_Base_Init>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800178c:	f7ff fdde 	bl	800134c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001790:	2300      	movs	r3, #0
 8001792:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001798:	1d3b      	adds	r3, r7, #4
 800179a:	4619      	mov	r1, r3
 800179c:	4805      	ldr	r0, [pc, #20]	; (80017b4 <MX_TIM7_Init+0x64>)
 800179e:	f004 ff4f 	bl	8006640 <HAL_TIMEx_MasterConfigSynchronization>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80017a8:	f7ff fdd0 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80017ac:	bf00      	nop
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	200002e0 	.word	0x200002e0
 80017b8:	40001400 	.word	0x40001400

080017bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017cc:	d10c      	bne.n	80017e8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ce:	4b12      	ldr	r3, [pc, #72]	; (8001818 <HAL_TIM_Base_MspInit+0x5c>)
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	4a11      	ldr	r2, [pc, #68]	; (8001818 <HAL_TIM_Base_MspInit+0x5c>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6413      	str	r3, [r2, #64]	; 0x40
 80017da:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <HAL_TIM_Base_MspInit+0x5c>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80017e6:	e010      	b.n	800180a <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a0b      	ldr	r2, [pc, #44]	; (800181c <HAL_TIM_Base_MspInit+0x60>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d10b      	bne.n	800180a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <HAL_TIM_Base_MspInit+0x5c>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	4a08      	ldr	r2, [pc, #32]	; (8001818 <HAL_TIM_Base_MspInit+0x5c>)
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	6413      	str	r3, [r2, #64]	; 0x40
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <HAL_TIM_Base_MspInit+0x5c>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 0320 	and.w	r3, r3, #32
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
}
 800180a:	bf00      	nop
 800180c:	3714      	adds	r7, #20
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40023800 	.word	0x40023800
 800181c:	40001400 	.word	0x40001400

08001820 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001840:	d11c      	bne.n	800187c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <HAL_TIM_MspPostInit+0x64>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a0f      	ldr	r2, [pc, #60]	; (8001884 <HAL_TIM_MspPostInit+0x64>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b0d      	ldr	r3, [pc, #52]	; (8001884 <HAL_TIM_MspPostInit+0x64>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800185a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800185e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001868:	2300      	movs	r3, #0
 800186a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800186c:	2301      	movs	r3, #1
 800186e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	4619      	mov	r1, r3
 8001876:	4804      	ldr	r0, [pc, #16]	; (8001888 <HAL_TIM_MspPostInit+0x68>)
 8001878:	f000 fb3e 	bl	8001ef8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800187c:	bf00      	nop
 800187e:	3720      	adds	r7, #32
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40023800 	.word	0x40023800
 8001888:	40020000 	.word	0x40020000

0800188c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001890:	4b14      	ldr	r3, [pc, #80]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 8001892:	4a15      	ldr	r2, [pc, #84]	; (80018e8 <MX_USART1_UART_Init+0x5c>)
 8001894:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001896:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 8001898:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800189c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800189e:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018a4:	4b0f      	ldr	r3, [pc, #60]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018aa:	4b0e      	ldr	r3, [pc, #56]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018b0:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018b2:	220c      	movs	r2, #12
 80018b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018b6:	4b0b      	ldr	r3, [pc, #44]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018bc:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018be:	2200      	movs	r2, #0
 80018c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018c2:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018c8:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018ce:	4805      	ldr	r0, [pc, #20]	; (80018e4 <MX_USART1_UART_Init+0x58>)
 80018d0:	f005 f82c 	bl	800692c <HAL_UART_Init>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80018da:	f7ff fd37 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	2000032c 	.word	0x2000032c
 80018e8:	40011000 	.word	0x40011000

080018ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b0ac      	sub	sp, #176	; 0xb0
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001904:	f107 0318 	add.w	r3, r7, #24
 8001908:	2284      	movs	r2, #132	; 0x84
 800190a:	2100      	movs	r1, #0
 800190c:	4618      	mov	r0, r3
 800190e:	f006 fa6b 	bl	8007de8 <memset>
  if(uartHandle->Instance==USART1)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a36      	ldr	r2, [pc, #216]	; (80019f0 <HAL_UART_MspInit+0x104>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d164      	bne.n	80019e6 <HAL_UART_MspInit+0xfa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800191c:	2340      	movs	r3, #64	; 0x40
 800191e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001920:	2300      	movs	r3, #0
 8001922:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001924:	f107 0318 	add.w	r3, r7, #24
 8001928:	4618      	mov	r0, r3
 800192a:	f001 fed9 	bl	80036e0 <HAL_RCCEx_PeriphCLKConfig>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001934:	f7ff fd0a 	bl	800134c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001938:	4b2e      	ldr	r3, [pc, #184]	; (80019f4 <HAL_UART_MspInit+0x108>)
 800193a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193c:	4a2d      	ldr	r2, [pc, #180]	; (80019f4 <HAL_UART_MspInit+0x108>)
 800193e:	f043 0310 	orr.w	r3, r3, #16
 8001942:	6453      	str	r3, [r2, #68]	; 0x44
 8001944:	4b2b      	ldr	r3, [pc, #172]	; (80019f4 <HAL_UART_MspInit+0x108>)
 8001946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001948:	f003 0310 	and.w	r3, r3, #16
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001950:	4b28      	ldr	r3, [pc, #160]	; (80019f4 <HAL_UART_MspInit+0x108>)
 8001952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001954:	4a27      	ldr	r2, [pc, #156]	; (80019f4 <HAL_UART_MspInit+0x108>)
 8001956:	f043 0302 	orr.w	r3, r3, #2
 800195a:	6313      	str	r3, [r2, #48]	; 0x30
 800195c:	4b25      	ldr	r3, [pc, #148]	; (80019f4 <HAL_UART_MspInit+0x108>)
 800195e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001968:	4b22      	ldr	r3, [pc, #136]	; (80019f4 <HAL_UART_MspInit+0x108>)
 800196a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196c:	4a21      	ldr	r2, [pc, #132]	; (80019f4 <HAL_UART_MspInit+0x108>)
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	6313      	str	r3, [r2, #48]	; 0x30
 8001974:	4b1f      	ldr	r3, [pc, #124]	; (80019f4 <HAL_UART_MspInit+0x108>)
 8001976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001980:	2380      	movs	r3, #128	; 0x80
 8001982:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001986:	2302      	movs	r3, #2
 8001988:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001992:	2303      	movs	r3, #3
 8001994:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001998:	2307      	movs	r3, #7
 800199a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80019a2:	4619      	mov	r1, r3
 80019a4:	4814      	ldr	r0, [pc, #80]	; (80019f8 <HAL_UART_MspInit+0x10c>)
 80019a6:	f000 faa7 	bl	8001ef8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b2:	2302      	movs	r3, #2
 80019b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019be:	2303      	movs	r3, #3
 80019c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019c4:	2307      	movs	r3, #7
 80019c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80019ce:	4619      	mov	r1, r3
 80019d0:	480a      	ldr	r0, [pc, #40]	; (80019fc <HAL_UART_MspInit+0x110>)
 80019d2:	f000 fa91 	bl	8001ef8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2100      	movs	r1, #0
 80019da:	2025      	movs	r0, #37	; 0x25
 80019dc:	f000 f9aa 	bl	8001d34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019e0:	2025      	movs	r0, #37	; 0x25
 80019e2:	f000 f9d3 	bl	8001d8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80019e6:	bf00      	nop
 80019e8:	37b0      	adds	r7, #176	; 0xb0
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40011000 	.word	0x40011000
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40020400 	.word	0x40020400
 80019fc:	40020000 	.word	0x40020000

08001a00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a04:	480d      	ldr	r0, [pc, #52]	; (8001a3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a06:	490e      	ldr	r1, [pc, #56]	; (8001a40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a08:	4a0e      	ldr	r2, [pc, #56]	; (8001a44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a0c:	e002      	b.n	8001a14 <LoopCopyDataInit>

08001a0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a12:	3304      	adds	r3, #4

08001a14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a18:	d3f9      	bcc.n	8001a0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1a:	4a0b      	ldr	r2, [pc, #44]	; (8001a48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a1c:	4c0b      	ldr	r4, [pc, #44]	; (8001a4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a20:	e001      	b.n	8001a26 <LoopFillZerobss>

08001a22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a24:	3204      	adds	r2, #4

08001a26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a28:	d3fb      	bcc.n	8001a22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a2a:	f7ff fe09 	bl	8001640 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a2e:	f006 f9a9 	bl	8007d84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a32:	f7ff fbb7 	bl	80011a4 <main>
  bx  lr    
 8001a36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a38:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a40:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001a44:	0800b1ec 	.word	0x0800b1ec
  ldr r2, =_sbss
 8001a48:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001a4c:	200003c8 	.word	0x200003c8

08001a50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a50:	e7fe      	b.n	8001a50 <ADC_IRQHandler>

08001a52 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a56:	2003      	movs	r0, #3
 8001a58:	f000 f94c 	bl	8001cf4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a5c:	200f      	movs	r0, #15
 8001a5e:	f000 f805 	bl	8001a6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a62:	f7ff fcc5 	bl	80013f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a74:	4b12      	ldr	r3, [pc, #72]	; (8001ac0 <HAL_InitTick+0x54>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_InitTick+0x58>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f996 	bl	8001dbc <HAL_SYSTICK_Config>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e00e      	b.n	8001ab8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b0f      	cmp	r3, #15
 8001a9e:	d80a      	bhi.n	8001ab6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	6879      	ldr	r1, [r7, #4]
 8001aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa8:	f000 f944 	bl	8001d34 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aac:	4a06      	ldr	r2, [pc, #24]	; (8001ac8 <HAL_InitTick+0x5c>)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e000      	b.n	8001ab8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20000000 	.word	0x20000000
 8001ac4:	20000008 	.word	0x20000008
 8001ac8:	20000004 	.word	0x20000004

08001acc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <HAL_IncTick+0x20>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <HAL_IncTick+0x24>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4413      	add	r3, r2
 8001adc:	4a04      	ldr	r2, [pc, #16]	; (8001af0 <HAL_IncTick+0x24>)
 8001ade:	6013      	str	r3, [r2, #0]
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	20000008 	.word	0x20000008
 8001af0:	200003b4 	.word	0x200003b4

08001af4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return uwTick;
 8001af8:	4b03      	ldr	r3, [pc, #12]	; (8001b08 <HAL_GetTick+0x14>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	200003b4 	.word	0x200003b4

08001b0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b14:	f7ff ffee 	bl	8001af4 <HAL_GetTick>
 8001b18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b24:	d005      	beq.n	8001b32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b26:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <HAL_Delay+0x44>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	4413      	add	r3, r2
 8001b30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b32:	bf00      	nop
 8001b34:	f7ff ffde 	bl	8001af4 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d8f7      	bhi.n	8001b34 <HAL_Delay+0x28>
  {
  }
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000008 	.word	0x20000008

08001b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <__NVIC_SetPriorityGrouping+0x40>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b70:	4013      	ands	r3, r2
 8001b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <__NVIC_SetPriorityGrouping+0x44>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b82:	4a04      	ldr	r2, [pc, #16]	; (8001b94 <__NVIC_SetPriorityGrouping+0x40>)
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	60d3      	str	r3, [r2, #12]
}
 8001b88:	bf00      	nop
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	e000ed00 	.word	0xe000ed00
 8001b98:	05fa0000 	.word	0x05fa0000

08001b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ba0:	4b04      	ldr	r3, [pc, #16]	; (8001bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	0a1b      	lsrs	r3, r3, #8
 8001ba6:	f003 0307 	and.w	r3, r3, #7
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	e000ed00 	.word	0xe000ed00

08001bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	db0b      	blt.n	8001be2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	f003 021f 	and.w	r2, r3, #31
 8001bd0:	4907      	ldr	r1, [pc, #28]	; (8001bf0 <__NVIC_EnableIRQ+0x38>)
 8001bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd6:	095b      	lsrs	r3, r3, #5
 8001bd8:	2001      	movs	r0, #1
 8001bda:	fa00 f202 	lsl.w	r2, r0, r2
 8001bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	e000e100 	.word	0xe000e100

08001bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	6039      	str	r1, [r7, #0]
 8001bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	db0a      	blt.n	8001c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	490c      	ldr	r1, [pc, #48]	; (8001c40 <__NVIC_SetPriority+0x4c>)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	0112      	lsls	r2, r2, #4
 8001c14:	b2d2      	uxtb	r2, r2
 8001c16:	440b      	add	r3, r1
 8001c18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c1c:	e00a      	b.n	8001c34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	4908      	ldr	r1, [pc, #32]	; (8001c44 <__NVIC_SetPriority+0x50>)
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	3b04      	subs	r3, #4
 8001c2c:	0112      	lsls	r2, r2, #4
 8001c2e:	b2d2      	uxtb	r2, r2
 8001c30:	440b      	add	r3, r1
 8001c32:	761a      	strb	r2, [r3, #24]
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	e000e100 	.word	0xe000e100
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b089      	sub	sp, #36	; 0x24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f003 0307 	and.w	r3, r3, #7
 8001c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	f1c3 0307 	rsb	r3, r3, #7
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	bf28      	it	cs
 8001c66:	2304      	movcs	r3, #4
 8001c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	2b06      	cmp	r3, #6
 8001c70:	d902      	bls.n	8001c78 <NVIC_EncodePriority+0x30>
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	3b03      	subs	r3, #3
 8001c76:	e000      	b.n	8001c7a <NVIC_EncodePriority+0x32>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43da      	mvns	r2, r3
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c90:	f04f 31ff 	mov.w	r1, #4294967295
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9a:	43d9      	mvns	r1, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca0:	4313      	orrs	r3, r2
         );
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3724      	adds	r7, #36	; 0x24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
	...

08001cb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cc0:	d301      	bcc.n	8001cc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e00f      	b.n	8001ce6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <SysTick_Config+0x40>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cce:	210f      	movs	r1, #15
 8001cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd4:	f7ff ff8e 	bl	8001bf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <SysTick_Config+0x40>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cde:	4b04      	ldr	r3, [pc, #16]	; (8001cf0 <SysTick_Config+0x40>)
 8001ce0:	2207      	movs	r2, #7
 8001ce2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	e000e010 	.word	0xe000e010

08001cf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b07      	cmp	r3, #7
 8001d00:	d00f      	beq.n	8001d22 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b06      	cmp	r3, #6
 8001d06:	d00c      	beq.n	8001d22 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b05      	cmp	r3, #5
 8001d0c:	d009      	beq.n	8001d22 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d006      	beq.n	8001d22 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b03      	cmp	r3, #3
 8001d18:	d003      	beq.n	8001d22 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d1a:	2191      	movs	r1, #145	; 0x91
 8001d1c:	4804      	ldr	r0, [pc, #16]	; (8001d30 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001d1e:	f7ff fb1a 	bl	8001356 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7ff ff16 	bl	8001b54 <__NVIC_SetPriorityGrouping>
}
 8001d28:	bf00      	nop
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	0800abdc 	.word	0x0800abdc

08001d34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
 8001d40:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b0f      	cmp	r3, #15
 8001d4a:	d903      	bls.n	8001d54 <HAL_NVIC_SetPriority+0x20>
 8001d4c:	21a9      	movs	r1, #169	; 0xa9
 8001d4e:	480e      	ldr	r0, [pc, #56]	; (8001d88 <HAL_NVIC_SetPriority+0x54>)
 8001d50:	f7ff fb01 	bl	8001356 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	2b0f      	cmp	r3, #15
 8001d58:	d903      	bls.n	8001d62 <HAL_NVIC_SetPriority+0x2e>
 8001d5a:	21aa      	movs	r1, #170	; 0xaa
 8001d5c:	480a      	ldr	r0, [pc, #40]	; (8001d88 <HAL_NVIC_SetPriority+0x54>)
 8001d5e:	f7ff fafa 	bl	8001356 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d62:	f7ff ff1b 	bl	8001b9c <__NVIC_GetPriorityGrouping>
 8001d66:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	6978      	ldr	r0, [r7, #20]
 8001d6e:	f7ff ff6b 	bl	8001c48 <NVIC_EncodePriority>
 8001d72:	4602      	mov	r2, r0
 8001d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d78:	4611      	mov	r1, r2
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff ff3a 	bl	8001bf4 <__NVIC_SetPriority>
}
 8001d80:	bf00      	nop
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	0800abdc 	.word	0x0800abdc

08001d8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	da03      	bge.n	8001da6 <HAL_NVIC_EnableIRQ+0x1a>
 8001d9e:	21bd      	movs	r1, #189	; 0xbd
 8001da0:	4805      	ldr	r0, [pc, #20]	; (8001db8 <HAL_NVIC_EnableIRQ+0x2c>)
 8001da2:	f7ff fad8 	bl	8001356 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff ff04 	bl	8001bb8 <__NVIC_EnableIRQ>
}
 8001db0:	bf00      	nop
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	0800abdc 	.word	0x0800abdc

08001dbc <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ff73 	bl	8001cb0 <SysTick_Config>
 8001dca:	4603      	mov	r3, r0
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001de0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001de2:	f7ff fe87 	bl	8001af4 <HAL_GetTick>
 8001de6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d008      	beq.n	8001e06 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2280      	movs	r2, #128	; 0x80
 8001df8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e052      	b.n	8001eac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f022 0216 	bic.w	r2, r2, #22
 8001e14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	695a      	ldr	r2, [r3, #20]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e24:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d103      	bne.n	8001e36 <HAL_DMA_Abort+0x62>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d007      	beq.n	8001e46 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f022 0208 	bic.w	r2, r2, #8
 8001e44:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 0201 	bic.w	r2, r2, #1
 8001e54:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e56:	e013      	b.n	8001e80 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e58:	f7ff fe4c 	bl	8001af4 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b05      	cmp	r3, #5
 8001e64:	d90c      	bls.n	8001e80 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2203      	movs	r2, #3
 8001e70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e015      	b.n	8001eac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1e4      	bne.n	8001e58 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e92:	223f      	movs	r2, #63	; 0x3f
 8001e94:	409a      	lsls	r2, r3
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3710      	adds	r7, #16
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d004      	beq.n	8001ed2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2280      	movs	r2, #128	; 0x80
 8001ecc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e00c      	b.n	8001eec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2205      	movs	r2, #5
 8001ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 0201 	bic.w	r2, r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b088      	sub	sp, #32
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a3a      	ldr	r2, [pc, #232]	; (8002000 <HAL_GPIO_Init+0x108>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d02b      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a39      	ldr	r2, [pc, #228]	; (8002004 <HAL_GPIO_Init+0x10c>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d027      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a38      	ldr	r2, [pc, #224]	; (8002008 <HAL_GPIO_Init+0x110>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d023      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a37      	ldr	r2, [pc, #220]	; (800200c <HAL_GPIO_Init+0x114>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d01f      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a36      	ldr	r2, [pc, #216]	; (8002010 <HAL_GPIO_Init+0x118>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d01b      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a35      	ldr	r2, [pc, #212]	; (8002014 <HAL_GPIO_Init+0x11c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d017      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a34      	ldr	r2, [pc, #208]	; (8002018 <HAL_GPIO_Init+0x120>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d013      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a33      	ldr	r2, [pc, #204]	; (800201c <HAL_GPIO_Init+0x124>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d00f      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a32      	ldr	r2, [pc, #200]	; (8002020 <HAL_GPIO_Init+0x128>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d00b      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a31      	ldr	r2, [pc, #196]	; (8002024 <HAL_GPIO_Init+0x12c>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d007      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a30      	ldr	r2, [pc, #192]	; (8002028 <HAL_GPIO_Init+0x130>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d003      	beq.n	8001f72 <HAL_GPIO_Init+0x7a>
 8001f6a:	21aa      	movs	r1, #170	; 0xaa
 8001f6c:	482f      	ldr	r0, [pc, #188]	; (800202c <HAL_GPIO_Init+0x134>)
 8001f6e:	f7ff f9f2 	bl	8001356 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d103      	bne.n	8001f84 <HAL_GPIO_Init+0x8c>
 8001f7c:	21ab      	movs	r1, #171	; 0xab
 8001f7e:	482b      	ldr	r0, [pc, #172]	; (800202c <HAL_GPIO_Init+0x134>)
 8001f80:	f7ff f9e9 	bl	8001356 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d035      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d031      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	2b11      	cmp	r3, #17
 8001f9a:	d02d      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d029      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2b12      	cmp	r3, #18
 8001faa:	d025      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8001fb4:	d020      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8001fbe:	d01b      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8001fc8:	d016      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8001fd2:	d011      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8001fdc:	d00c      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8001fe6:	d007      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2b03      	cmp	r3, #3
 8001fee:	d003      	beq.n	8001ff8 <HAL_GPIO_Init+0x100>
 8001ff0:	21ac      	movs	r1, #172	; 0xac
 8001ff2:	480e      	ldr	r0, [pc, #56]	; (800202c <HAL_GPIO_Init+0x134>)
 8001ff4:	f7ff f9af 	bl	8001356 <assert_failed>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	61fb      	str	r3, [r7, #28]
 8001ffc:	e2c7      	b.n	800258e <HAL_GPIO_Init+0x696>
 8001ffe:	bf00      	nop
 8002000:	40020000 	.word	0x40020000
 8002004:	40020400 	.word	0x40020400
 8002008:	40020800 	.word	0x40020800
 800200c:	40020c00 	.word	0x40020c00
 8002010:	40021000 	.word	0x40021000
 8002014:	40021400 	.word	0x40021400
 8002018:	40021800 	.word	0x40021800
 800201c:	40021c00 	.word	0x40021c00
 8002020:	40022000 	.word	0x40022000
 8002024:	40022400 	.word	0x40022400
 8002028:	40022800 	.word	0x40022800
 800202c:	0800ac18 	.word	0x0800ac18
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002030:	2201      	movs	r2, #1
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	697a      	ldr	r2, [r7, #20]
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	429a      	cmp	r2, r3
 800204a:	f040 829d 	bne.w	8002588 <HAL_GPIO_Init+0x690>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 0303 	and.w	r3, r3, #3
 8002056:	2b01      	cmp	r3, #1
 8002058:	d005      	beq.n	8002066 <HAL_GPIO_Init+0x16e>
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 0303 	and.w	r3, r3, #3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d144      	bne.n	80020f0 <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00f      	beq.n	800208e <HAL_GPIO_Init+0x196>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d00b      	beq.n	800208e <HAL_GPIO_Init+0x196>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d007      	beq.n	800208e <HAL_GPIO_Init+0x196>
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	2b03      	cmp	r3, #3
 8002084:	d003      	beq.n	800208e <HAL_GPIO_Init+0x196>
 8002086:	21bd      	movs	r1, #189	; 0xbd
 8002088:	4831      	ldr	r0, [pc, #196]	; (8002150 <HAL_GPIO_Init+0x258>)
 800208a:	f7ff f964 	bl	8001356 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	2203      	movs	r2, #3
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43db      	mvns	r3, r3
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4013      	ands	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68da      	ldr	r2, [r3, #12]
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020c4:	2201      	movs	r2, #1
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4013      	ands	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	091b      	lsrs	r3, r3, #4
 80020da:	f003 0201 	and.w	r2, r3, #1
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f003 0303 	and.w	r3, r3, #3
 80020f8:	2b03      	cmp	r3, #3
 80020fa:	d02b      	beq.n	8002154 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d00b      	beq.n	800211c <HAL_GPIO_Init+0x224>
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d007      	beq.n	800211c <HAL_GPIO_Init+0x224>
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d003      	beq.n	800211c <HAL_GPIO_Init+0x224>
 8002114:	21ce      	movs	r1, #206	; 0xce
 8002116:	480e      	ldr	r0, [pc, #56]	; (8002150 <HAL_GPIO_Init+0x258>)
 8002118:	f7ff f91d 	bl	8001356 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	2203      	movs	r2, #3
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	4013      	ands	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4313      	orrs	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	60da      	str	r2, [r3, #12]
 800214c:	e002      	b.n	8002154 <HAL_GPIO_Init+0x25c>
 800214e:	bf00      	nop
 8002150:	0800ac18 	.word	0x0800ac18
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 0303 	and.w	r3, r3, #3
 800215c:	2b02      	cmp	r3, #2
 800215e:	f040 8134 	bne.w	80023ca <HAL_GPIO_Init+0x4d2>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	2b00      	cmp	r3, #0
 8002168:	f000 810b 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	2b01      	cmp	r3, #1
 8002172:	f000 8106 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	2b00      	cmp	r3, #0
 800217c:	f000 8101 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	2b00      	cmp	r3, #0
 8002186:	f000 80fc 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	2b00      	cmp	r3, #0
 8002190:	f000 80f7 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	2b01      	cmp	r3, #1
 800219a:	f000 80f2 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	f000 80ed 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	691b      	ldr	r3, [r3, #16]
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	f000 80e8 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	f000 80e3 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	2b03      	cmp	r3, #3
 80021c2:	f000 80de 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	2b03      	cmp	r3, #3
 80021cc:	f000 80d9 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	2b03      	cmp	r3, #3
 80021d6:	f000 80d4 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	2b03      	cmp	r3, #3
 80021e0:	f000 80cf 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	f000 80ca 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	2b03      	cmp	r3, #3
 80021f4:	f000 80c5 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	691b      	ldr	r3, [r3, #16]
 80021fc:	2b04      	cmp	r3, #4
 80021fe:	f000 80c0 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	2b04      	cmp	r3, #4
 8002208:	f000 80bb 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	2b04      	cmp	r3, #4
 8002212:	f000 80b6 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	2b04      	cmp	r3, #4
 800221c:	f000 80b1 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	2b04      	cmp	r3, #4
 8002226:	f000 80ac 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	2b05      	cmp	r3, #5
 8002230:	f000 80a7 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	2b05      	cmp	r3, #5
 800223a:	f000 80a2 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	2b05      	cmp	r3, #5
 8002244:	f000 809d 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	2b05      	cmp	r3, #5
 800224e:	f000 8098 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	2b05      	cmp	r3, #5
 8002258:	f000 8093 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	691b      	ldr	r3, [r3, #16]
 8002260:	2b05      	cmp	r3, #5
 8002262:	f000 808e 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	2b06      	cmp	r3, #6
 800226c:	f000 8089 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	2b06      	cmp	r3, #6
 8002276:	f000 8084 	beq.w	8002382 <HAL_GPIO_Init+0x48a>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	2b07      	cmp	r3, #7
 8002280:	d07f      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	2b07      	cmp	r3, #7
 8002288:	d07b      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	2b07      	cmp	r3, #7
 8002290:	d077      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	2b07      	cmp	r3, #7
 8002298:	d073      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	2b07      	cmp	r3, #7
 80022a0:	d06f      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	2b07      	cmp	r3, #7
 80022a8:	d06b      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	2b07      	cmp	r3, #7
 80022b0:	d067      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	2b08      	cmp	r3, #8
 80022b8:	d063      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d05f      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	2b08      	cmp	r3, #8
 80022c8:	d05b      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d057      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	2b08      	cmp	r3, #8
 80022d8:	d053      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	2b08      	cmp	r3, #8
 80022e0:	d04f      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d04b      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	2b09      	cmp	r3, #9
 80022f0:	d047      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	2b09      	cmp	r3, #9
 80022f8:	d043      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	2b09      	cmp	r3, #9
 8002300:	d03f      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	2b09      	cmp	r3, #9
 8002308:	d03b      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	2b09      	cmp	r3, #9
 8002310:	d037      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	2b09      	cmp	r3, #9
 8002318:	d033      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	2b09      	cmp	r3, #9
 8002320:	d02f      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	2b0a      	cmp	r3, #10
 8002328:	d02b      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	2b0a      	cmp	r3, #10
 8002330:	d027      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	2b0a      	cmp	r3, #10
 8002338:	d023      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	2b0a      	cmp	r3, #10
 8002340:	d01f      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	2b0b      	cmp	r3, #11
 8002348:	d01b      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	2b0c      	cmp	r3, #12
 8002350:	d017      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	2b0c      	cmp	r3, #12
 8002358:	d013      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	2b0c      	cmp	r3, #12
 8002360:	d00f      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	2b0f      	cmp	r3, #15
 8002368:	d00b      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	2b0d      	cmp	r3, #13
 8002370:	d007      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	2b0e      	cmp	r3, #14
 8002378:	d003      	beq.n	8002382 <HAL_GPIO_Init+0x48a>
 800237a:	21db      	movs	r1, #219	; 0xdb
 800237c:	4888      	ldr	r0, [pc, #544]	; (80025a0 <HAL_GPIO_Init+0x6a8>)
 800237e:	f7fe ffea 	bl	8001356 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	08da      	lsrs	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	3208      	adds	r2, #8
 800238a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800238e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	220f      	movs	r2, #15
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	43db      	mvns	r3, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4013      	ands	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	691a      	ldr	r2, [r3, #16]
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	f003 0307 	and.w	r3, r3, #7
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	08da      	lsrs	r2, r3, #3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3208      	adds	r2, #8
 80023c4:	69b9      	ldr	r1, [r7, #24]
 80023c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	2203      	movs	r2, #3
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	4013      	ands	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f003 0203 	and.w	r2, r3, #3
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 80be 	beq.w	8002588 <HAL_GPIO_Init+0x690>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800240c:	4b65      	ldr	r3, [pc, #404]	; (80025a4 <HAL_GPIO_Init+0x6ac>)
 800240e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002410:	4a64      	ldr	r2, [pc, #400]	; (80025a4 <HAL_GPIO_Init+0x6ac>)
 8002412:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002416:	6453      	str	r3, [r2, #68]	; 0x44
 8002418:	4b62      	ldr	r3, [pc, #392]	; (80025a4 <HAL_GPIO_Init+0x6ac>)
 800241a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002424:	4a60      	ldr	r2, [pc, #384]	; (80025a8 <HAL_GPIO_Init+0x6b0>)
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	089b      	lsrs	r3, r3, #2
 800242a:	3302      	adds	r3, #2
 800242c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002430:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	f003 0303 	and.w	r3, r3, #3
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	220f      	movs	r2, #15
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a58      	ldr	r2, [pc, #352]	; (80025ac <HAL_GPIO_Init+0x6b4>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d037      	beq.n	80024c0 <HAL_GPIO_Init+0x5c8>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a57      	ldr	r2, [pc, #348]	; (80025b0 <HAL_GPIO_Init+0x6b8>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d031      	beq.n	80024bc <HAL_GPIO_Init+0x5c4>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a56      	ldr	r2, [pc, #344]	; (80025b4 <HAL_GPIO_Init+0x6bc>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d02b      	beq.n	80024b8 <HAL_GPIO_Init+0x5c0>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a55      	ldr	r2, [pc, #340]	; (80025b8 <HAL_GPIO_Init+0x6c0>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d025      	beq.n	80024b4 <HAL_GPIO_Init+0x5bc>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a54      	ldr	r2, [pc, #336]	; (80025bc <HAL_GPIO_Init+0x6c4>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d01f      	beq.n	80024b0 <HAL_GPIO_Init+0x5b8>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a53      	ldr	r2, [pc, #332]	; (80025c0 <HAL_GPIO_Init+0x6c8>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d019      	beq.n	80024ac <HAL_GPIO_Init+0x5b4>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a52      	ldr	r2, [pc, #328]	; (80025c4 <HAL_GPIO_Init+0x6cc>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d013      	beq.n	80024a8 <HAL_GPIO_Init+0x5b0>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a51      	ldr	r2, [pc, #324]	; (80025c8 <HAL_GPIO_Init+0x6d0>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d00d      	beq.n	80024a4 <HAL_GPIO_Init+0x5ac>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a50      	ldr	r2, [pc, #320]	; (80025cc <HAL_GPIO_Init+0x6d4>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d007      	beq.n	80024a0 <HAL_GPIO_Init+0x5a8>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a4f      	ldr	r2, [pc, #316]	; (80025d0 <HAL_GPIO_Init+0x6d8>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d101      	bne.n	800249c <HAL_GPIO_Init+0x5a4>
 8002498:	2309      	movs	r3, #9
 800249a:	e012      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 800249c:	230a      	movs	r3, #10
 800249e:	e010      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024a0:	2308      	movs	r3, #8
 80024a2:	e00e      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024a4:	2307      	movs	r3, #7
 80024a6:	e00c      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024a8:	2306      	movs	r3, #6
 80024aa:	e00a      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024ac:	2305      	movs	r3, #5
 80024ae:	e008      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024b0:	2304      	movs	r3, #4
 80024b2:	e006      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024b4:	2303      	movs	r3, #3
 80024b6:	e004      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e002      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024bc:	2301      	movs	r3, #1
 80024be:	e000      	b.n	80024c2 <HAL_GPIO_Init+0x5ca>
 80024c0:	2300      	movs	r3, #0
 80024c2:	69fa      	ldr	r2, [r7, #28]
 80024c4:	f002 0203 	and.w	r2, r2, #3
 80024c8:	0092      	lsls	r2, r2, #2
 80024ca:	4093      	lsls	r3, r2
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80024d2:	4935      	ldr	r1, [pc, #212]	; (80025a8 <HAL_GPIO_Init+0x6b0>)
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	089b      	lsrs	r3, r3, #2
 80024d8:	3302      	adds	r3, #2
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024e0:	4b3c      	ldr	r3, [pc, #240]	; (80025d4 <HAL_GPIO_Init+0x6dc>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	43db      	mvns	r3, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4013      	ands	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d003      	beq.n	8002504 <HAL_GPIO_Init+0x60c>
        {
          temp |= iocurrent;
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	4313      	orrs	r3, r2
 8002502:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002504:	4a33      	ldr	r2, [pc, #204]	; (80025d4 <HAL_GPIO_Init+0x6dc>)
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800250a:	4b32      	ldr	r3, [pc, #200]	; (80025d4 <HAL_GPIO_Init+0x6dc>)
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	43db      	mvns	r3, r3
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	4013      	ands	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_GPIO_Init+0x636>
        {
          temp |= iocurrent;
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800252e:	4a29      	ldr	r2, [pc, #164]	; (80025d4 <HAL_GPIO_Init+0x6dc>)
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002534:	4b27      	ldr	r3, [pc, #156]	; (80025d4 <HAL_GPIO_Init+0x6dc>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	43db      	mvns	r3, r3
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4013      	ands	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <HAL_GPIO_Init+0x660>
        {
          temp |= iocurrent;
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4313      	orrs	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002558:	4a1e      	ldr	r2, [pc, #120]	; (80025d4 <HAL_GPIO_Init+0x6dc>)
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800255e:	4b1d      	ldr	r3, [pc, #116]	; (80025d4 <HAL_GPIO_Init+0x6dc>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	43db      	mvns	r3, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4013      	ands	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_GPIO_Init+0x68a>
        {
          temp |= iocurrent;
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002582:	4a14      	ldr	r2, [pc, #80]	; (80025d4 <HAL_GPIO_Init+0x6dc>)
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	3301      	adds	r3, #1
 800258c:	61fb      	str	r3, [r7, #28]
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	2b0f      	cmp	r3, #15
 8002592:	f67f ad4d 	bls.w	8002030 <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 8002596:	bf00      	nop
 8002598:	bf00      	nop
 800259a:	3720      	adds	r7, #32
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	0800ac18 	.word	0x0800ac18
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40013800 	.word	0x40013800
 80025ac:	40020000 	.word	0x40020000
 80025b0:	40020400 	.word	0x40020400
 80025b4:	40020800 	.word	0x40020800
 80025b8:	40020c00 	.word	0x40020c00
 80025bc:	40021000 	.word	0x40021000
 80025c0:	40021400 	.word	0x40021400
 80025c4:	40021800 	.word	0x40021800
 80025c8:	40021c00 	.word	0x40021c00
 80025cc:	40022000 	.word	0x40022000
 80025d0:	40022400 	.word	0x40022400
 80025d4:	40013c00 	.word	0x40013c00

080025d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	460b      	mov	r3, r1
 80025e2:	807b      	strh	r3, [r7, #2]
 80025e4:	4613      	mov	r3, r2
 80025e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80025e8:	887b      	ldrh	r3, [r7, #2]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d104      	bne.n	80025f8 <HAL_GPIO_WritePin+0x20>
 80025ee:	f240 1197 	movw	r1, #407	; 0x197
 80025f2:	480e      	ldr	r0, [pc, #56]	; (800262c <HAL_GPIO_WritePin+0x54>)
 80025f4:	f7fe feaf 	bl	8001356 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80025f8:	787b      	ldrb	r3, [r7, #1]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d007      	beq.n	800260e <HAL_GPIO_WritePin+0x36>
 80025fe:	787b      	ldrb	r3, [r7, #1]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d004      	beq.n	800260e <HAL_GPIO_WritePin+0x36>
 8002604:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8002608:	4808      	ldr	r0, [pc, #32]	; (800262c <HAL_GPIO_WritePin+0x54>)
 800260a:	f7fe fea4 	bl	8001356 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 800260e:	787b      	ldrb	r3, [r7, #1]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d003      	beq.n	800261c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002614:	887a      	ldrh	r2, [r7, #2]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800261a:	e003      	b.n	8002624 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800261c:	887b      	ldrh	r3, [r7, #2]
 800261e:	041a      	lsls	r2, r3, #16
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	619a      	str	r2, [r3, #24]
}
 8002624:	bf00      	nop
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	0800ac18 	.word	0x0800ac18

08002630 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e107      	b.n	8002852 <HAL_I2C_Init+0x222>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a85      	ldr	r2, [pc, #532]	; (800285c <HAL_I2C_Init+0x22c>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d013      	beq.n	8002674 <HAL_I2C_Init+0x44>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a83      	ldr	r2, [pc, #524]	; (8002860 <HAL_I2C_Init+0x230>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d00e      	beq.n	8002674 <HAL_I2C_Init+0x44>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a82      	ldr	r2, [pc, #520]	; (8002864 <HAL_I2C_Init+0x234>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d009      	beq.n	8002674 <HAL_I2C_Init+0x44>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a80      	ldr	r2, [pc, #512]	; (8002868 <HAL_I2C_Init+0x238>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d004      	beq.n	8002674 <HAL_I2C_Init+0x44>
 800266a:	f240 2119 	movw	r1, #537	; 0x219
 800266e:	487f      	ldr	r0, [pc, #508]	; (800286c <HAL_I2C_Init+0x23c>)
 8002670:	f7fe fe71 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800267c:	d304      	bcc.n	8002688 <HAL_I2C_Init+0x58>
 800267e:	f240 211a 	movw	r1, #538	; 0x21a
 8002682:	487a      	ldr	r0, [pc, #488]	; (800286c <HAL_I2C_Init+0x23c>)
 8002684:	f7fe fe67 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d008      	beq.n	80026a2 <HAL_I2C_Init+0x72>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	2b02      	cmp	r3, #2
 8002696:	d004      	beq.n	80026a2 <HAL_I2C_Init+0x72>
 8002698:	f240 211b 	movw	r1, #539	; 0x21b
 800269c:	4873      	ldr	r0, [pc, #460]	; (800286c <HAL_I2C_Init+0x23c>)
 800269e:	f7fe fe5a 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d009      	beq.n	80026be <HAL_I2C_Init+0x8e>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026b2:	d004      	beq.n	80026be <HAL_I2C_Init+0x8e>
 80026b4:	f44f 7107 	mov.w	r1, #540	; 0x21c
 80026b8:	486c      	ldr	r0, [pc, #432]	; (800286c <HAL_I2C_Init+0x23c>)
 80026ba:	f7fe fe4c 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	2bff      	cmp	r3, #255	; 0xff
 80026c4:	d904      	bls.n	80026d0 <HAL_I2C_Init+0xa0>
 80026c6:	f240 211d 	movw	r1, #541	; 0x21d
 80026ca:	4868      	ldr	r0, [pc, #416]	; (800286c <HAL_I2C_Init+0x23c>)
 80026cc:	f7fe fe43 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d020      	beq.n	800271a <HAL_I2C_Init+0xea>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d01c      	beq.n	800271a <HAL_I2C_Init+0xea>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d018      	beq.n	800271a <HAL_I2C_Init+0xea>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d014      	beq.n	800271a <HAL_I2C_Init+0xea>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	2b04      	cmp	r3, #4
 80026f6:	d010      	beq.n	800271a <HAL_I2C_Init+0xea>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	2b05      	cmp	r3, #5
 80026fe:	d00c      	beq.n	800271a <HAL_I2C_Init+0xea>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	2b06      	cmp	r3, #6
 8002706:	d008      	beq.n	800271a <HAL_I2C_Init+0xea>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	2b07      	cmp	r3, #7
 800270e:	d004      	beq.n	800271a <HAL_I2C_Init+0xea>
 8002710:	f240 211e 	movw	r1, #542	; 0x21e
 8002714:	4855      	ldr	r0, [pc, #340]	; (800286c <HAL_I2C_Init+0x23c>)
 8002716:	f7fe fe1e 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d009      	beq.n	8002736 <HAL_I2C_Init+0x106>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800272a:	d004      	beq.n	8002736 <HAL_I2C_Init+0x106>
 800272c:	f240 211f 	movw	r1, #543	; 0x21f
 8002730:	484e      	ldr	r0, [pc, #312]	; (800286c <HAL_I2C_Init+0x23c>)
 8002732:	f7fe fe10 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d009      	beq.n	8002752 <HAL_I2C_Init+0x122>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002746:	d004      	beq.n	8002752 <HAL_I2C_Init+0x122>
 8002748:	f44f 7108 	mov.w	r1, #544	; 0x220
 800274c:	4847      	ldr	r0, [pc, #284]	; (800286c <HAL_I2C_Init+0x23c>)
 800274e:	f7fe fe02 	bl	8001356 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d106      	bne.n	800276c <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7fe fcbc 	bl	80010e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2224      	movs	r2, #36	; 0x24
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0201 	bic.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002790:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d107      	bne.n	80027ba <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689a      	ldr	r2, [r3, #8]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027b6:	609a      	str	r2, [r3, #8]
 80027b8:	e006      	b.n	80027c8 <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80027c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d104      	bne.n	80027da <HAL_I2C_Init+0x1aa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6859      	ldr	r1, [r3, #4]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	4b22      	ldr	r3, [pc, #136]	; (8002870 <HAL_I2C_Init+0x240>)
 80027e6:	430b      	orrs	r3, r1
 80027e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691a      	ldr	r2, [r3, #16]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	69d9      	ldr	r1, [r3, #28]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a1a      	ldr	r2, [r3, #32]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	430a      	orrs	r2, r1
 8002822:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f042 0201 	orr.w	r2, r2, #1
 8002832:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2220      	movs	r2, #32
 800283e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40005400 	.word	0x40005400
 8002860:	40005800 	.word	0x40005800
 8002864:	40005c00 	.word	0x40005c00
 8002868:	40006000 	.word	0x40006000
 800286c:	0800ac54 	.word	0x0800ac54
 8002870:	02008000 	.word	0x02008000

08002874 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a32      	ldr	r2, [pc, #200]	; (800294c <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d012      	beq.n	80028ae <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a30      	ldr	r2, [pc, #192]	; (8002950 <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d00d      	beq.n	80028ae <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a2f      	ldr	r2, [pc, #188]	; (8002954 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d008      	beq.n	80028ae <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a2d      	ldr	r2, [pc, #180]	; (8002958 <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d003      	beq.n	80028ae <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 80028a6:	215e      	movs	r1, #94	; 0x5e
 80028a8:	482c      	ldr	r0, [pc, #176]	; (800295c <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 80028aa:	f7fe fd54 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d007      	beq.n	80028c4 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ba:	d003      	beq.n	80028c4 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 80028bc:	215f      	movs	r1, #95	; 0x5f
 80028be:	4827      	ldr	r0, [pc, #156]	; (800295c <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 80028c0:	f7fe fd49 	bl	8001356 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d138      	bne.n	8002942 <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 80028da:	2302      	movs	r3, #2
 80028dc:	e032      	b.n	8002944 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2224      	movs	r2, #36	; 0x24
 80028ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0201 	bic.w	r2, r2, #1
 80028fc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800290c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	6819      	ldr	r1, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0201 	orr.w	r2, r2, #1
 800292c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2220      	movs	r2, #32
 8002932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800293e:	2300      	movs	r3, #0
 8002940:	e000      	b.n	8002944 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8002942:	2302      	movs	r3, #2
  }
}
 8002944:	4618      	mov	r0, r3
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40005400 	.word	0x40005400
 8002950:	40005800 	.word	0x40005800
 8002954:	40005c00 	.word	0x40005c00
 8002958:	40006000 	.word	0x40006000
 800295c:	0800ac8c 	.word	0x0800ac8c

08002960 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a31      	ldr	r2, [pc, #196]	; (8002a34 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d012      	beq.n	800299a <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a2f      	ldr	r2, [pc, #188]	; (8002a38 <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d00d      	beq.n	800299a <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a2e      	ldr	r2, [pc, #184]	; (8002a3c <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d008      	beq.n	800299a <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a2c      	ldr	r2, [pc, #176]	; (8002a40 <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d003      	beq.n	800299a <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8002992:	218c      	movs	r1, #140	; 0x8c
 8002994:	482b      	ldr	r0, [pc, #172]	; (8002a44 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8002996:	f7fe fcde 	bl	8001356 <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	2b0f      	cmp	r3, #15
 800299e:	d903      	bls.n	80029a8 <HAL_I2CEx_ConfigDigitalFilter+0x48>
 80029a0:	218d      	movs	r1, #141	; 0x8d
 80029a2:	4828      	ldr	r0, [pc, #160]	; (8002a44 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 80029a4:	f7fe fcd7 	bl	8001356 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	2b20      	cmp	r3, #32
 80029b2:	d139      	bne.n	8002a28 <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d101      	bne.n	80029c2 <HAL_I2CEx_ConfigDigitalFilter+0x62>
 80029be:	2302      	movs	r3, #2
 80029c0:	e033      	b.n	8002a2a <HAL_I2CEx_ConfigDigitalFilter+0xca>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2224      	movs	r2, #36	; 0x24
 80029ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0201 	bic.w	r2, r2, #1
 80029e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80029f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	021b      	lsls	r3, r3, #8
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0201 	orr.w	r2, r2, #1
 8002a12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2220      	movs	r2, #32
 8002a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e000      	b.n	8002a2a <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 8002a28:	2302      	movs	r3, #2
  }
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40005400 	.word	0x40005400
 8002a38:	40005800 	.word	0x40005800
 8002a3c:	40005c00 	.word	0x40005c00
 8002a40:	40006000 	.word	0x40006000
 8002a44:	0800ac8c 	.word	0x0800ac8c

08002a48 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a52:	4b23      	ldr	r3, [pc, #140]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	4a22      	ldr	r2, [pc, #136]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a5e:	4b20      	ldr	r3, [pc, #128]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a66:	603b      	str	r3, [r7, #0]
 8002a68:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a6a:	4b1e      	ldr	r3, [pc, #120]	; (8002ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a1d      	ldr	r2, [pc, #116]	; (8002ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a74:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a76:	f7ff f83d 	bl	8001af4 <HAL_GetTick>
 8002a7a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a7c:	e009      	b.n	8002a92 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a7e:	f7ff f839 	bl	8001af4 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a8c:	d901      	bls.n	8002a92 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e022      	b.n	8002ad8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a92:	4b14      	ldr	r3, [pc, #80]	; (8002ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a9e:	d1ee      	bne.n	8002a7e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002aa0:	4b10      	ldr	r3, [pc, #64]	; (8002ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a0f      	ldr	r2, [pc, #60]	; (8002ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aa6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aaa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002aac:	f7ff f822 	bl	8001af4 <HAL_GetTick>
 8002ab0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ab2:	e009      	b.n	8002ac8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ab4:	f7ff f81e 	bl	8001af4 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ac2:	d901      	bls.n	8002ac8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e007      	b.n	8002ad8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ac8:	4b06      	ldr	r3, [pc, #24]	; (8002ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ad4:	d1ee      	bne.n	8002ab4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	40007000 	.word	0x40007000

08002ae8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002af0:	2300      	movs	r3, #0
 8002af2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e345      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2b0f      	cmp	r3, #15
 8002b04:	d904      	bls.n	8002b10 <HAL_RCC_OscConfig+0x28>
 8002b06:	f240 1163 	movw	r1, #355	; 0x163
 8002b0a:	4892      	ldr	r0, [pc, #584]	; (8002d54 <HAL_RCC_OscConfig+0x26c>)
 8002b0c:	f7fe fc23 	bl	8001356 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 809a 	beq.w	8002c52 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00e      	beq.n	8002b44 <HAL_RCC_OscConfig+0x5c>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b2e:	d009      	beq.n	8002b44 <HAL_RCC_OscConfig+0x5c>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b38:	d004      	beq.n	8002b44 <HAL_RCC_OscConfig+0x5c>
 8002b3a:	f240 1169 	movw	r1, #361	; 0x169
 8002b3e:	4885      	ldr	r0, [pc, #532]	; (8002d54 <HAL_RCC_OscConfig+0x26c>)
 8002b40:	f7fe fc09 	bl	8001356 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b44:	4b84      	ldr	r3, [pc, #528]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 030c 	and.w	r3, r3, #12
 8002b4c:	2b04      	cmp	r3, #4
 8002b4e:	d00c      	beq.n	8002b6a <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b50:	4b81      	ldr	r3, [pc, #516]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f003 030c 	and.w	r3, r3, #12
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d112      	bne.n	8002b82 <HAL_RCC_OscConfig+0x9a>
 8002b5c:	4b7e      	ldr	r3, [pc, #504]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b68:	d10b      	bne.n	8002b82 <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b6a:	4b7b      	ldr	r3, [pc, #492]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d06c      	beq.n	8002c50 <HAL_RCC_OscConfig+0x168>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d168      	bne.n	8002c50 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e303      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b8a:	d106      	bne.n	8002b9a <HAL_RCC_OscConfig+0xb2>
 8002b8c:	4b72      	ldr	r3, [pc, #456]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a71      	ldr	r2, [pc, #452]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b96:	6013      	str	r3, [r2, #0]
 8002b98:	e02e      	b.n	8002bf8 <HAL_RCC_OscConfig+0x110>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d10c      	bne.n	8002bbc <HAL_RCC_OscConfig+0xd4>
 8002ba2:	4b6d      	ldr	r3, [pc, #436]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a6c      	ldr	r2, [pc, #432]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	4b6a      	ldr	r3, [pc, #424]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a69      	ldr	r2, [pc, #420]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bb8:	6013      	str	r3, [r2, #0]
 8002bba:	e01d      	b.n	8002bf8 <HAL_RCC_OscConfig+0x110>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bc4:	d10c      	bne.n	8002be0 <HAL_RCC_OscConfig+0xf8>
 8002bc6:	4b64      	ldr	r3, [pc, #400]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a63      	ldr	r2, [pc, #396]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bd0:	6013      	str	r3, [r2, #0]
 8002bd2:	4b61      	ldr	r3, [pc, #388]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a60      	ldr	r2, [pc, #384]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bdc:	6013      	str	r3, [r2, #0]
 8002bde:	e00b      	b.n	8002bf8 <HAL_RCC_OscConfig+0x110>
 8002be0:	4b5d      	ldr	r3, [pc, #372]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a5c      	ldr	r2, [pc, #368]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bea:	6013      	str	r3, [r2, #0]
 8002bec:	4b5a      	ldr	r3, [pc, #360]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a59      	ldr	r2, [pc, #356]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d013      	beq.n	8002c28 <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c00:	f7fe ff78 	bl	8001af4 <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c08:	f7fe ff74 	bl	8001af4 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b64      	cmp	r3, #100	; 0x64
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e2b7      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c1a:	4b4f      	ldr	r3, [pc, #316]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d0f0      	beq.n	8002c08 <HAL_RCC_OscConfig+0x120>
 8002c26:	e014      	b.n	8002c52 <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c28:	f7fe ff64 	bl	8001af4 <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c30:	f7fe ff60 	bl	8001af4 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b64      	cmp	r3, #100	; 0x64
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e2a3      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c42:	4b45      	ldr	r3, [pc, #276]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1f0      	bne.n	8002c30 <HAL_RCC_OscConfig+0x148>
 8002c4e:	e000      	b.n	8002c52 <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8084 	beq.w	8002d68 <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d008      	beq.n	8002c7a <HAL_RCC_OscConfig+0x192>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d004      	beq.n	8002c7a <HAL_RCC_OscConfig+0x192>
 8002c70:	f240 119b 	movw	r1, #411	; 0x19b
 8002c74:	4837      	ldr	r0, [pc, #220]	; (8002d54 <HAL_RCC_OscConfig+0x26c>)
 8002c76:	f7fe fb6e 	bl	8001356 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	2b1f      	cmp	r3, #31
 8002c80:	d904      	bls.n	8002c8c <HAL_RCC_OscConfig+0x1a4>
 8002c82:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8002c86:	4833      	ldr	r0, [pc, #204]	; (8002d54 <HAL_RCC_OscConfig+0x26c>)
 8002c88:	f7fe fb65 	bl	8001356 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c8c:	4b32      	ldr	r3, [pc, #200]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 030c 	and.w	r3, r3, #12
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00b      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c98:	4b2f      	ldr	r3, [pc, #188]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 030c 	and.w	r3, r3, #12
 8002ca0:	2b08      	cmp	r3, #8
 8002ca2:	d11c      	bne.n	8002cde <HAL_RCC_OscConfig+0x1f6>
 8002ca4:	4b2c      	ldr	r3, [pc, #176]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d116      	bne.n	8002cde <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cb0:	4b29      	ldr	r3, [pc, #164]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0302 	and.w	r3, r3, #2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x1e0>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d001      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e260      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc8:	4b23      	ldr	r3, [pc, #140]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	4920      	ldr	r1, [pc, #128]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cdc:	e044      	b.n	8002d68 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d023      	beq.n	8002d2e <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ce6:	4b1c      	ldr	r3, [pc, #112]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a1b      	ldr	r2, [pc, #108]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002cec:	f043 0301 	orr.w	r3, r3, #1
 8002cf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf2:	f7fe feff 	bl	8001af4 <HAL_GetTick>
 8002cf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cfa:	f7fe fefb 	bl	8001af4 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e23e      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d0c:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0f0      	beq.n	8002cfa <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d18:	4b0f      	ldr	r3, [pc, #60]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	490c      	ldr	r1, [pc, #48]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	600b      	str	r3, [r1, #0]
 8002d2c:	e01c      	b.n	8002d68 <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d2e:	4b0a      	ldr	r3, [pc, #40]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a09      	ldr	r2, [pc, #36]	; (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d34:	f023 0301 	bic.w	r3, r3, #1
 8002d38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3a:	f7fe fedb 	bl	8001af4 <HAL_GetTick>
 8002d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d40:	e00c      	b.n	8002d5c <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d42:	f7fe fed7 	bl	8001af4 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d905      	bls.n	8002d5c <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e21a      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
 8002d54:	0800acc8 	.word	0x0800acc8
 8002d58:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d5c:	4b7e      	ldr	r3, [pc, #504]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1ec      	bne.n	8002d42 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d043      	beq.n	8002dfc <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d008      	beq.n	8002d8e <HAL_RCC_OscConfig+0x2a6>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d004      	beq.n	8002d8e <HAL_RCC_OscConfig+0x2a6>
 8002d84:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8002d88:	4874      	ldr	r0, [pc, #464]	; (8002f5c <HAL_RCC_OscConfig+0x474>)
 8002d8a:	f7fe fae4 	bl	8001356 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d019      	beq.n	8002dca <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d96:	4b70      	ldr	r3, [pc, #448]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d9a:	4a6f      	ldr	r2, [pc, #444]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da2:	f7fe fea7 	bl	8001af4 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002daa:	f7fe fea3 	bl	8001af4 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e1e6      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dbc:	4b66      	ldr	r3, [pc, #408]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0f0      	beq.n	8002daa <HAL_RCC_OscConfig+0x2c2>
 8002dc8:	e018      	b.n	8002dfc <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dca:	4b63      	ldr	r3, [pc, #396]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002dcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dce:	4a62      	ldr	r2, [pc, #392]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002dd0:	f023 0301 	bic.w	r3, r3, #1
 8002dd4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd6:	f7fe fe8d 	bl	8001af4 <HAL_GetTick>
 8002dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ddc:	e008      	b.n	8002df0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dde:	f7fe fe89 	bl	8001af4 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e1cc      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df0:	4b59      	ldr	r3, [pc, #356]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002df2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1f0      	bne.n	8002dde <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0304 	and.w	r3, r3, #4
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 80bc 	beq.w	8002f82 <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00c      	beq.n	8002e2c <HAL_RCC_OscConfig+0x344>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d008      	beq.n	8002e2c <HAL_RCC_OscConfig+0x344>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	2b05      	cmp	r3, #5
 8002e20:	d004      	beq.n	8002e2c <HAL_RCC_OscConfig+0x344>
 8002e22:	f240 2106 	movw	r1, #518	; 0x206
 8002e26:	484d      	ldr	r0, [pc, #308]	; (8002f5c <HAL_RCC_OscConfig+0x474>)
 8002e28:	f7fe fa95 	bl	8001356 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e2c:	4b4a      	ldr	r3, [pc, #296]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10d      	bne.n	8002e54 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e38:	4b47      	ldr	r3, [pc, #284]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	4a46      	ldr	r2, [pc, #280]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e42:	6413      	str	r3, [r2, #64]	; 0x40
 8002e44:	4b44      	ldr	r3, [pc, #272]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e4c:	60bb      	str	r3, [r7, #8]
 8002e4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e50:	2301      	movs	r3, #1
 8002e52:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e54:	4b42      	ldr	r3, [pc, #264]	; (8002f60 <HAL_RCC_OscConfig+0x478>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d118      	bne.n	8002e92 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002e60:	4b3f      	ldr	r3, [pc, #252]	; (8002f60 <HAL_RCC_OscConfig+0x478>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a3e      	ldr	r2, [pc, #248]	; (8002f60 <HAL_RCC_OscConfig+0x478>)
 8002e66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e6c:	f7fe fe42 	bl	8001af4 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e74:	f7fe fe3e 	bl	8001af4 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b64      	cmp	r3, #100	; 0x64
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e181      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e86:	4b36      	ldr	r3, [pc, #216]	; (8002f60 <HAL_RCC_OscConfig+0x478>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0f0      	beq.n	8002e74 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d106      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x3c0>
 8002e9a:	4b2f      	ldr	r3, [pc, #188]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e9e:	4a2e      	ldr	r2, [pc, #184]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002ea0:	f043 0301 	orr.w	r3, r3, #1
 8002ea4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ea6:	e02d      	b.n	8002f04 <HAL_RCC_OscConfig+0x41c>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d10c      	bne.n	8002eca <HAL_RCC_OscConfig+0x3e2>
 8002eb0:	4b29      	ldr	r3, [pc, #164]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eb4:	4a28      	ldr	r2, [pc, #160]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002eb6:	f023 0301 	bic.w	r3, r3, #1
 8002eba:	6713      	str	r3, [r2, #112]	; 0x70
 8002ebc:	4b26      	ldr	r3, [pc, #152]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002ebe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ec0:	4a25      	ldr	r2, [pc, #148]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002ec2:	f023 0304 	bic.w	r3, r3, #4
 8002ec6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ec8:	e01c      	b.n	8002f04 <HAL_RCC_OscConfig+0x41c>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	2b05      	cmp	r3, #5
 8002ed0:	d10c      	bne.n	8002eec <HAL_RCC_OscConfig+0x404>
 8002ed2:	4b21      	ldr	r3, [pc, #132]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002ed4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ed6:	4a20      	ldr	r2, [pc, #128]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002ed8:	f043 0304 	orr.w	r3, r3, #4
 8002edc:	6713      	str	r3, [r2, #112]	; 0x70
 8002ede:	4b1e      	ldr	r3, [pc, #120]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ee2:	4a1d      	ldr	r2, [pc, #116]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002ee4:	f043 0301 	orr.w	r3, r3, #1
 8002ee8:	6713      	str	r3, [r2, #112]	; 0x70
 8002eea:	e00b      	b.n	8002f04 <HAL_RCC_OscConfig+0x41c>
 8002eec:	4b1a      	ldr	r3, [pc, #104]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ef0:	4a19      	ldr	r2, [pc, #100]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002ef2:	f023 0301 	bic.w	r3, r3, #1
 8002ef6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ef8:	4b17      	ldr	r3, [pc, #92]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002efc:	4a16      	ldr	r2, [pc, #88]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002efe:	f023 0304 	bic.w	r3, r3, #4
 8002f02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d015      	beq.n	8002f38 <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f0c:	f7fe fdf2 	bl	8001af4 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f12:	e00a      	b.n	8002f2a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f14:	f7fe fdee 	bl	8001af4 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e12f      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f2a:	4b0b      	ldr	r3, [pc, #44]	; (8002f58 <HAL_RCC_OscConfig+0x470>)
 8002f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d0ee      	beq.n	8002f14 <HAL_RCC_OscConfig+0x42c>
 8002f36:	e01b      	b.n	8002f70 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f38:	f7fe fddc 	bl	8001af4 <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f3e:	e011      	b.n	8002f64 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f40:	f7fe fdd8 	bl	8001af4 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d908      	bls.n	8002f64 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e119      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
 8002f56:	bf00      	nop
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	0800acc8 	.word	0x0800acc8
 8002f60:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f64:	4b8b      	ldr	r3, [pc, #556]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1e7      	bne.n	8002f40 <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f70:	7dfb      	ldrb	r3, [r7, #23]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d105      	bne.n	8002f82 <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f76:	4b87      	ldr	r3, [pc, #540]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	4a86      	ldr	r2, [pc, #536]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 8002f7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00c      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x4bc>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d008      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x4bc>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d004      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x4bc>
 8002f9a:	f240 214a 	movw	r1, #586	; 0x24a
 8002f9e:	487e      	ldr	r0, [pc, #504]	; (8003198 <HAL_RCC_OscConfig+0x6b0>)
 8002fa0:	f7fe f9d9 	bl	8001356 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 80ed 	beq.w	8003188 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fae:	4b79      	ldr	r3, [pc, #484]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	2b08      	cmp	r3, #8
 8002fb8:	f000 80b4 	beq.w	8003124 <HAL_RCC_OscConfig+0x63c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	f040 8095 	bne.w	80030f0 <HAL_RCC_OscConfig+0x608>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d009      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x4fa>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fd6:	d004      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x4fa>
 8002fd8:	f240 2153 	movw	r1, #595	; 0x253
 8002fdc:	486e      	ldr	r0, [pc, #440]	; (8003198 <HAL_RCC_OscConfig+0x6b0>)
 8002fde:	f7fe f9ba 	bl	8001356 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d903      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x50a>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	2b3f      	cmp	r3, #63	; 0x3f
 8002ff0:	d904      	bls.n	8002ffc <HAL_RCC_OscConfig+0x514>
 8002ff2:	f44f 7115 	mov.w	r1, #596	; 0x254
 8002ff6:	4868      	ldr	r0, [pc, #416]	; (8003198 <HAL_RCC_OscConfig+0x6b0>)
 8002ff8:	f7fe f9ad 	bl	8001356 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	2b31      	cmp	r3, #49	; 0x31
 8003002:	d904      	bls.n	800300e <HAL_RCC_OscConfig+0x526>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 800300c:	d904      	bls.n	8003018 <HAL_RCC_OscConfig+0x530>
 800300e:	f240 2155 	movw	r1, #597	; 0x255
 8003012:	4861      	ldr	r0, [pc, #388]	; (8003198 <HAL_RCC_OscConfig+0x6b0>)
 8003014:	f7fe f99f 	bl	8001356 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301c:	2b02      	cmp	r3, #2
 800301e:	d010      	beq.n	8003042 <HAL_RCC_OscConfig+0x55a>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003024:	2b04      	cmp	r3, #4
 8003026:	d00c      	beq.n	8003042 <HAL_RCC_OscConfig+0x55a>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800302c:	2b06      	cmp	r3, #6
 800302e:	d008      	beq.n	8003042 <HAL_RCC_OscConfig+0x55a>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003034:	2b08      	cmp	r3, #8
 8003036:	d004      	beq.n	8003042 <HAL_RCC_OscConfig+0x55a>
 8003038:	f240 2156 	movw	r1, #598	; 0x256
 800303c:	4856      	ldr	r0, [pc, #344]	; (8003198 <HAL_RCC_OscConfig+0x6b0>)
 800303e:	f7fe f98a 	bl	8001356 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003046:	2b01      	cmp	r3, #1
 8003048:	d903      	bls.n	8003052 <HAL_RCC_OscConfig+0x56a>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304e:	2b0f      	cmp	r3, #15
 8003050:	d904      	bls.n	800305c <HAL_RCC_OscConfig+0x574>
 8003052:	f240 2157 	movw	r1, #599	; 0x257
 8003056:	4850      	ldr	r0, [pc, #320]	; (8003198 <HAL_RCC_OscConfig+0x6b0>)
 8003058:	f7fe f97d 	bl	8001356 <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800305c:	4b4d      	ldr	r3, [pc, #308]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a4c      	ldr	r2, [pc, #304]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 8003062:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003066:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003068:	f7fe fd44 	bl	8001af4 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003070:	f7fe fd40 	bl	8001af4 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e083      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003082:	4b44      	ldr	r3, [pc, #272]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f0      	bne.n	8003070 <HAL_RCC_OscConfig+0x588>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69da      	ldr	r2, [r3, #28]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a1b      	ldr	r3, [r3, #32]
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	019b      	lsls	r3, r3, #6
 800309e:	431a      	orrs	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a4:	085b      	lsrs	r3, r3, #1
 80030a6:	3b01      	subs	r3, #1
 80030a8:	041b      	lsls	r3, r3, #16
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b0:	061b      	lsls	r3, r3, #24
 80030b2:	4313      	orrs	r3, r2
 80030b4:	4a37      	ldr	r2, [pc, #220]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 80030b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80030ba:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030bc:	4b35      	ldr	r3, [pc, #212]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a34      	ldr	r2, [pc, #208]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 80030c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c8:	f7fe fd14 	bl	8001af4 <HAL_GetTick>
 80030cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0x5fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d0:	f7fe fd10 	bl	8001af4 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x5fa>
          {
            return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e053      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e2:	4b2c      	ldr	r3, [pc, #176]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0f0      	beq.n	80030d0 <HAL_RCC_OscConfig+0x5e8>
 80030ee:	e04b      	b.n	8003188 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f0:	4b28      	ldr	r3, [pc, #160]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a27      	ldr	r2, [pc, #156]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 80030f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fc:	f7fe fcfa 	bl	8001af4 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003104:	f7fe fcf6 	bl	8001af4 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e039      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003116:	4b1f      	ldr	r3, [pc, #124]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f0      	bne.n	8003104 <HAL_RCC_OscConfig+0x61c>
 8003122:	e031      	b.n	8003188 <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003124:	4b1b      	ldr	r3, [pc, #108]	; (8003194 <HAL_RCC_OscConfig+0x6ac>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	2b01      	cmp	r3, #1
 8003130:	d028      	beq.n	8003184 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800313c:	429a      	cmp	r2, r3
 800313e:	d121      	bne.n	8003184 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800314a:	429a      	cmp	r2, r3
 800314c:	d11a      	bne.n	8003184 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003154:	4013      	ands	r3, r2
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800315a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800315c:	4293      	cmp	r3, r2
 800315e:	d111      	bne.n	8003184 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316a:	085b      	lsrs	r3, r3, #1
 800316c:	3b01      	subs	r3, #1
 800316e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003170:	429a      	cmp	r2, r3
 8003172:	d107      	bne.n	8003184 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003180:	429a      	cmp	r2, r3
 8003182:	d001      	beq.n	8003188 <HAL_RCC_OscConfig+0x6a0>
#endif
      {
        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e000      	b.n	800318a <HAL_RCC_OscConfig+0x6a2>
      }
    }
  }
  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3718      	adds	r7, #24
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40023800 	.word	0x40023800
 8003198:	0800acc8 	.word	0x0800acc8

0800319c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e18c      	b.n	80034ce <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d003      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x28>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b0f      	cmp	r3, #15
 80031c2:	d904      	bls.n	80031ce <HAL_RCC_ClockConfig+0x32>
 80031c4:	f240 21dd 	movw	r1, #733	; 0x2dd
 80031c8:	4887      	ldr	r0, [pc, #540]	; (80033e8 <HAL_RCC_ClockConfig+0x24c>)
 80031ca:	f7fe f8c4 	bl	8001356 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d031      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d02e      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d02b      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d028      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	d025      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	2b05      	cmp	r3, #5
 80031f0:	d022      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b06      	cmp	r3, #6
 80031f6:	d01f      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	2b07      	cmp	r3, #7
 80031fc:	d01c      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b08      	cmp	r3, #8
 8003202:	d019      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	2b09      	cmp	r3, #9
 8003208:	d016      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	2b0a      	cmp	r3, #10
 800320e:	d013      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	2b0b      	cmp	r3, #11
 8003214:	d010      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b0c      	cmp	r3, #12
 800321a:	d00d      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	2b0d      	cmp	r3, #13
 8003220:	d00a      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2b0e      	cmp	r3, #14
 8003226:	d007      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	2b0f      	cmp	r3, #15
 800322c:	d004      	beq.n	8003238 <HAL_RCC_ClockConfig+0x9c>
 800322e:	f240 21de 	movw	r1, #734	; 0x2de
 8003232:	486d      	ldr	r0, [pc, #436]	; (80033e8 <HAL_RCC_ClockConfig+0x24c>)
 8003234:	f7fe f88f 	bl	8001356 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003238:	4b6c      	ldr	r3, [pc, #432]	; (80033ec <HAL_RCC_ClockConfig+0x250>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 030f 	and.w	r3, r3, #15
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	429a      	cmp	r2, r3
 8003244:	d910      	bls.n	8003268 <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003246:	4b69      	ldr	r3, [pc, #420]	; (80033ec <HAL_RCC_ClockConfig+0x250>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f023 020f 	bic.w	r2, r3, #15
 800324e:	4967      	ldr	r1, [pc, #412]	; (80033ec <HAL_RCC_ClockConfig+0x250>)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	4313      	orrs	r3, r2
 8003254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003256:	4b65      	ldr	r3, [pc, #404]	; (80033ec <HAL_RCC_ClockConfig+0x250>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	429a      	cmp	r2, r3
 8003262:	d001      	beq.n	8003268 <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e132      	b.n	80034ce <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	2b00      	cmp	r3, #0
 8003272:	d049      	beq.n	8003308 <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0304 	and.w	r3, r3, #4
 800327c:	2b00      	cmp	r3, #0
 800327e:	d005      	beq.n	800328c <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003280:	4b5b      	ldr	r3, [pc, #364]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	4a5a      	ldr	r2, [pc, #360]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 8003286:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800328a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003298:	4b55      	ldr	r3, [pc, #340]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	4a54      	ldr	r2, [pc, #336]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 800329e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d024      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	2b80      	cmp	r3, #128	; 0x80
 80032b2:	d020      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	2b90      	cmp	r3, #144	; 0x90
 80032ba:	d01c      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	2ba0      	cmp	r3, #160	; 0xa0
 80032c2:	d018      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2bb0      	cmp	r3, #176	; 0xb0
 80032ca:	d014      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	2bc0      	cmp	r3, #192	; 0xc0
 80032d2:	d010      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	2bd0      	cmp	r3, #208	; 0xd0
 80032da:	d00c      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2be0      	cmp	r3, #224	; 0xe0
 80032e2:	d008      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	2bf0      	cmp	r3, #240	; 0xf0
 80032ea:	d004      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x15a>
 80032ec:	f240 3102 	movw	r1, #770	; 0x302
 80032f0:	483d      	ldr	r0, [pc, #244]	; (80033e8 <HAL_RCC_ClockConfig+0x24c>)
 80032f2:	f7fe f830 	bl	8001356 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032f6:	4b3e      	ldr	r3, [pc, #248]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	493b      	ldr	r1, [pc, #236]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 8003304:	4313      	orrs	r3, r2
 8003306:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d051      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00c      	beq.n	8003336 <HAL_RCC_ClockConfig+0x19a>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d008      	beq.n	8003336 <HAL_RCC_ClockConfig+0x19a>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b02      	cmp	r3, #2
 800332a:	d004      	beq.n	8003336 <HAL_RCC_ClockConfig+0x19a>
 800332c:	f240 3109 	movw	r1, #777	; 0x309
 8003330:	482d      	ldr	r0, [pc, #180]	; (80033e8 <HAL_RCC_ClockConfig+0x24c>)
 8003332:	f7fe f810 	bl	8001356 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d107      	bne.n	800334e <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800333e:	4b2c      	ldr	r3, [pc, #176]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d115      	bne.n	8003376 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e0bf      	b.n	80034ce <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	2b02      	cmp	r3, #2
 8003354:	d107      	bne.n	8003366 <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003356:	4b26      	ldr	r3, [pc, #152]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d109      	bne.n	8003376 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e0b3      	b.n	80034ce <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003366:	4b22      	ldr	r3, [pc, #136]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e0ab      	b.n	80034ce <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003376:	4b1e      	ldr	r3, [pc, #120]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f023 0203 	bic.w	r2, r3, #3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	491b      	ldr	r1, [pc, #108]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 8003384:	4313      	orrs	r3, r2
 8003386:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003388:	f7fe fbb4 	bl	8001af4 <HAL_GetTick>
 800338c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800338e:	e00a      	b.n	80033a6 <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003390:	f7fe fbb0 	bl	8001af4 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	f241 3288 	movw	r2, #5000	; 0x1388
 800339e:	4293      	cmp	r3, r2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e093      	b.n	80034ce <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a6:	4b12      	ldr	r3, [pc, #72]	; (80033f0 <HAL_RCC_ClockConfig+0x254>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 020c 	and.w	r2, r3, #12
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d1eb      	bne.n	8003390 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033b8:	4b0c      	ldr	r3, [pc, #48]	; (80033ec <HAL_RCC_ClockConfig+0x250>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 030f 	and.w	r3, r3, #15
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d216      	bcs.n	80033f4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033c6:	4b09      	ldr	r3, [pc, #36]	; (80033ec <HAL_RCC_ClockConfig+0x250>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f023 020f 	bic.w	r2, r3, #15
 80033ce:	4907      	ldr	r1, [pc, #28]	; (80033ec <HAL_RCC_ClockConfig+0x250>)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d6:	4b05      	ldr	r3, [pc, #20]	; (80033ec <HAL_RCC_ClockConfig+0x250>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 030f 	and.w	r3, r3, #15
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d007      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e072      	b.n	80034ce <HAL_RCC_ClockConfig+0x332>
 80033e8:	0800acc8 	.word	0x0800acc8
 80033ec:	40023c00 	.word	0x40023c00
 80033f0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d025      	beq.n	800344c <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d018      	beq.n	800343a <HAL_RCC_ClockConfig+0x29e>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003410:	d013      	beq.n	800343a <HAL_RCC_ClockConfig+0x29e>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800341a:	d00e      	beq.n	800343a <HAL_RCC_ClockConfig+0x29e>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003424:	d009      	beq.n	800343a <HAL_RCC_ClockConfig+0x29e>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800342e:	d004      	beq.n	800343a <HAL_RCC_ClockConfig+0x29e>
 8003430:	f240 3146 	movw	r1, #838	; 0x346
 8003434:	4828      	ldr	r0, [pc, #160]	; (80034d8 <HAL_RCC_ClockConfig+0x33c>)
 8003436:	f7fd ff8e 	bl	8001356 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800343a:	4b28      	ldr	r3, [pc, #160]	; (80034dc <HAL_RCC_ClockConfig+0x340>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	4925      	ldr	r1, [pc, #148]	; (80034dc <HAL_RCC_ClockConfig+0x340>)
 8003448:	4313      	orrs	r3, r2
 800344a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d026      	beq.n	80034a6 <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d018      	beq.n	8003492 <HAL_RCC_ClockConfig+0x2f6>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003468:	d013      	beq.n	8003492 <HAL_RCC_ClockConfig+0x2f6>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003472:	d00e      	beq.n	8003492 <HAL_RCC_ClockConfig+0x2f6>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800347c:	d009      	beq.n	8003492 <HAL_RCC_ClockConfig+0x2f6>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003486:	d004      	beq.n	8003492 <HAL_RCC_ClockConfig+0x2f6>
 8003488:	f240 314d 	movw	r1, #845	; 0x34d
 800348c:	4812      	ldr	r0, [pc, #72]	; (80034d8 <HAL_RCC_ClockConfig+0x33c>)
 800348e:	f7fd ff62 	bl	8001356 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003492:	4b12      	ldr	r3, [pc, #72]	; (80034dc <HAL_RCC_ClockConfig+0x340>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	490e      	ldr	r1, [pc, #56]	; (80034dc <HAL_RCC_ClockConfig+0x340>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034a6:	f000 f821 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 80034aa:	4602      	mov	r2, r0
 80034ac:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <HAL_RCC_ClockConfig+0x340>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	490a      	ldr	r1, [pc, #40]	; (80034e0 <HAL_RCC_ClockConfig+0x344>)
 80034b8:	5ccb      	ldrb	r3, [r1, r3]
 80034ba:	fa22 f303 	lsr.w	r3, r2, r3
 80034be:	4a09      	ldr	r2, [pc, #36]	; (80034e4 <HAL_RCC_ClockConfig+0x348>)
 80034c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034c2:	4b09      	ldr	r3, [pc, #36]	; (80034e8 <HAL_RCC_ClockConfig+0x34c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fe fad0 	bl	8001a6c <HAL_InitTick>

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	0800acc8 	.word	0x0800acc8
 80034dc:	40023800 	.word	0x40023800
 80034e0:	0800adec 	.word	0x0800adec
 80034e4:	20000000 	.word	0x20000000
 80034e8:	20000004 	.word	0x20000004

080034ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034f0:	b090      	sub	sp, #64	; 0x40
 80034f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80034f4:	2300      	movs	r3, #0
 80034f6:	637b      	str	r3, [r7, #52]	; 0x34
 80034f8:	2300      	movs	r3, #0
 80034fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034fc:	2300      	movs	r3, #0
 80034fe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8003500:	2300      	movs	r3, #0
 8003502:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003504:	4b59      	ldr	r3, [pc, #356]	; (800366c <HAL_RCC_GetSysClockFreq+0x180>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 030c 	and.w	r3, r3, #12
 800350c:	2b08      	cmp	r3, #8
 800350e:	d00d      	beq.n	800352c <HAL_RCC_GetSysClockFreq+0x40>
 8003510:	2b08      	cmp	r3, #8
 8003512:	f200 80a1 	bhi.w	8003658 <HAL_RCC_GetSysClockFreq+0x16c>
 8003516:	2b00      	cmp	r3, #0
 8003518:	d002      	beq.n	8003520 <HAL_RCC_GetSysClockFreq+0x34>
 800351a:	2b04      	cmp	r3, #4
 800351c:	d003      	beq.n	8003526 <HAL_RCC_GetSysClockFreq+0x3a>
 800351e:	e09b      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003520:	4b53      	ldr	r3, [pc, #332]	; (8003670 <HAL_RCC_GetSysClockFreq+0x184>)
 8003522:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003524:	e09b      	b.n	800365e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003526:	4b53      	ldr	r3, [pc, #332]	; (8003674 <HAL_RCC_GetSysClockFreq+0x188>)
 8003528:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800352a:	e098      	b.n	800365e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800352c:	4b4f      	ldr	r3, [pc, #316]	; (800366c <HAL_RCC_GetSysClockFreq+0x180>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003534:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003536:	4b4d      	ldr	r3, [pc, #308]	; (800366c <HAL_RCC_GetSysClockFreq+0x180>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d028      	beq.n	8003594 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003542:	4b4a      	ldr	r3, [pc, #296]	; (800366c <HAL_RCC_GetSysClockFreq+0x180>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	099b      	lsrs	r3, r3, #6
 8003548:	2200      	movs	r2, #0
 800354a:	623b      	str	r3, [r7, #32]
 800354c:	627a      	str	r2, [r7, #36]	; 0x24
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003554:	2100      	movs	r1, #0
 8003556:	4b47      	ldr	r3, [pc, #284]	; (8003674 <HAL_RCC_GetSysClockFreq+0x188>)
 8003558:	fb03 f201 	mul.w	r2, r3, r1
 800355c:	2300      	movs	r3, #0
 800355e:	fb00 f303 	mul.w	r3, r0, r3
 8003562:	4413      	add	r3, r2
 8003564:	4a43      	ldr	r2, [pc, #268]	; (8003674 <HAL_RCC_GetSysClockFreq+0x188>)
 8003566:	fba0 1202 	umull	r1, r2, r0, r2
 800356a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800356c:	460a      	mov	r2, r1
 800356e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003570:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003572:	4413      	add	r3, r2
 8003574:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003578:	2200      	movs	r2, #0
 800357a:	61bb      	str	r3, [r7, #24]
 800357c:	61fa      	str	r2, [r7, #28]
 800357e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003582:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003586:	f7fd fb2f 	bl	8000be8 <__aeabi_uldivmod>
 800358a:	4602      	mov	r2, r0
 800358c:	460b      	mov	r3, r1
 800358e:	4613      	mov	r3, r2
 8003590:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003592:	e053      	b.n	800363c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003594:	4b35      	ldr	r3, [pc, #212]	; (800366c <HAL_RCC_GetSysClockFreq+0x180>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	099b      	lsrs	r3, r3, #6
 800359a:	2200      	movs	r2, #0
 800359c:	613b      	str	r3, [r7, #16]
 800359e:	617a      	str	r2, [r7, #20]
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035a6:	f04f 0b00 	mov.w	fp, #0
 80035aa:	4652      	mov	r2, sl
 80035ac:	465b      	mov	r3, fp
 80035ae:	f04f 0000 	mov.w	r0, #0
 80035b2:	f04f 0100 	mov.w	r1, #0
 80035b6:	0159      	lsls	r1, r3, #5
 80035b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035bc:	0150      	lsls	r0, r2, #5
 80035be:	4602      	mov	r2, r0
 80035c0:	460b      	mov	r3, r1
 80035c2:	ebb2 080a 	subs.w	r8, r2, sl
 80035c6:	eb63 090b 	sbc.w	r9, r3, fp
 80035ca:	f04f 0200 	mov.w	r2, #0
 80035ce:	f04f 0300 	mov.w	r3, #0
 80035d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80035d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80035da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80035de:	ebb2 0408 	subs.w	r4, r2, r8
 80035e2:	eb63 0509 	sbc.w	r5, r3, r9
 80035e6:	f04f 0200 	mov.w	r2, #0
 80035ea:	f04f 0300 	mov.w	r3, #0
 80035ee:	00eb      	lsls	r3, r5, #3
 80035f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035f4:	00e2      	lsls	r2, r4, #3
 80035f6:	4614      	mov	r4, r2
 80035f8:	461d      	mov	r5, r3
 80035fa:	eb14 030a 	adds.w	r3, r4, sl
 80035fe:	603b      	str	r3, [r7, #0]
 8003600:	eb45 030b 	adc.w	r3, r5, fp
 8003604:	607b      	str	r3, [r7, #4]
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003612:	4629      	mov	r1, r5
 8003614:	028b      	lsls	r3, r1, #10
 8003616:	4621      	mov	r1, r4
 8003618:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800361c:	4621      	mov	r1, r4
 800361e:	028a      	lsls	r2, r1, #10
 8003620:	4610      	mov	r0, r2
 8003622:	4619      	mov	r1, r3
 8003624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003626:	2200      	movs	r2, #0
 8003628:	60bb      	str	r3, [r7, #8]
 800362a:	60fa      	str	r2, [r7, #12]
 800362c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003630:	f7fd fada 	bl	8000be8 <__aeabi_uldivmod>
 8003634:	4602      	mov	r2, r0
 8003636:	460b      	mov	r3, r1
 8003638:	4613      	mov	r3, r2
 800363a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800363c:	4b0b      	ldr	r3, [pc, #44]	; (800366c <HAL_RCC_GetSysClockFreq+0x180>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	0c1b      	lsrs	r3, r3, #16
 8003642:	f003 0303 	and.w	r3, r3, #3
 8003646:	3301      	adds	r3, #1
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 800364c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800364e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003650:	fbb2 f3f3 	udiv	r3, r2, r3
 8003654:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003656:	e002      	b.n	800365e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003658:	4b05      	ldr	r3, [pc, #20]	; (8003670 <HAL_RCC_GetSysClockFreq+0x184>)
 800365a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800365c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800365e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003660:	4618      	mov	r0, r3
 8003662:	3740      	adds	r7, #64	; 0x40
 8003664:	46bd      	mov	sp, r7
 8003666:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800366a:	bf00      	nop
 800366c:	40023800 	.word	0x40023800
 8003670:	00f42400 	.word	0x00f42400
 8003674:	017d7840 	.word	0x017d7840

08003678 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800367c:	4b03      	ldr	r3, [pc, #12]	; (800368c <HAL_RCC_GetHCLKFreq+0x14>)
 800367e:	681b      	ldr	r3, [r3, #0]
}
 8003680:	4618      	mov	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	20000000 	.word	0x20000000

08003690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003694:	f7ff fff0 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 8003698:	4602      	mov	r2, r0
 800369a:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	0a9b      	lsrs	r3, r3, #10
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	4903      	ldr	r1, [pc, #12]	; (80036b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036a6:	5ccb      	ldrb	r3, [r1, r3]
 80036a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40023800 	.word	0x40023800
 80036b4:	0800adfc 	.word	0x0800adfc

080036b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036bc:	f7ff ffdc 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 80036c0:	4602      	mov	r2, r0
 80036c2:	4b05      	ldr	r3, [pc, #20]	; (80036d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	0b5b      	lsrs	r3, r3, #13
 80036c8:	f003 0307 	and.w	r3, r3, #7
 80036cc:	4903      	ldr	r1, [pc, #12]	; (80036dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ce:	5ccb      	ldrb	r3, [r1, r3]
 80036d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40023800 	.word	0x40023800
 80036dc:	0800adfc 	.word	0x0800adfc

080036e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b088      	sub	sp, #32
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80036ec:	2300      	movs	r3, #0
 80036ee:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80036f0:	2300      	movs	r3, #0
 80036f2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80036f4:	2300      	movs	r3, #0
 80036f6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80036f8:	2300      	movs	r3, #0
 80036fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	f040 8089 	bne.w	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b00      	cmp	r3, #0
 8003714:	f040 8082 	bne.w	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0310 	and.w	r3, r3, #16
 8003720:	2b00      	cmp	r3, #0
 8003722:	d17b      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800372c:	2b00      	cmp	r3, #0
 800372e:	d175      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003738:	2b00      	cmp	r3, #0
 800373a:	d16f      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003744:	2b00      	cmp	r3, #0
 8003746:	d169      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003750:	2b00      	cmp	r3, #0
 8003752:	d163      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800375c:	2b00      	cmp	r3, #0
 800375e:	d15d      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003768:	2b00      	cmp	r3, #0
 800376a:	d157      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d151      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d14b      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d145      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d13f      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d139      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d133      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d12d      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d127      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d121      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d11b      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d115      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10f      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d109      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0320 	and.w	r3, r3, #32
 8003810:	2b00      	cmp	r3, #0
 8003812:	d103      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003814:	2172      	movs	r1, #114	; 0x72
 8003816:	4895      	ldr	r0, [pc, #596]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003818:	f7fd fd9d 	bl	8001356 <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0301 	and.w	r3, r3, #1
 8003824:	2b00      	cmp	r3, #0
 8003826:	d01f      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800382c:	2b00      	cmp	r3, #0
 800382e:	d008      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003834:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003838:	d003      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x162>
 800383a:	2178      	movs	r1, #120	; 0x78
 800383c:	488b      	ldr	r0, [pc, #556]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 800383e:	f7fd fd8a 	bl	8001356 <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003842:	4b8b      	ldr	r3, [pc, #556]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	4a8a      	ldr	r2, [pc, #552]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003848:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800384c:	6093      	str	r3, [r2, #8]
 800384e:	4b88      	ldr	r3, [pc, #544]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003850:	689a      	ldr	r2, [r3, #8]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003856:	4986      	ldr	r1, [pc, #536]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003858:	4313      	orrs	r3, r2
 800385a:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003860:	2b00      	cmp	r3, #0
 8003862:	d101      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x188>
    {
      plli2sused = 1;
 8003864:	2301      	movs	r3, #1
 8003866:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d029      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00d      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003880:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003884:	d008      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800388e:	d003      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003890:	2188      	movs	r1, #136	; 0x88
 8003892:	4876      	ldr	r0, [pc, #472]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8003894:	f7fd fd5f 	bl	8001356 <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003898:	4b75      	ldr	r3, [pc, #468]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800389a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800389e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a6:	4972      	ldr	r1, [pc, #456]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038b6:	d101      	bne.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      plli2sused = 1;
 80038b8:	2301      	movs	r3, #1
 80038ba:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d101      	bne.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    {
      pllsaiused = 1;
 80038c4:	2301      	movs	r3, #1
 80038c6:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d029      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00d      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038e4:	d008      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038ee:	d003      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80038f0:	219c      	movs	r1, #156	; 0x9c
 80038f2:	485e      	ldr	r0, [pc, #376]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 80038f4:	f7fd fd2f 	bl	8001356 <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038f8:	4b5d      	ldr	r3, [pc, #372]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80038fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038fe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	495a      	ldr	r1, [pc, #360]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003908:	4313      	orrs	r3, r2
 800390a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003916:	d101      	bne.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      plli2sused = 1;
 8003918:	2301      	movs	r3, #1
 800391a:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003920:	2b00      	cmp	r3, #0
 8003922:	d101      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      pllsaiused = 1;
 8003924:	2301      	movs	r3, #1
 8003926:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
      plli2sused = 1;
 8003934:	2301      	movs	r3, #1
 8003936:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0320 	and.w	r3, r3, #32
 8003940:	2b00      	cmp	r3, #0
 8003942:	f000 8186 	beq.w	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800394e:	f000 80e4 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800395a:	f000 80de 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	4a44      	ldr	r2, [pc, #272]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8003964:	4293      	cmp	r3, r2
 8003966:	f000 80d8 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396e:	4a42      	ldr	r2, [pc, #264]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8003970:	4293      	cmp	r3, r2
 8003972:	f000 80d2 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397a:	4a40      	ldr	r2, [pc, #256]	; (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	f000 80cc 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003986:	4a3e      	ldr	r2, [pc, #248]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8003988:	4293      	cmp	r3, r2
 800398a:	f000 80c6 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	4a3c      	ldr	r2, [pc, #240]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8003994:	4293      	cmp	r3, r2
 8003996:	f000 80c0 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399e:	4a3a      	ldr	r2, [pc, #232]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	f000 80ba 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039aa:	4a38      	ldr	r2, [pc, #224]	; (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	f000 80b4 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	4a36      	ldr	r2, [pc, #216]	; (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	f000 80ae 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c2:	4a34      	ldr	r2, [pc, #208]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	f000 80a8 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	4a32      	ldr	r2, [pc, #200]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	f000 80a2 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	4a30      	ldr	r2, [pc, #192]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	f000 809c 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	4a2e      	ldr	r2, [pc, #184]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	f000 8096 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	4a2c      	ldr	r2, [pc, #176]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	f000 8090 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	4a2a      	ldr	r2, [pc, #168]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	f000 808a 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0a:	4a28      	ldr	r2, [pc, #160]	; (8003aac <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	f000 8084 	beq.w	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a16:	4a26      	ldr	r2, [pc, #152]	; (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d07e      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a20:	4a24      	ldr	r2, [pc, #144]	; (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d079      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	4a23      	ldr	r2, [pc, #140]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3d8>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d074      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a34:	4a21      	ldr	r2, [pc, #132]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d06f      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3e:	4a20      	ldr	r2, [pc, #128]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d06a      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a48:	4a1e      	ldr	r2, [pc, #120]	; (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d065      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	4a1d      	ldr	r2, [pc, #116]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d060      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5c:	4a1b      	ldr	r2, [pc, #108]	; (8003acc <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d05b      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	4a1a      	ldr	r2, [pc, #104]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	e033      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8003a6c:	0800ad00 	.word	0x0800ad00
 8003a70:	40023800 	.word	0x40023800
 8003a74:	00020300 	.word	0x00020300
 8003a78:	00030300 	.word	0x00030300
 8003a7c:	00040300 	.word	0x00040300
 8003a80:	00050300 	.word	0x00050300
 8003a84:	00060300 	.word	0x00060300
 8003a88:	00070300 	.word	0x00070300
 8003a8c:	00080300 	.word	0x00080300
 8003a90:	00090300 	.word	0x00090300
 8003a94:	000a0300 	.word	0x000a0300
 8003a98:	000b0300 	.word	0x000b0300
 8003a9c:	000c0300 	.word	0x000c0300
 8003aa0:	000d0300 	.word	0x000d0300
 8003aa4:	000e0300 	.word	0x000e0300
 8003aa8:	000f0300 	.word	0x000f0300
 8003aac:	00100300 	.word	0x00100300
 8003ab0:	00110300 	.word	0x00110300
 8003ab4:	00120300 	.word	0x00120300
 8003ab8:	00130300 	.word	0x00130300
 8003abc:	00140300 	.word	0x00140300
 8003ac0:	00150300 	.word	0x00150300
 8003ac4:	00160300 	.word	0x00160300
 8003ac8:	00170300 	.word	0x00170300
 8003acc:	00180300 	.word	0x00180300
 8003ad0:	00190300 	.word	0x00190300
 8003ad4:	d021      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ada:	4a4c      	ldr	r2, [pc, #304]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d01c      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae4:	4a4a      	ldr	r2, [pc, #296]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d017      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	4a49      	ldr	r2, [pc, #292]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d012      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af8:	4a47      	ldr	r2, [pc, #284]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00d      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b02:	4a46      	ldr	r2, [pc, #280]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d008      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0c:	4a44      	ldr	r2, [pc, #272]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d003      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8003b12:	21b7      	movs	r1, #183	; 0xb7
 8003b14:	4843      	ldr	r0, [pc, #268]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8003b16:	f7fd fc1e 	bl	8001356 <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b1a:	4b43      	ldr	r3, [pc, #268]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	4a42      	ldr	r2, [pc, #264]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b24:	6413      	str	r3, [r2, #64]	; 0x40
 8003b26:	4b40      	ldr	r3, [pc, #256]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b2e:	60bb      	str	r3, [r7, #8]
 8003b30:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003b32:	4b3e      	ldr	r3, [pc, #248]	; (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a3d      	ldr	r2, [pc, #244]	; (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8003b38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b3e:	f7fd ffd9 	bl	8001af4 <HAL_GetTick>
 8003b42:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b44:	e009      	b.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x47a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b46:	f7fd ffd5 	bl	8001af4 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b64      	cmp	r3, #100	; 0x64
 8003b52:	d902      	bls.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x47a>
      {
        return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	f000 bd9f 	b.w	8004698 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b5a:	4b34      	ldr	r3, [pc, #208]	; (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d0ef      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x466>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b66:	4b30      	ldr	r3, [pc, #192]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b6e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d036      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d02f      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b84:	4b28      	ldr	r3, [pc, #160]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b8c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b8e:	4b26      	ldr	r3, [pc, #152]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b92:	4a25      	ldr	r2, [pc, #148]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b98:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b9a:	4b23      	ldr	r3, [pc, #140]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b9e:	4a22      	ldr	r2, [pc, #136]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ba0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ba4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003ba6:	4a20      	ldr	r2, [pc, #128]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bac:	4b1e      	ldr	r3, [pc, #120]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d115      	bne.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb8:	f7fd ff9c 	bl	8001af4 <HAL_GetTick>
 8003bbc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bbe:	e00b      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bc0:	f7fd ff98 	bl	8001af4 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d902      	bls.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	f000 bd60 	b.w	8004698 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd8:	4b13      	ldr	r3, [pc, #76]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0ed      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bf0:	d120      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8003bf2:	4b0d      	ldr	r3, [pc, #52]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bfe:	4b0c      	ldr	r3, [pc, #48]	; (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8003c00:	400b      	ands	r3, r1
 8003c02:	4909      	ldr	r1, [pc, #36]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	608b      	str	r3, [r1, #8]
 8003c08:	e01a      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8003c0a:	bf00      	nop
 8003c0c:	001a0300 	.word	0x001a0300
 8003c10:	001b0300 	.word	0x001b0300
 8003c14:	001c0300 	.word	0x001c0300
 8003c18:	001d0300 	.word	0x001d0300
 8003c1c:	001e0300 	.word	0x001e0300
 8003c20:	001f0300 	.word	0x001f0300
 8003c24:	0800ad00 	.word	0x0800ad00
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	40007000 	.word	0x40007000
 8003c30:	0ffffcff 	.word	0x0ffffcff
 8003c34:	4b9a      	ldr	r3, [pc, #616]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	4a99      	ldr	r2, [pc, #612]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003c3a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003c3e:	6093      	str	r3, [r2, #8]
 8003c40:	4b97      	ldr	r3, [pc, #604]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003c42:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c4c:	4994      	ldr	r1, [pc, #592]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0310 	and.w	r3, r3, #16
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d01d      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d008      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c6e:	d003      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8003c70:	21f1      	movs	r1, #241	; 0xf1
 8003c72:	488c      	ldr	r0, [pc, #560]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003c74:	f7fd fb6f 	bl	8001356 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c78:	4b89      	ldr	r3, [pc, #548]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c7e:	4a88      	ldr	r2, [pc, #544]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003c80:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c84:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003c88:	4b85      	ldr	r3, [pc, #532]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003c8a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c92:	4983      	ldr	r1, [pc, #524]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d01c      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00d      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb6:	d008      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cbc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003cc0:	d003      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8003cc2:	21fb      	movs	r1, #251	; 0xfb
 8003cc4:	4877      	ldr	r0, [pc, #476]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003cc6:	f7fd fb46 	bl	8001356 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cca:	4b75      	ldr	r3, [pc, #468]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cd8:	4971      	ldr	r1, [pc, #452]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d01d      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00e      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x632>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cf8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003cfc:	d009      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x632>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d02:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d06:	d004      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x632>
 8003d08:	f240 1105 	movw	r1, #261	; 0x105
 8003d0c:	4865      	ldr	r0, [pc, #404]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003d0e:	f7fd fb22 	bl	8001356 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d12:	4b63      	ldr	r3, [pc, #396]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d20:	495f      	ldr	r1, [pc, #380]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d01d      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x690>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00e      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d44:	d009      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d4e:	d004      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8003d50:	f240 110f 	movw	r1, #271	; 0x10f
 8003d54:	4853      	ldr	r0, [pc, #332]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003d56:	f7fd fafe 	bl	8001356 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d5a:	4b51      	ldr	r3, [pc, #324]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d60:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d68:	494d      	ldr	r1, [pc, #308]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01d      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00e      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d8c:	d009      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d92:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d96:	d004      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8003d98:	f240 1119 	movw	r1, #281	; 0x119
 8003d9c:	4841      	ldr	r0, [pc, #260]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003d9e:	f7fd fada 	bl	8001356 <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003da2:	4b3f      	ldr	r3, [pc, #252]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003da8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db0:	493b      	ldr	r1, [pc, #236]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d01f      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x724>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d010      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d00c      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd8:	2b03      	cmp	r3, #3
 8003dda:	d008      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d004      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8003de4:	f240 1123 	movw	r1, #291	; 0x123
 8003de8:	482e      	ldr	r0, [pc, #184]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003dea:	f7fd fab4 	bl	8001356 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dee:	4b2c      	ldr	r3, [pc, #176]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003df4:	f023 0203 	bic.w	r2, r3, #3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfc:	4928      	ldr	r1, [pc, #160]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d01f      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x770>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d010      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e1c:	2b04      	cmp	r3, #4
 8003e1e:	d00c      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e24:	2b0c      	cmp	r3, #12
 8003e26:	d008      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d004      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8003e30:	f240 112d 	movw	r1, #301	; 0x12d
 8003e34:	481b      	ldr	r0, [pc, #108]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003e36:	f7fd fa8e 	bl	8001356 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e3a:	4b19      	ldr	r3, [pc, #100]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e40:	f023 020c 	bic.w	r2, r3, #12
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e48:	4915      	ldr	r1, [pc, #84]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d025      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d010      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e68:	2b10      	cmp	r3, #16
 8003e6a:	d00c      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e70:	2b30      	cmp	r3, #48	; 0x30
 8003e72:	d008      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d004      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8003e7c:	f240 1137 	movw	r1, #311	; 0x137
 8003e80:	4808      	ldr	r0, [pc, #32]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8003e82:	f7fd fa68 	bl	8001356 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e86:	4b06      	ldr	r3, [pc, #24]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e8c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e94:	4902      	ldr	r1, [pc, #8]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003e9c:	e004      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 8003e9e:	bf00      	nop
 8003ea0:	40023800 	.word	0x40023800
 8003ea4:	0800ad00 	.word	0x0800ad00
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d01f      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x814>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d010      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ec0:	2b40      	cmp	r3, #64	; 0x40
 8003ec2:	d00c      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ec8:	2bc0      	cmp	r3, #192	; 0xc0
 8003eca:	d008      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ed0:	2b80      	cmp	r3, #128	; 0x80
 8003ed2:	d004      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8003ed4:	f240 1141 	movw	r1, #321	; 0x141
 8003ed8:	48a0      	ldr	r0, [pc, #640]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8003eda:	f7fd fa3c 	bl	8001356 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ede:	4ba0      	ldr	r3, [pc, #640]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8003ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eec:	499c      	ldr	r1, [pc, #624]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d022      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x866>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d013      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f10:	d00e      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f1a:	d009      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f24:	d004      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8003f26:	f240 114b 	movw	r1, #331	; 0x14b
 8003f2a:	488c      	ldr	r0, [pc, #560]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8003f2c:	f7fd fa13 	bl	8001356 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f30:	4b8b      	ldr	r3, [pc, #556]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8003f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f36:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3e:	4988      	ldr	r1, [pc, #544]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d022      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d013      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f62:	d00e      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f6c:	d009      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f76:	d004      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8003f78:	f240 1155 	movw	r1, #341	; 0x155
 8003f7c:	4877      	ldr	r0, [pc, #476]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8003f7e:	f7fd f9ea 	bl	8001356 <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003f82:	4b77      	ldr	r3, [pc, #476]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8003f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f88:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f90:	4973      	ldr	r1, [pc, #460]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d022      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x90a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d013      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb4:	d00e      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fbe:	d009      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fc8:	d004      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8003fca:	f240 115f 	movw	r1, #351	; 0x15f
 8003fce:	4863      	ldr	r0, [pc, #396]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8003fd0:	f7fd f9c1 	bl	8001356 <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003fd4:	4b62      	ldr	r3, [pc, #392]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fda:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe2:	495f      	ldr	r1, [pc, #380]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d022      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d013      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004002:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004006:	d00e      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800400c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004010:	d009      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800401a:	d004      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x946>
 800401c:	f240 1169 	movw	r1, #361	; 0x169
 8004020:	484e      	ldr	r0, [pc, #312]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004022:	f7fd f998 	bl	8001356 <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004026:	4b4e      	ldr	r3, [pc, #312]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800402c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004034:	494a      	ldr	r1, [pc, #296]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d018      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800404c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004050:	d008      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004056:	2b00      	cmp	r3, #0
 8004058:	d004      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800405a:	f240 1173 	movw	r1, #371	; 0x173
 800405e:	483f      	ldr	r0, [pc, #252]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004060:	f7fd f979 	bl	8001356 <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004064:	4b3e      	ldr	r3, [pc, #248]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800406a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004072:	493b      	ldr	r1, [pc, #236]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004074:	4313      	orrs	r3, r2
 8004076:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d01f      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800408a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800408e:	d008      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004094:	2b00      	cmp	r3, #0
 8004096:	d004      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8004098:	f240 117d 	movw	r1, #381	; 0x17d
 800409c:	482f      	ldr	r0, [pc, #188]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800409e:	f7fd f95a 	bl	8001356 <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80040a2:	4b2f      	ldr	r3, [pc, #188]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80040a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040b0:	492b      	ldr	r1, [pc, #172]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040c0:	d101      	bne.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    {
      pllsaiused = 1;
 80040c2:	2301      	movs	r3, #1
 80040c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0308 	and.w	r3, r3, #8
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
  {
    pllsaiused = 1;
 80040d2:	2301      	movs	r3, #1
 80040d4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d022      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xa48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d013      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040f2:	d00e      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80040fc:	d009      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004102:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004106:	d004      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8004108:	f240 1195 	movw	r1, #405	; 0x195
 800410c:	4813      	ldr	r0, [pc, #76]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800410e:	f7fd f922 	bl	8001356 <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004112:	4b13      	ldr	r3, [pc, #76]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004118:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004120:	490f      	ldr	r1, [pc, #60]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004122:	4313      	orrs	r3, r2
 8004124:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d020      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xa96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800413a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800413e:	d009      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004146:	2b00      	cmp	r3, #0
 8004148:	d004      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800414a:	f240 119f 	movw	r1, #415	; 0x19f
 800414e:	4803      	ldr	r0, [pc, #12]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004150:	f7fd f901 	bl	8001356 <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004154:	4b02      	ldr	r3, [pc, #8]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800415a:	e003      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xa84>
 800415c:	0800ad00 	.word	0x0800ad00
 8004160:	40023800 	.word	0x40023800
 8004164:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800416e:	4910      	ldr	r1, [pc, #64]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8004170:	4313      	orrs	r3, r2
 8004172:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d006      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 8155 	beq.w	8004434 <HAL_RCCEx_PeriphCLKConfig+0xd54>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800418a:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a08      	ldr	r2, [pc, #32]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8004190:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004194:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004196:	f7fd fcad 	bl	8001af4 <HAL_GetTick>
 800419a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800419c:	e00a      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xad4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800419e:	f7fd fca9 	bl	8001af4 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b64      	cmp	r3, #100	; 0x64
 80041aa:	d903      	bls.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e273      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 80041b0:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041b4:	4b9a      	ldr	r3, [pc, #616]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1ee      	bne.n	800419e <HAL_RCCEx_PeriphCLKConfig+0xabe>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b31      	cmp	r3, #49	; 0x31
 80041c6:	d904      	bls.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80041d0:	d904      	bls.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
 80041d2:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80041d6:	4893      	ldr	r0, [pc, #588]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80041d8:	f7fd f8bd 	bl	8001356 <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d02e      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xb66>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d12a      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xb66>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d903      	bls.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0xb20>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	2b07      	cmp	r3, #7
 80041fe:	d904      	bls.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8004200:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8004204:	4887      	ldr	r0, [pc, #540]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8004206:	f7fd f8a6 	bl	8001356 <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800420a:	4b85      	ldr	r3, [pc, #532]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800420c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004210:	0c1b      	lsrs	r3, r3, #16
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004218:	4b81      	ldr	r3, [pc, #516]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800421a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800421e:	0e1b      	lsrs	r3, r3, #24
 8004220:	f003 030f 	and.w	r3, r3, #15
 8004224:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	019a      	lsls	r2, r3, #6
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	041b      	lsls	r3, r3, #16
 8004230:	431a      	orrs	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	061b      	lsls	r3, r3, #24
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	071b      	lsls	r3, r3, #28
 800423e:	4978      	ldr	r1, [pc, #480]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d004      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004256:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800425a:	d00a      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xb92>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004264:	2b00      	cmp	r3, #0
 8004266:	d048      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xc1a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004270:	d143      	bne.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d903      	bls.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xba2>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	2b0f      	cmp	r3, #15
 8004280:	d904      	bls.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004282:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8004286:	4867      	ldr	r0, [pc, #412]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8004288:	f7fd f865 	bl	8001356 <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	2b20      	cmp	r3, #32
 800429a:	d904      	bls.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xbc6>
 800429c:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 80042a0:	4860      	ldr	r0, [pc, #384]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80042a2:	f7fd f858 	bl	8001356 <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80042a6:	4b5e      	ldr	r3, [pc, #376]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80042a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042ac:	0c1b      	lsrs	r3, r3, #16
 80042ae:	f003 0303 	and.w	r3, r3, #3
 80042b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80042b4:	4b5a      	ldr	r3, [pc, #360]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80042b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042ba:	0f1b      	lsrs	r3, r3, #28
 80042bc:	f003 0307 	and.w	r3, r3, #7
 80042c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	019a      	lsls	r2, r3, #6
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	041b      	lsls	r3, r3, #16
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	061b      	lsls	r3, r3, #24
 80042d4:	431a      	orrs	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	071b      	lsls	r3, r3, #28
 80042da:	4951      	ldr	r1, [pc, #324]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80042e2:	4b4f      	ldr	r3, [pc, #316]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80042e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042e8:	f023 021f 	bic.w	r2, r3, #31
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f0:	3b01      	subs	r3, #1
 80042f2:	494b      	ldr	r1, [pc, #300]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d032      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d010      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d00c      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d008      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	2b03      	cmp	r3, #3
 8004324:	d004      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8004326:	f240 2105 	movw	r1, #517	; 0x205
 800432a:	483e      	ldr	r0, [pc, #248]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800432c:	f7fd f813 	bl	8001356 <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004330:	4b3b      	ldr	r3, [pc, #236]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004332:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004336:	0e1b      	lsrs	r3, r3, #24
 8004338:	f003 030f 	and.w	r3, r3, #15
 800433c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800433e:	4b38      	ldr	r3, [pc, #224]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004340:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004344:	0f1b      	lsrs	r3, r3, #28
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	019a      	lsls	r2, r3, #6
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	041b      	lsls	r3, r3, #16
 8004358:	431a      	orrs	r2, r3
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	061b      	lsls	r3, r3, #24
 800435e:	431a      	orrs	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	071b      	lsls	r3, r3, #28
 8004364:	492e      	ldr	r1, [pc, #184]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004366:	4313      	orrs	r3, r2
 8004368:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d040      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d010      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	2b01      	cmp	r3, #1
 8004386:	d00c      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	2b02      	cmp	r3, #2
 800438e:	d008      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	2b03      	cmp	r3, #3
 8004396:	d004      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004398:	f44f 7105 	mov.w	r1, #532	; 0x214
 800439c:	4821      	ldr	r0, [pc, #132]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800439e:	f7fc ffda 	bl	8001356 <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d903      	bls.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	2b07      	cmp	r3, #7
 80043b0:	d904      	bls.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 80043b2:	f240 2115 	movw	r1, #533	; 0x215
 80043b6:	481b      	ldr	r0, [pc, #108]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80043b8:	f7fc ffcd 	bl	8001356 <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d903      	bls.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0xcec>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	2b0f      	cmp	r3, #15
 80043ca:	d904      	bls.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
 80043cc:	f240 2116 	movw	r1, #534	; 0x216
 80043d0:	4814      	ldr	r0, [pc, #80]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80043d2:	f7fc ffc0 	bl	8001356 <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	019a      	lsls	r2, r3, #6
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	041b      	lsls	r3, r3, #16
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	061b      	lsls	r3, r3, #24
 80043ea:	431a      	orrs	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	071b      	lsls	r3, r3, #28
 80043f2:	490b      	ldr	r1, [pc, #44]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80043fa:	4b09      	ldr	r3, [pc, #36]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a08      	ldr	r2, [pc, #32]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8004400:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004404:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004406:	f7fd fb75 	bl	8001af4 <HAL_GetTick>
 800440a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800440c:	e00c      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800440e:	f7fd fb71 	bl	8001af4 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	2b64      	cmp	r3, #100	; 0x64
 800441a:	d905      	bls.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0xd48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e13b      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8004420:	40023800 	.word	0x40023800
 8004424:	0800ad00 	.word	0x0800ad00
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004428:	4b9d      	ldr	r3, [pc, #628]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d0ec      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xd2e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	2b01      	cmp	r3, #1
 8004438:	f040 812d 	bne.w	8004696 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800443c:	4b98      	ldr	r3, [pc, #608]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a97      	ldr	r2, [pc, #604]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004446:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004448:	f7fd fb54 	bl	8001af4 <HAL_GetTick>
 800444c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800444e:	e008      	b.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0xd82>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004450:	f7fd fb50 	bl	8001af4 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b64      	cmp	r3, #100	; 0x64
 800445c:	d901      	bls.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0xd82>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e11a      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004462:	4b8f      	ldr	r3, [pc, #572]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800446a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800446e:	d0ef      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xd70>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	2b31      	cmp	r3, #49	; 0x31
 8004476:	d904      	bls.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	695b      	ldr	r3, [r3, #20]
 800447c:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004480:	d904      	bls.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8004482:	f44f 7111 	mov.w	r1, #580	; 0x244
 8004486:	4887      	ldr	r0, [pc, #540]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8004488:	f7fc ff65 	bl	8001356 <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800449c:	2b00      	cmp	r3, #0
 800449e:	d009      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d048      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0xe5e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d144      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0xe5e>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d903      	bls.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	2b0f      	cmp	r3, #15
 80044c2:	d904      	bls.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xdee>
 80044c4:	f240 214b 	movw	r1, #587	; 0x24b
 80044c8:	4876      	ldr	r0, [pc, #472]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80044ca:	f7fc ff44 	bl	8001356 <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044da:	2b20      	cmp	r3, #32
 80044dc:	d904      	bls.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 80044de:	f240 214d 	movw	r1, #589	; 0x24d
 80044e2:	4870      	ldr	r0, [pc, #448]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80044e4:	f7fc ff37 	bl	8001356 <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80044e8:	4b6d      	ldr	r3, [pc, #436]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80044ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ee:	0c1b      	lsrs	r3, r3, #16
 80044f0:	f003 0303 	and.w	r3, r3, #3
 80044f4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80044f6:	4b6a      	ldr	r3, [pc, #424]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80044f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044fc:	0f1b      	lsrs	r3, r3, #28
 80044fe:	f003 0307 	and.w	r3, r3, #7
 8004502:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	695b      	ldr	r3, [r3, #20]
 8004508:	019a      	lsls	r2, r3, #6
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	041b      	lsls	r3, r3, #16
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	061b      	lsls	r3, r3, #24
 8004516:	431a      	orrs	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	071b      	lsls	r3, r3, #28
 800451c:	4960      	ldr	r1, [pc, #384]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800451e:	4313      	orrs	r3, r2
 8004520:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004524:	4b5e      	ldr	r3, [pc, #376]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004526:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800452a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004532:	3b01      	subs	r3, #1
 8004534:	021b      	lsls	r3, r3, #8
 8004536:	495a      	ldr	r1, [pc, #360]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004538:	4313      	orrs	r3, r2
 800453a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d037      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0xeda>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800454e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004552:	d132      	bne.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0xeda>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d010      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d00c      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	2b02      	cmp	r3, #2
 800456a:	d008      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	2b03      	cmp	r3, #3
 8004572:	d004      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8004574:	f44f 7118 	mov.w	r1, #608	; 0x260
 8004578:	484a      	ldr	r0, [pc, #296]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 800457a:	f7fc feec 	bl	8001356 <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800457e:	4b48      	ldr	r3, [pc, #288]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004584:	0e1b      	lsrs	r3, r3, #24
 8004586:	f003 030f 	and.w	r3, r3, #15
 800458a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800458c:	4b44      	ldr	r3, [pc, #272]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800458e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004592:	0f1b      	lsrs	r3, r3, #28
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	019a      	lsls	r2, r3, #6
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	041b      	lsls	r3, r3, #16
 80045a6:	431a      	orrs	r2, r3
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	061b      	lsls	r3, r3, #24
 80045ac:	431a      	orrs	r2, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	071b      	lsls	r3, r3, #28
 80045b2:	493b      	ldr	r1, [pc, #236]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0308 	and.w	r3, r3, #8
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d04d      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xf82>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d903      	bls.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xef6>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	2b07      	cmp	r3, #7
 80045d4:	d904      	bls.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 80045d6:	f240 216f 	movw	r1, #623	; 0x26f
 80045da:	4832      	ldr	r0, [pc, #200]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80045dc:	f7fc febb 	bl	8001356 <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d013      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f0:	d00e      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80045fa:	d009      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004600:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004604:	d004      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8004606:	f44f 711c 	mov.w	r1, #624	; 0x270
 800460a:	4826      	ldr	r0, [pc, #152]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 800460c:	f7fc fea3 	bl	8001356 <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004610:	4b23      	ldr	r3, [pc, #140]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004616:	0e1b      	lsrs	r3, r3, #24
 8004618:	f003 030f 	and.w	r3, r3, #15
 800461c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800461e:	4b20      	ldr	r3, [pc, #128]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004624:	0c1b      	lsrs	r3, r3, #16
 8004626:	f003 0303 	and.w	r3, r3, #3
 800462a:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	695b      	ldr	r3, [r3, #20]
 8004630:	019a      	lsls	r2, r3, #6
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	041b      	lsls	r3, r3, #16
 8004636:	431a      	orrs	r2, r3
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	061b      	lsls	r3, r3, #24
 800463c:	431a      	orrs	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	071b      	lsls	r3, r3, #28
 8004644:	4916      	ldr	r1, [pc, #88]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800464c:	4b14      	ldr	r3, [pc, #80]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800464e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004652:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465a:	4911      	ldr	r1, [pc, #68]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800465c:	4313      	orrs	r3, r2
 800465e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004662:	4b0f      	ldr	r3, [pc, #60]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a0e      	ldr	r2, [pc, #56]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8004668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800466c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800466e:	f7fd fa41 	bl	8001af4 <HAL_GetTick>
 8004672:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004674:	e008      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004676:	f7fd fa3d 	bl	8001af4 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	2b64      	cmp	r3, #100	; 0x64
 8004682:	d901      	bls.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	e007      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004688:	4b05      	ldr	r3, [pc, #20]	; (80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004690:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004694:	d1ef      	bne.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xf96>
      }
    }
  }
  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3720      	adds	r7, #32
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	40023800 	.word	0x40023800
 80046a4:	0800ad00 	.word	0x0800ad00

080046a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e0f5      	b.n	80048a6 <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a7c      	ldr	r2, [pc, #496]	; (80048b0 <HAL_TIM_Base_Init+0x208>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d045      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046cc:	d040      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a78      	ldr	r2, [pc, #480]	; (80048b4 <HAL_TIM_Base_Init+0x20c>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d03b      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a76      	ldr	r2, [pc, #472]	; (80048b8 <HAL_TIM_Base_Init+0x210>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d036      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a75      	ldr	r2, [pc, #468]	; (80048bc <HAL_TIM_Base_Init+0x214>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d031      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a73      	ldr	r2, [pc, #460]	; (80048c0 <HAL_TIM_Base_Init+0x218>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d02c      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a72      	ldr	r2, [pc, #456]	; (80048c4 <HAL_TIM_Base_Init+0x21c>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d027      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a70      	ldr	r2, [pc, #448]	; (80048c8 <HAL_TIM_Base_Init+0x220>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d022      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a6f      	ldr	r2, [pc, #444]	; (80048cc <HAL_TIM_Base_Init+0x224>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d01d      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a6d      	ldr	r2, [pc, #436]	; (80048d0 <HAL_TIM_Base_Init+0x228>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d018      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a6c      	ldr	r2, [pc, #432]	; (80048d4 <HAL_TIM_Base_Init+0x22c>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d013      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a6a      	ldr	r2, [pc, #424]	; (80048d8 <HAL_TIM_Base_Init+0x230>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d00e      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a69      	ldr	r2, [pc, #420]	; (80048dc <HAL_TIM_Base_Init+0x234>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d009      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a67      	ldr	r2, [pc, #412]	; (80048e0 <HAL_TIM_Base_Init+0x238>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d004      	beq.n	8004750 <HAL_TIM_Base_Init+0xa8>
 8004746:	f44f 718b 	mov.w	r1, #278	; 0x116
 800474a:	4866      	ldr	r0, [pc, #408]	; (80048e4 <HAL_TIM_Base_Init+0x23c>)
 800474c:	f7fc fe03 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d014      	beq.n	8004782 <HAL_TIM_Base_Init+0xda>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	2b10      	cmp	r3, #16
 800475e:	d010      	beq.n	8004782 <HAL_TIM_Base_Init+0xda>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	2b20      	cmp	r3, #32
 8004766:	d00c      	beq.n	8004782 <HAL_TIM_Base_Init+0xda>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	2b40      	cmp	r3, #64	; 0x40
 800476e:	d008      	beq.n	8004782 <HAL_TIM_Base_Init+0xda>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	2b60      	cmp	r3, #96	; 0x60
 8004776:	d004      	beq.n	8004782 <HAL_TIM_Base_Init+0xda>
 8004778:	f240 1117 	movw	r1, #279	; 0x117
 800477c:	4859      	ldr	r0, [pc, #356]	; (80048e4 <HAL_TIM_Base_Init+0x23c>)
 800477e:	f7fc fdea 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00e      	beq.n	80047a8 <HAL_TIM_Base_Init+0x100>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004792:	d009      	beq.n	80047a8 <HAL_TIM_Base_Init+0x100>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800479c:	d004      	beq.n	80047a8 <HAL_TIM_Base_Init+0x100>
 800479e:	f44f 718c 	mov.w	r1, #280	; 0x118
 80047a2:	4850      	ldr	r0, [pc, #320]	; (80048e4 <HAL_TIM_Base_Init+0x23c>)
 80047a4:	f7fc fdd7 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b0:	d004      	beq.n	80047bc <HAL_TIM_Base_Init+0x114>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a41      	ldr	r2, [pc, #260]	; (80048bc <HAL_TIM_Base_Init+0x214>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d107      	bne.n	80047cc <HAL_TIM_Base_Init+0x124>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bf14      	ite	ne
 80047c4:	2301      	movne	r3, #1
 80047c6:	2300      	moveq	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	e00e      	b.n	80047ea <HAL_TIM_Base_Init+0x142>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d006      	beq.n	80047e2 <HAL_TIM_Base_Init+0x13a>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047dc:	d201      	bcs.n	80047e2 <HAL_TIM_Base_Init+0x13a>
 80047de:	2301      	movs	r3, #1
 80047e0:	e000      	b.n	80047e4 <HAL_TIM_Base_Init+0x13c>
 80047e2:	2300      	movs	r3, #0
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d104      	bne.n	80047f8 <HAL_TIM_Base_Init+0x150>
 80047ee:	f240 1119 	movw	r1, #281	; 0x119
 80047f2:	483c      	ldr	r0, [pc, #240]	; (80048e4 <HAL_TIM_Base_Init+0x23c>)
 80047f4:	f7fc fdaf 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d008      	beq.n	8004812 <HAL_TIM_Base_Init+0x16a>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	2b80      	cmp	r3, #128	; 0x80
 8004806:	d004      	beq.n	8004812 <HAL_TIM_Base_Init+0x16a>
 8004808:	f44f 718d 	mov.w	r1, #282	; 0x11a
 800480c:	4835      	ldr	r0, [pc, #212]	; (80048e4 <HAL_TIM_Base_Init+0x23c>)
 800480e:	f7fc fda2 	bl	8001356 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7fc ffc8 	bl	80017bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2202      	movs	r2, #2
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3304      	adds	r3, #4
 800483c:	4619      	mov	r1, r3
 800483e:	4610      	mov	r0, r2
 8004840:	f001 fa52 	bl	8005ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	40010000 	.word	0x40010000
 80048b4:	40000400 	.word	0x40000400
 80048b8:	40000800 	.word	0x40000800
 80048bc:	40000c00 	.word	0x40000c00
 80048c0:	40001000 	.word	0x40001000
 80048c4:	40001400 	.word	0x40001400
 80048c8:	40010400 	.word	0x40010400
 80048cc:	40014000 	.word	0x40014000
 80048d0:	40014400 	.word	0x40014400
 80048d4:	40014800 	.word	0x40014800
 80048d8:	40001800 	.word	0x40001800
 80048dc:	40001c00 	.word	0x40001c00
 80048e0:	40002000 	.word	0x40002000
 80048e4:	0800ad3c 	.word	0x0800ad3c

080048e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e0f5      	b.n	8004ae6 <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a7c      	ldr	r2, [pc, #496]	; (8004af0 <HAL_TIM_PWM_Init+0x208>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d045      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800490c:	d040      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a78      	ldr	r2, [pc, #480]	; (8004af4 <HAL_TIM_PWM_Init+0x20c>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d03b      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a76      	ldr	r2, [pc, #472]	; (8004af8 <HAL_TIM_PWM_Init+0x210>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d036      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a75      	ldr	r2, [pc, #468]	; (8004afc <HAL_TIM_PWM_Init+0x214>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d031      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a73      	ldr	r2, [pc, #460]	; (8004b00 <HAL_TIM_PWM_Init+0x218>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d02c      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a72      	ldr	r2, [pc, #456]	; (8004b04 <HAL_TIM_PWM_Init+0x21c>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d027      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a70      	ldr	r2, [pc, #448]	; (8004b08 <HAL_TIM_PWM_Init+0x220>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d022      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a6f      	ldr	r2, [pc, #444]	; (8004b0c <HAL_TIM_PWM_Init+0x224>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d01d      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a6d      	ldr	r2, [pc, #436]	; (8004b10 <HAL_TIM_PWM_Init+0x228>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d018      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a6c      	ldr	r2, [pc, #432]	; (8004b14 <HAL_TIM_PWM_Init+0x22c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d013      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a6a      	ldr	r2, [pc, #424]	; (8004b18 <HAL_TIM_PWM_Init+0x230>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d00e      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a69      	ldr	r2, [pc, #420]	; (8004b1c <HAL_TIM_PWM_Init+0x234>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d009      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a67      	ldr	r2, [pc, #412]	; (8004b20 <HAL_TIM_PWM_Init+0x238>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d004      	beq.n	8004990 <HAL_TIM_PWM_Init+0xa8>
 8004986:	f240 5133 	movw	r1, #1331	; 0x533
 800498a:	4866      	ldr	r0, [pc, #408]	; (8004b24 <HAL_TIM_PWM_Init+0x23c>)
 800498c:	f7fc fce3 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d014      	beq.n	80049c2 <HAL_TIM_PWM_Init+0xda>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	2b10      	cmp	r3, #16
 800499e:	d010      	beq.n	80049c2 <HAL_TIM_PWM_Init+0xda>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	2b20      	cmp	r3, #32
 80049a6:	d00c      	beq.n	80049c2 <HAL_TIM_PWM_Init+0xda>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b40      	cmp	r3, #64	; 0x40
 80049ae:	d008      	beq.n	80049c2 <HAL_TIM_PWM_Init+0xda>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	2b60      	cmp	r3, #96	; 0x60
 80049b6:	d004      	beq.n	80049c2 <HAL_TIM_PWM_Init+0xda>
 80049b8:	f240 5134 	movw	r1, #1332	; 0x534
 80049bc:	4859      	ldr	r0, [pc, #356]	; (8004b24 <HAL_TIM_PWM_Init+0x23c>)
 80049be:	f7fc fcca 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00e      	beq.n	80049e8 <HAL_TIM_PWM_Init+0x100>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049d2:	d009      	beq.n	80049e8 <HAL_TIM_PWM_Init+0x100>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049dc:	d004      	beq.n	80049e8 <HAL_TIM_PWM_Init+0x100>
 80049de:	f240 5135 	movw	r1, #1333	; 0x535
 80049e2:	4850      	ldr	r0, [pc, #320]	; (8004b24 <HAL_TIM_PWM_Init+0x23c>)
 80049e4:	f7fc fcb7 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f0:	d004      	beq.n	80049fc <HAL_TIM_PWM_Init+0x114>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a41      	ldr	r2, [pc, #260]	; (8004afc <HAL_TIM_PWM_Init+0x214>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d107      	bne.n	8004a0c <HAL_TIM_PWM_Init+0x124>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	bf14      	ite	ne
 8004a04:	2301      	movne	r3, #1
 8004a06:	2300      	moveq	r3, #0
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	e00e      	b.n	8004a2a <HAL_TIM_PWM_Init+0x142>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d006      	beq.n	8004a22 <HAL_TIM_PWM_Init+0x13a>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a1c:	d201      	bcs.n	8004a22 <HAL_TIM_PWM_Init+0x13a>
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e000      	b.n	8004a24 <HAL_TIM_PWM_Init+0x13c>
 8004a22:	2300      	movs	r3, #0
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d104      	bne.n	8004a38 <HAL_TIM_PWM_Init+0x150>
 8004a2e:	f240 5136 	movw	r1, #1334	; 0x536
 8004a32:	483c      	ldr	r0, [pc, #240]	; (8004b24 <HAL_TIM_PWM_Init+0x23c>)
 8004a34:	f7fc fc8f 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d008      	beq.n	8004a52 <HAL_TIM_PWM_Init+0x16a>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	2b80      	cmp	r3, #128	; 0x80
 8004a46:	d004      	beq.n	8004a52 <HAL_TIM_PWM_Init+0x16a>
 8004a48:	f240 5137 	movw	r1, #1335	; 0x537
 8004a4c:	4835      	ldr	r0, [pc, #212]	; (8004b24 <HAL_TIM_PWM_Init+0x23c>)
 8004a4e:	f7fc fc82 	bl	8001356 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d106      	bne.n	8004a6c <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f85e 	bl	8004b28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	3304      	adds	r3, #4
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	4610      	mov	r0, r2
 8004a80:	f001 f932 	bl	8005ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3708      	adds	r7, #8
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	40010000 	.word	0x40010000
 8004af4:	40000400 	.word	0x40000400
 8004af8:	40000800 	.word	0x40000800
 8004afc:	40000c00 	.word	0x40000c00
 8004b00:	40001000 	.word	0x40001000
 8004b04:	40001400 	.word	0x40001400
 8004b08:	40010400 	.word	0x40010400
 8004b0c:	40014000 	.word	0x40014000
 8004b10:	40014400 	.word	0x40014400
 8004b14:	40014800 	.word	0x40014800
 8004b18:	40001800 	.word	0x40001800
 8004b1c:	40001c00 	.word	0x40001c00
 8004b20:	40002000 	.word	0x40002000
 8004b24:	0800ad3c 	.word	0x0800ad3c

08004b28 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a89      	ldr	r2, [pc, #548]	; (8004d70 <HAL_TIM_PWM_Start+0x234>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d117      	bne.n	8004b80 <HAL_TIM_PWM_Start+0x44>
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 80ae 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	2b04      	cmp	r3, #4
 8004b5c:	f000 80aa 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	2b08      	cmp	r3, #8
 8004b64:	f000 80a6 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	2b0c      	cmp	r3, #12
 8004b6c:	f000 80a2 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	2b10      	cmp	r3, #16
 8004b74:	f000 809e 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	2b14      	cmp	r3, #20
 8004b7c:	f000 809a 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b88:	d10f      	bne.n	8004baa <HAL_TIM_PWM_Start+0x6e>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 8091 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	f000 808d 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	f000 8089 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b0c      	cmp	r3, #12
 8004ba6:	f000 8085 	beq.w	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a71      	ldr	r2, [pc, #452]	; (8004d74 <HAL_TIM_PWM_Start+0x238>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d10b      	bne.n	8004bcc <HAL_TIM_PWM_Start+0x90>
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d07c      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	d079      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	2b08      	cmp	r3, #8
 8004bc4:	d076      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b0c      	cmp	r3, #12
 8004bca:	d073      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a69      	ldr	r2, [pc, #420]	; (8004d78 <HAL_TIM_PWM_Start+0x23c>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d10b      	bne.n	8004bee <HAL_TIM_PWM_Start+0xb2>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d06b      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d068      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d065      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	2b0c      	cmp	r3, #12
 8004bec:	d062      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a62      	ldr	r2, [pc, #392]	; (8004d7c <HAL_TIM_PWM_Start+0x240>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d10b      	bne.n	8004c10 <HAL_TIM_PWM_Start+0xd4>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d05a      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2b04      	cmp	r3, #4
 8004c02:	d057      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d054      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b0c      	cmp	r3, #12
 8004c0e:	d051      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a5a      	ldr	r2, [pc, #360]	; (8004d80 <HAL_TIM_PWM_Start+0x244>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d111      	bne.n	8004c3e <HAL_TIM_PWM_Start+0x102>
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d049      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d046      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d043      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	2b0c      	cmp	r3, #12
 8004c30:	d040      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b10      	cmp	r3, #16
 8004c36:	d03d      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	2b14      	cmp	r3, #20
 8004c3c:	d03a      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a50      	ldr	r2, [pc, #320]	; (8004d84 <HAL_TIM_PWM_Start+0x248>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d105      	bne.n	8004c54 <HAL_TIM_PWM_Start+0x118>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d032      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2b04      	cmp	r3, #4
 8004c52:	d02f      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a4b      	ldr	r2, [pc, #300]	; (8004d88 <HAL_TIM_PWM_Start+0x24c>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d102      	bne.n	8004c64 <HAL_TIM_PWM_Start+0x128>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d027      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a48      	ldr	r2, [pc, #288]	; (8004d8c <HAL_TIM_PWM_Start+0x250>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d102      	bne.n	8004c74 <HAL_TIM_PWM_Start+0x138>
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d01f      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a45      	ldr	r2, [pc, #276]	; (8004d90 <HAL_TIM_PWM_Start+0x254>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d105      	bne.n	8004c8a <HAL_TIM_PWM_Start+0x14e>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d017      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	d014      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a41      	ldr	r2, [pc, #260]	; (8004d94 <HAL_TIM_PWM_Start+0x258>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d102      	bne.n	8004c9a <HAL_TIM_PWM_Start+0x15e>
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00c      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a3e      	ldr	r2, [pc, #248]	; (8004d98 <HAL_TIM_PWM_Start+0x25c>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d102      	bne.n	8004caa <HAL_TIM_PWM_Start+0x16e>
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d004      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0x178>
 8004caa:	f240 51bc 	movw	r1, #1468	; 0x5bc
 8004cae:	483b      	ldr	r0, [pc, #236]	; (8004d9c <HAL_TIM_PWM_Start+0x260>)
 8004cb0:	f7fc fb51 	bl	8001356 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d109      	bne.n	8004cce <HAL_TIM_PWM_Start+0x192>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	bf14      	ite	ne
 8004cc6:	2301      	movne	r3, #1
 8004cc8:	2300      	moveq	r3, #0
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	e03c      	b.n	8004d48 <HAL_TIM_PWM_Start+0x20c>
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d109      	bne.n	8004ce8 <HAL_TIM_PWM_Start+0x1ac>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	bf14      	ite	ne
 8004ce0:	2301      	movne	r3, #1
 8004ce2:	2300      	moveq	r3, #0
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	e02f      	b.n	8004d48 <HAL_TIM_PWM_Start+0x20c>
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	2b08      	cmp	r3, #8
 8004cec:	d109      	bne.n	8004d02 <HAL_TIM_PWM_Start+0x1c6>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	bf14      	ite	ne
 8004cfa:	2301      	movne	r3, #1
 8004cfc:	2300      	moveq	r3, #0
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	e022      	b.n	8004d48 <HAL_TIM_PWM_Start+0x20c>
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b0c      	cmp	r3, #12
 8004d06:	d109      	bne.n	8004d1c <HAL_TIM_PWM_Start+0x1e0>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	bf14      	ite	ne
 8004d14:	2301      	movne	r3, #1
 8004d16:	2300      	moveq	r3, #0
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	e015      	b.n	8004d48 <HAL_TIM_PWM_Start+0x20c>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	2b10      	cmp	r3, #16
 8004d20:	d109      	bne.n	8004d36 <HAL_TIM_PWM_Start+0x1fa>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	bf14      	ite	ne
 8004d2e:	2301      	movne	r3, #1
 8004d30:	2300      	moveq	r3, #0
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	e008      	b.n	8004d48 <HAL_TIM_PWM_Start+0x20c>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	bf14      	ite	ne
 8004d42:	2301      	movne	r3, #1
 8004d44:	2300      	moveq	r3, #0
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d001      	beq.n	8004d50 <HAL_TIM_PWM_Start+0x214>
  {
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e0aa      	b.n	8004ea6 <HAL_TIM_PWM_Start+0x36a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d104      	bne.n	8004d60 <HAL_TIM_PWM_Start+0x224>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2202      	movs	r2, #2
 8004d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d5e:	e03b      	b.n	8004dd8 <HAL_TIM_PWM_Start+0x29c>
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	d11c      	bne.n	8004da0 <HAL_TIM_PWM_Start+0x264>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2202      	movs	r2, #2
 8004d6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d6e:	e033      	b.n	8004dd8 <HAL_TIM_PWM_Start+0x29c>
 8004d70:	40010000 	.word	0x40010000
 8004d74:	40000400 	.word	0x40000400
 8004d78:	40000800 	.word	0x40000800
 8004d7c:	40000c00 	.word	0x40000c00
 8004d80:	40010400 	.word	0x40010400
 8004d84:	40014000 	.word	0x40014000
 8004d88:	40014400 	.word	0x40014400
 8004d8c:	40014800 	.word	0x40014800
 8004d90:	40001800 	.word	0x40001800
 8004d94:	40001c00 	.word	0x40001c00
 8004d98:	40002000 	.word	0x40002000
 8004d9c:	0800ad3c 	.word	0x0800ad3c
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	2b08      	cmp	r3, #8
 8004da4:	d104      	bne.n	8004db0 <HAL_TIM_PWM_Start+0x274>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2202      	movs	r2, #2
 8004daa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004dae:	e013      	b.n	8004dd8 <HAL_TIM_PWM_Start+0x29c>
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	2b0c      	cmp	r3, #12
 8004db4:	d104      	bne.n	8004dc0 <HAL_TIM_PWM_Start+0x284>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2202      	movs	r2, #2
 8004dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004dbe:	e00b      	b.n	8004dd8 <HAL_TIM_PWM_Start+0x29c>
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	2b10      	cmp	r3, #16
 8004dc4:	d104      	bne.n	8004dd0 <HAL_TIM_PWM_Start+0x294>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2202      	movs	r2, #2
 8004dca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004dce:	e003      	b.n	8004dd8 <HAL_TIM_PWM_Start+0x29c>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	6839      	ldr	r1, [r7, #0]
 8004de0:	4618      	mov	r0, r3
 8004de2:	f001 fba3 	bl	800652c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a31      	ldr	r2, [pc, #196]	; (8004eb0 <HAL_TIM_PWM_Start+0x374>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d004      	beq.n	8004dfa <HAL_TIM_PWM_Start+0x2be>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a2f      	ldr	r2, [pc, #188]	; (8004eb4 <HAL_TIM_PWM_Start+0x378>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d101      	bne.n	8004dfe <HAL_TIM_PWM_Start+0x2c2>
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e000      	b.n	8004e00 <HAL_TIM_PWM_Start+0x2c4>
 8004dfe:	2300      	movs	r3, #0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d007      	beq.n	8004e14 <HAL_TIM_PWM_Start+0x2d8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e12:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a25      	ldr	r2, [pc, #148]	; (8004eb0 <HAL_TIM_PWM_Start+0x374>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d022      	beq.n	8004e64 <HAL_TIM_PWM_Start+0x328>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e26:	d01d      	beq.n	8004e64 <HAL_TIM_PWM_Start+0x328>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a22      	ldr	r2, [pc, #136]	; (8004eb8 <HAL_TIM_PWM_Start+0x37c>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d018      	beq.n	8004e64 <HAL_TIM_PWM_Start+0x328>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a21      	ldr	r2, [pc, #132]	; (8004ebc <HAL_TIM_PWM_Start+0x380>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d013      	beq.n	8004e64 <HAL_TIM_PWM_Start+0x328>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a1f      	ldr	r2, [pc, #124]	; (8004ec0 <HAL_TIM_PWM_Start+0x384>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d00e      	beq.n	8004e64 <HAL_TIM_PWM_Start+0x328>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a1a      	ldr	r2, [pc, #104]	; (8004eb4 <HAL_TIM_PWM_Start+0x378>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d009      	beq.n	8004e64 <HAL_TIM_PWM_Start+0x328>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a1b      	ldr	r2, [pc, #108]	; (8004ec4 <HAL_TIM_PWM_Start+0x388>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d004      	beq.n	8004e64 <HAL_TIM_PWM_Start+0x328>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a1a      	ldr	r2, [pc, #104]	; (8004ec8 <HAL_TIM_PWM_Start+0x38c>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d115      	bne.n	8004e90 <HAL_TIM_PWM_Start+0x354>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	4b18      	ldr	r3, [pc, #96]	; (8004ecc <HAL_TIM_PWM_Start+0x390>)
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b06      	cmp	r3, #6
 8004e74:	d015      	beq.n	8004ea2 <HAL_TIM_PWM_Start+0x366>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e7c:	d011      	beq.n	8004ea2 <HAL_TIM_PWM_Start+0x366>
    {
      __HAL_TIM_ENABLE(htim);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f042 0201 	orr.w	r2, r2, #1
 8004e8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e8e:	e008      	b.n	8004ea2 <HAL_TIM_PWM_Start+0x366>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f042 0201 	orr.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	e000      	b.n	8004ea4 <HAL_TIM_PWM_Start+0x368>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ea2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40010000 	.word	0x40010000
 8004eb4:	40010400 	.word	0x40010400
 8004eb8:	40000400 	.word	0x40000400
 8004ebc:	40000800 	.word	0x40000800
 8004ec0:	40000c00 	.word	0x40000c00
 8004ec4:	40014000 	.word	0x40014000
 8004ec8:	40001800 	.word	0x40001800
 8004ecc:	00010007 	.word	0x00010007

08004ed0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d122      	bne.n	8004f2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d11b      	bne.n	8004f2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f06f 0202 	mvn.w	r2, #2
 8004efc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	f003 0303 	and.w	r3, r3, #3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 feca 	bl	8005cac <HAL_TIM_IC_CaptureCallback>
 8004f18:	e005      	b.n	8004f26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f000 febc 	bl	8005c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 fecd 	bl	8005cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	f003 0304 	and.w	r3, r3, #4
 8004f36:	2b04      	cmp	r3, #4
 8004f38:	d122      	bne.n	8004f80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d11b      	bne.n	8004f80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f06f 0204 	mvn.w	r2, #4
 8004f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2202      	movs	r2, #2
 8004f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 fea0 	bl	8005cac <HAL_TIM_IC_CaptureCallback>
 8004f6c:	e005      	b.n	8004f7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 fe92 	bl	8005c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f000 fea3 	bl	8005cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	f003 0308 	and.w	r3, r3, #8
 8004f8a:	2b08      	cmp	r3, #8
 8004f8c:	d122      	bne.n	8004fd4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	f003 0308 	and.w	r3, r3, #8
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d11b      	bne.n	8004fd4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f06f 0208 	mvn.w	r2, #8
 8004fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2204      	movs	r2, #4
 8004faa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	69db      	ldr	r3, [r3, #28]
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d003      	beq.n	8004fc2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 fe76 	bl	8005cac <HAL_TIM_IC_CaptureCallback>
 8004fc0:	e005      	b.n	8004fce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 fe68 	bl	8005c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f000 fe79 	bl	8005cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	f003 0310 	and.w	r3, r3, #16
 8004fde:	2b10      	cmp	r3, #16
 8004fe0:	d122      	bne.n	8005028 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	f003 0310 	and.w	r3, r3, #16
 8004fec:	2b10      	cmp	r3, #16
 8004fee:	d11b      	bne.n	8005028 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f06f 0210 	mvn.w	r2, #16
 8004ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2208      	movs	r2, #8
 8004ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 fe4c 	bl	8005cac <HAL_TIM_IC_CaptureCallback>
 8005014:	e005      	b.n	8005022 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 fe3e 	bl	8005c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 fe4f 	bl	8005cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b01      	cmp	r3, #1
 8005034:	d10e      	bne.n	8005054 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b01      	cmp	r3, #1
 8005042:	d107      	bne.n	8005054 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f06f 0201 	mvn.w	r2, #1
 800504c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 fe18 	bl	8005c84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800505e:	2b80      	cmp	r3, #128	; 0x80
 8005060:	d10e      	bne.n	8005080 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800506c:	2b80      	cmp	r3, #128	; 0x80
 800506e:	d107      	bne.n	8005080 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f001 fc42 	bl	8006904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800508e:	d10e      	bne.n	80050ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800509a:	2b80      	cmp	r3, #128	; 0x80
 800509c:	d107      	bne.n	80050ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80050a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f001 fc35 	bl	8006918 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050b8:	2b40      	cmp	r3, #64	; 0x40
 80050ba:	d10e      	bne.n	80050da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c6:	2b40      	cmp	r3, #64	; 0x40
 80050c8:	d107      	bne.n	80050da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80050d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 fdfd 	bl	8005cd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b20      	cmp	r3, #32
 80050e6:	d10e      	bne.n	8005106 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	f003 0320 	and.w	r3, r3, #32
 80050f2:	2b20      	cmp	r3, #32
 80050f4:	d107      	bne.n	8005106 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f06f 0220 	mvn.w	r2, #32
 80050fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f001 fbf5 	bl	80068f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005106:	bf00      	nop
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
	...

08005110 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b086      	sub	sp, #24
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800511c:	2300      	movs	r3, #0
 800511e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d016      	beq.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2b04      	cmp	r3, #4
 800512a:	d013      	beq.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x44>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b08      	cmp	r3, #8
 8005130:	d010      	beq.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2b0c      	cmp	r3, #12
 8005136:	d00d      	beq.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b10      	cmp	r3, #16
 800513c:	d00a      	beq.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x44>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2b14      	cmp	r3, #20
 8005142:	d007      	beq.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x44>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2b3c      	cmp	r3, #60	; 0x3c
 8005148:	d004      	beq.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x44>
 800514a:	f241 01af 	movw	r1, #4271	; 0x10af
 800514e:	4895      	ldr	r0, [pc, #596]	; (80053a4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8005150:	f7fc f901 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2b60      	cmp	r3, #96	; 0x60
 800515a:	d01c      	beq.n	8005196 <HAL_TIM_PWM_ConfigChannel+0x86>
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2b70      	cmp	r3, #112	; 0x70
 8005162:	d018      	beq.n	8005196 <HAL_TIM_PWM_ConfigChannel+0x86>
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a8f      	ldr	r2, [pc, #572]	; (80053a8 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d013      	beq.n	8005196 <HAL_TIM_PWM_ConfigChannel+0x86>
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a8e      	ldr	r2, [pc, #568]	; (80053ac <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d00e      	beq.n	8005196 <HAL_TIM_PWM_ConfigChannel+0x86>
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a8c      	ldr	r2, [pc, #560]	; (80053b0 <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d009      	beq.n	8005196 <HAL_TIM_PWM_ConfigChannel+0x86>
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a8b      	ldr	r2, [pc, #556]	; (80053b4 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d004      	beq.n	8005196 <HAL_TIM_PWM_ConfigChannel+0x86>
 800518c:	f241 01b0 	movw	r1, #4272	; 0x10b0
 8005190:	4884      	ldr	r0, [pc, #528]	; (80053a4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8005192:	f7fc f8e0 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d008      	beq.n	80051b0 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d004      	beq.n	80051b0 <HAL_TIM_PWM_ConfigChannel+0xa0>
 80051a6:	f241 01b1 	movw	r1, #4273	; 0x10b1
 80051aa:	487e      	ldr	r0, [pc, #504]	; (80053a4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80051ac:	f7fc f8d3 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d008      	beq.n	80051ca <HAL_TIM_PWM_ConfigChannel+0xba>
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	691b      	ldr	r3, [r3, #16]
 80051bc:	2b04      	cmp	r3, #4
 80051be:	d004      	beq.n	80051ca <HAL_TIM_PWM_ConfigChannel+0xba>
 80051c0:	f241 01b2 	movw	r1, #4274	; 0x10b2
 80051c4:	4877      	ldr	r0, [pc, #476]	; (80053a4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80051c6:	f7fc f8c6 	bl	8001356 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d101      	bne.n	80051d8 <HAL_TIM_PWM_ConfigChannel+0xc8>
 80051d4:	2302      	movs	r3, #2
 80051d6:	e1f3      	b.n	80055c0 <HAL_TIM_PWM_ConfigChannel+0x4b0>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b14      	cmp	r3, #20
 80051e4:	f200 81e4 	bhi.w	80055b0 <HAL_TIM_PWM_ConfigChannel+0x4a0>
 80051e8:	a201      	add	r2, pc, #4	; (adr r2, 80051f0 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 80051ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ee:	bf00      	nop
 80051f0:	08005245 	.word	0x08005245
 80051f4:	080055b1 	.word	0x080055b1
 80051f8:	080055b1 	.word	0x080055b1
 80051fc:	080055b1 	.word	0x080055b1
 8005200:	08005307 	.word	0x08005307
 8005204:	080055b1 	.word	0x080055b1
 8005208:	080055b1 	.word	0x080055b1
 800520c:	080055b1 	.word	0x080055b1
 8005210:	080053e5 	.word	0x080053e5
 8005214:	080055b1 	.word	0x080055b1
 8005218:	080055b1 	.word	0x080055b1
 800521c:	080055b1 	.word	0x080055b1
 8005220:	0800546b 	.word	0x0800546b
 8005224:	080055b1 	.word	0x080055b1
 8005228:	080055b1 	.word	0x080055b1
 800522c:	080055b1 	.word	0x080055b1
 8005230:	080054f3 	.word	0x080054f3
 8005234:	080055b1 	.word	0x080055b1
 8005238:	080055b1 	.word	0x080055b1
 800523c:	080055b1 	.word	0x080055b1
 8005240:	08005551 	.word	0x08005551
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a5b      	ldr	r2, [pc, #364]	; (80053b8 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d03b      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005256:	d036      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a57      	ldr	r2, [pc, #348]	; (80053bc <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d031      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a56      	ldr	r2, [pc, #344]	; (80053c0 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d02c      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a54      	ldr	r2, [pc, #336]	; (80053c4 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d027      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a53      	ldr	r2, [pc, #332]	; (80053c8 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d022      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a51      	ldr	r2, [pc, #324]	; (80053cc <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d01d      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a50      	ldr	r2, [pc, #320]	; (80053d0 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d018      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a4e      	ldr	r2, [pc, #312]	; (80053d4 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d013      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a4d      	ldr	r2, [pc, #308]	; (80053d8 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d00e      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a4b      	ldr	r2, [pc, #300]	; (80053dc <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d009      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a4a      	ldr	r2, [pc, #296]	; (80053e0 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d004      	beq.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 80052bc:	f241 01bc 	movw	r1, #4284	; 0x10bc
 80052c0:	4838      	ldr	r0, [pc, #224]	; (80053a4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80052c2:	f7fc f848 	bl	8001356 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68b9      	ldr	r1, [r7, #8]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 fdab 	bl	8005e28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	699a      	ldr	r2, [r3, #24]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f042 0208 	orr.w	r2, r2, #8
 80052e0:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	699a      	ldr	r2, [r3, #24]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 0204 	bic.w	r2, r2, #4
 80052f0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6999      	ldr	r1, [r3, #24]
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	691a      	ldr	r2, [r3, #16]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	430a      	orrs	r2, r1
 8005302:	619a      	str	r2, [r3, #24]
      break;
 8005304:	e157      	b.n	80055b6 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a2b      	ldr	r2, [pc, #172]	; (80053b8 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d027      	beq.n	8005360 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005318:	d022      	beq.n	8005360 <HAL_TIM_PWM_ConfigChannel+0x250>
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a27      	ldr	r2, [pc, #156]	; (80053bc <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d01d      	beq.n	8005360 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a25      	ldr	r2, [pc, #148]	; (80053c0 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d018      	beq.n	8005360 <HAL_TIM_PWM_ConfigChannel+0x250>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a24      	ldr	r2, [pc, #144]	; (80053c4 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d013      	beq.n	8005360 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a22      	ldr	r2, [pc, #136]	; (80053c8 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d00e      	beq.n	8005360 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a21      	ldr	r2, [pc, #132]	; (80053cc <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d009      	beq.n	8005360 <HAL_TIM_PWM_ConfigChannel+0x250>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a21      	ldr	r2, [pc, #132]	; (80053d8 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d004      	beq.n	8005360 <HAL_TIM_PWM_ConfigChannel+0x250>
 8005356:	f241 01cd 	movw	r1, #4301	; 0x10cd
 800535a:	4812      	ldr	r0, [pc, #72]	; (80053a4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800535c:	f7fb fffb 	bl	8001356 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68b9      	ldr	r1, [r7, #8]
 8005366:	4618      	mov	r0, r3
 8005368:	f000 fdfa 	bl	8005f60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699a      	ldr	r2, [r3, #24]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800537a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	699a      	ldr	r2, [r3, #24]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800538a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6999      	ldr	r1, [r3, #24]
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	021a      	lsls	r2, r3, #8
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	619a      	str	r2, [r3, #24]
      break;
 80053a0:	e109      	b.n	80055b6 <HAL_TIM_PWM_ConfigChannel+0x4a6>
 80053a2:	bf00      	nop
 80053a4:	0800ad3c 	.word	0x0800ad3c
 80053a8:	00010040 	.word	0x00010040
 80053ac:	00010050 	.word	0x00010050
 80053b0:	00010060 	.word	0x00010060
 80053b4:	00010070 	.word	0x00010070
 80053b8:	40010000 	.word	0x40010000
 80053bc:	40000400 	.word	0x40000400
 80053c0:	40000800 	.word	0x40000800
 80053c4:	40000c00 	.word	0x40000c00
 80053c8:	40010400 	.word	0x40010400
 80053cc:	40014000 	.word	0x40014000
 80053d0:	40014400 	.word	0x40014400
 80053d4:	40014800 	.word	0x40014800
 80053d8:	40001800 	.word	0x40001800
 80053dc:	40001c00 	.word	0x40001c00
 80053e0:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a77      	ldr	r2, [pc, #476]	; (80055c8 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d01d      	beq.n	800542a <HAL_TIM_PWM_ConfigChannel+0x31a>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053f6:	d018      	beq.n	800542a <HAL_TIM_PWM_ConfigChannel+0x31a>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a73      	ldr	r2, [pc, #460]	; (80055cc <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d013      	beq.n	800542a <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a72      	ldr	r2, [pc, #456]	; (80055d0 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d00e      	beq.n	800542a <HAL_TIM_PWM_ConfigChannel+0x31a>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a70      	ldr	r2, [pc, #448]	; (80055d4 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d009      	beq.n	800542a <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a6f      	ldr	r2, [pc, #444]	; (80055d8 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d004      	beq.n	800542a <HAL_TIM_PWM_ConfigChannel+0x31a>
 8005420:	f241 01de 	movw	r1, #4318	; 0x10de
 8005424:	486d      	ldr	r0, [pc, #436]	; (80055dc <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8005426:	f7fb ff96 	bl	8001356 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68b9      	ldr	r1, [r7, #8]
 8005430:	4618      	mov	r0, r3
 8005432:	f000 fe35 	bl	80060a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	69da      	ldr	r2, [r3, #28]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f042 0208 	orr.w	r2, r2, #8
 8005444:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	69da      	ldr	r2, [r3, #28]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 0204 	bic.w	r2, r2, #4
 8005454:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	69d9      	ldr	r1, [r3, #28]
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	691a      	ldr	r2, [r3, #16]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	430a      	orrs	r2, r1
 8005466:	61da      	str	r2, [r3, #28]
      break;
 8005468:	e0a5      	b.n	80055b6 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a56      	ldr	r2, [pc, #344]	; (80055c8 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d01d      	beq.n	80054b0 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800547c:	d018      	beq.n	80054b0 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a52      	ldr	r2, [pc, #328]	; (80055cc <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d013      	beq.n	80054b0 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a50      	ldr	r2, [pc, #320]	; (80055d0 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d00e      	beq.n	80054b0 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a4f      	ldr	r2, [pc, #316]	; (80055d4 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d009      	beq.n	80054b0 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a4d      	ldr	r2, [pc, #308]	; (80055d8 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d004      	beq.n	80054b0 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 80054a6:	f241 01ef 	movw	r1, #4335	; 0x10ef
 80054aa:	484c      	ldr	r0, [pc, #304]	; (80055dc <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 80054ac:	f7fb ff53 	bl	8001356 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68b9      	ldr	r1, [r7, #8]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f000 fe92 	bl	80061e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	69da      	ldr	r2, [r3, #28]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	69da      	ldr	r2, [r3, #28]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	69d9      	ldr	r1, [r3, #28]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	021a      	lsls	r2, r3, #8
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	61da      	str	r2, [r3, #28]
      break;
 80054f0:	e061      	b.n	80055b6 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a34      	ldr	r2, [pc, #208]	; (80055c8 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d009      	beq.n	8005510 <HAL_TIM_PWM_ConfigChannel+0x400>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a35      	ldr	r2, [pc, #212]	; (80055d8 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d004      	beq.n	8005510 <HAL_TIM_PWM_ConfigChannel+0x400>
 8005506:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 800550a:	4834      	ldr	r0, [pc, #208]	; (80055dc <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 800550c:	f7fb ff23 	bl	8001356 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68b9      	ldr	r1, [r7, #8]
 8005516:	4618      	mov	r0, r3
 8005518:	f000 fec8 	bl	80062ac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 0208 	orr.w	r2, r2, #8
 800552a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f022 0204 	bic.w	r2, r2, #4
 800553a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	691a      	ldr	r2, [r3, #16]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800554e:	e032      	b.n	80055b6 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a1c      	ldr	r2, [pc, #112]	; (80055c8 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d009      	beq.n	800556e <HAL_TIM_PWM_ConfigChannel+0x45e>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a1e      	ldr	r2, [pc, #120]	; (80055d8 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d004      	beq.n	800556e <HAL_TIM_PWM_ConfigChannel+0x45e>
 8005564:	f241 1111 	movw	r1, #4369	; 0x1111
 8005568:	481c      	ldr	r0, [pc, #112]	; (80055dc <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 800556a:	f7fb fef4 	bl	8001356 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68b9      	ldr	r1, [r7, #8]
 8005574:	4618      	mov	r0, r3
 8005576:	f000 feeb 	bl	8006350 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005588:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005598:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	021a      	lsls	r2, r3, #8
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	430a      	orrs	r2, r1
 80055ac:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80055ae:	e002      	b.n	80055b6 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	75fb      	strb	r3, [r7, #23]
      break;
 80055b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055be:	7dfb      	ldrb	r3, [r7, #23]
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3718      	adds	r7, #24
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	40010000 	.word	0x40010000
 80055cc:	40000400 	.word	0x40000400
 80055d0:	40000800 	.word	0x40000800
 80055d4:	40000c00 	.word	0x40000c00
 80055d8:	40010400 	.word	0x40010400
 80055dc:	0800ad3c 	.word	0x0800ad3c

080055e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055ea:	2300      	movs	r3, #0
 80055ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d101      	bne.n	80055fc <HAL_TIM_ConfigClockSource+0x1c>
 80055f8:	2302      	movs	r3, #2
 80055fa:	e332      	b.n	8005c62 <HAL_TIM_ConfigClockSource+0x682>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005614:	d029      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2b70      	cmp	r3, #112	; 0x70
 800561c:	d025      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005626:	d020      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2b40      	cmp	r3, #64	; 0x40
 800562e:	d01c      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2b50      	cmp	r3, #80	; 0x50
 8005636:	d018      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2b60      	cmp	r3, #96	; 0x60
 800563e:	d014      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d010      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2b10      	cmp	r3, #16
 800564e:	d00c      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b20      	cmp	r3, #32
 8005656:	d008      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2b30      	cmp	r3, #48	; 0x30
 800565e:	d004      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x8a>
 8005660:	f241 514c 	movw	r1, #5452	; 0x154c
 8005664:	4893      	ldr	r0, [pc, #588]	; (80058b4 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005666:	f7fb fe76 	bl	8001356 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	4b90      	ldr	r3, [pc, #576]	; (80058b8 <HAL_TIM_ConfigClockSource+0x2d8>)
 8005676:	4013      	ands	r3, r2
 8005678:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005680:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005692:	f000 812d 	beq.w	80058f0 <HAL_TIM_ConfigClockSource+0x310>
 8005696:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800569a:	f200 82d5 	bhi.w	8005c48 <HAL_TIM_ConfigClockSource+0x668>
 800569e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056a2:	d02e      	beq.n	8005702 <HAL_TIM_ConfigClockSource+0x122>
 80056a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056a8:	f200 82ce 	bhi.w	8005c48 <HAL_TIM_ConfigClockSource+0x668>
 80056ac:	2b70      	cmp	r3, #112	; 0x70
 80056ae:	f000 8082 	beq.w	80057b6 <HAL_TIM_ConfigClockSource+0x1d6>
 80056b2:	2b70      	cmp	r3, #112	; 0x70
 80056b4:	f200 82c8 	bhi.w	8005c48 <HAL_TIM_ConfigClockSource+0x668>
 80056b8:	2b60      	cmp	r3, #96	; 0x60
 80056ba:	f000 81e0 	beq.w	8005a7e <HAL_TIM_ConfigClockSource+0x49e>
 80056be:	2b60      	cmp	r3, #96	; 0x60
 80056c0:	f200 82c2 	bhi.w	8005c48 <HAL_TIM_ConfigClockSource+0x668>
 80056c4:	2b50      	cmp	r3, #80	; 0x50
 80056c6:	f000 8184 	beq.w	80059d2 <HAL_TIM_ConfigClockSource+0x3f2>
 80056ca:	2b50      	cmp	r3, #80	; 0x50
 80056cc:	f200 82bc 	bhi.w	8005c48 <HAL_TIM_ConfigClockSource+0x668>
 80056d0:	2b40      	cmp	r3, #64	; 0x40
 80056d2:	f000 8237 	beq.w	8005b44 <HAL_TIM_ConfigClockSource+0x564>
 80056d6:	2b40      	cmp	r3, #64	; 0x40
 80056d8:	f200 82b6 	bhi.w	8005c48 <HAL_TIM_ConfigClockSource+0x668>
 80056dc:	2b30      	cmp	r3, #48	; 0x30
 80056de:	f000 8287 	beq.w	8005bf0 <HAL_TIM_ConfigClockSource+0x610>
 80056e2:	2b30      	cmp	r3, #48	; 0x30
 80056e4:	f200 82b0 	bhi.w	8005c48 <HAL_TIM_ConfigClockSource+0x668>
 80056e8:	2b20      	cmp	r3, #32
 80056ea:	f000 8281 	beq.w	8005bf0 <HAL_TIM_ConfigClockSource+0x610>
 80056ee:	2b20      	cmp	r3, #32
 80056f0:	f200 82aa 	bhi.w	8005c48 <HAL_TIM_ConfigClockSource+0x668>
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f000 827b 	beq.w	8005bf0 <HAL_TIM_ConfigClockSource+0x610>
 80056fa:	2b10      	cmp	r3, #16
 80056fc:	f000 8278 	beq.w	8005bf0 <HAL_TIM_ConfigClockSource+0x610>
 8005700:	e2a2      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x668>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a6d      	ldr	r2, [pc, #436]	; (80058bc <HAL_TIM_ConfigClockSource+0x2dc>)
 8005708:	4293      	cmp	r3, r2
 800570a:	f000 82a0 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005716:	f000 829a 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a68      	ldr	r2, [pc, #416]	; (80058c0 <HAL_TIM_ConfigClockSource+0x2e0>)
 8005720:	4293      	cmp	r3, r2
 8005722:	f000 8294 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a66      	ldr	r2, [pc, #408]	; (80058c4 <HAL_TIM_ConfigClockSource+0x2e4>)
 800572c:	4293      	cmp	r3, r2
 800572e:	f000 828e 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a64      	ldr	r2, [pc, #400]	; (80058c8 <HAL_TIM_ConfigClockSource+0x2e8>)
 8005738:	4293      	cmp	r3, r2
 800573a:	f000 8288 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a62      	ldr	r2, [pc, #392]	; (80058cc <HAL_TIM_ConfigClockSource+0x2ec>)
 8005744:	4293      	cmp	r3, r2
 8005746:	f000 8282 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a60      	ldr	r2, [pc, #384]	; (80058d0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005750:	4293      	cmp	r3, r2
 8005752:	f000 827c 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a5e      	ldr	r2, [pc, #376]	; (80058d4 <HAL_TIM_ConfigClockSource+0x2f4>)
 800575c:	4293      	cmp	r3, r2
 800575e:	f000 8276 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a5c      	ldr	r2, [pc, #368]	; (80058d8 <HAL_TIM_ConfigClockSource+0x2f8>)
 8005768:	4293      	cmp	r3, r2
 800576a:	f000 8270 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a5a      	ldr	r2, [pc, #360]	; (80058dc <HAL_TIM_ConfigClockSource+0x2fc>)
 8005774:	4293      	cmp	r3, r2
 8005776:	f000 826a 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a58      	ldr	r2, [pc, #352]	; (80058e0 <HAL_TIM_ConfigClockSource+0x300>)
 8005780:	4293      	cmp	r3, r2
 8005782:	f000 8264 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a56      	ldr	r2, [pc, #344]	; (80058e4 <HAL_TIM_ConfigClockSource+0x304>)
 800578c:	4293      	cmp	r3, r2
 800578e:	f000 825e 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a54      	ldr	r2, [pc, #336]	; (80058e8 <HAL_TIM_ConfigClockSource+0x308>)
 8005798:	4293      	cmp	r3, r2
 800579a:	f000 8258 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a52      	ldr	r2, [pc, #328]	; (80058ec <HAL_TIM_ConfigClockSource+0x30c>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	f000 8252 	beq.w	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
 80057aa:	f241 5158 	movw	r1, #5464	; 0x1558
 80057ae:	4841      	ldr	r0, [pc, #260]	; (80058b4 <HAL_TIM_ConfigClockSource+0x2d4>)
 80057b0:	f7fb fdd1 	bl	8001356 <assert_failed>
      break;
 80057b4:	e24b      	b.n	8005c4e <HAL_TIM_ConfigClockSource+0x66e>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a40      	ldr	r2, [pc, #256]	; (80058bc <HAL_TIM_ConfigClockSource+0x2dc>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d027      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x230>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057c8:	d022      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x230>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a3c      	ldr	r2, [pc, #240]	; (80058c0 <HAL_TIM_ConfigClockSource+0x2e0>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d01d      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x230>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a3a      	ldr	r2, [pc, #232]	; (80058c4 <HAL_TIM_ConfigClockSource+0x2e4>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d018      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x230>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a39      	ldr	r2, [pc, #228]	; (80058c8 <HAL_TIM_ConfigClockSource+0x2e8>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d013      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x230>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a39      	ldr	r2, [pc, #228]	; (80058d4 <HAL_TIM_ConfigClockSource+0x2f4>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d00e      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x230>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a38      	ldr	r2, [pc, #224]	; (80058d8 <HAL_TIM_ConfigClockSource+0x2f8>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d009      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x230>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a38      	ldr	r2, [pc, #224]	; (80058e4 <HAL_TIM_ConfigClockSource+0x304>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d004      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x230>
 8005806:	f241 515f 	movw	r1, #5471	; 0x155f
 800580a:	482a      	ldr	r0, [pc, #168]	; (80058b4 <HAL_TIM_ConfigClockSource+0x2d4>)
 800580c:	f7fb fda3 	bl	8001356 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d013      	beq.n	8005840 <HAL_TIM_ConfigClockSource+0x260>
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005820:	d00e      	beq.n	8005840 <HAL_TIM_ConfigClockSource+0x260>
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800582a:	d009      	beq.n	8005840 <HAL_TIM_ConfigClockSource+0x260>
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005834:	d004      	beq.n	8005840 <HAL_TIM_ConfigClockSource+0x260>
 8005836:	f241 5162 	movw	r1, #5474	; 0x1562
 800583a:	481e      	ldr	r0, [pc, #120]	; (80058b4 <HAL_TIM_ConfigClockSource+0x2d4>)
 800583c:	f7fb fd8b 	bl	8001356 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005848:	d014      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x294>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d010      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x294>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00c      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x294>
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	2b02      	cmp	r3, #2
 8005860:	d008      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x294>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b0a      	cmp	r3, #10
 8005868:	d004      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x294>
 800586a:	f241 5163 	movw	r1, #5475	; 0x1563
 800586e:	4811      	ldr	r0, [pc, #68]	; (80058b4 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005870:	f7fb fd71 	bl	8001356 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	2b0f      	cmp	r3, #15
 800587a:	d904      	bls.n	8005886 <HAL_TIM_ConfigClockSource+0x2a6>
 800587c:	f241 5164 	movw	r1, #5476	; 0x1564
 8005880:	480c      	ldr	r0, [pc, #48]	; (80058b4 <HAL_TIM_ConfigClockSource+0x2d4>)
 8005882:	f7fb fd68 	bl	8001356 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6818      	ldr	r0, [r3, #0]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	6899      	ldr	r1, [r3, #8]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	685a      	ldr	r2, [r3, #4]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	f000 fe29 	bl	80064ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68ba      	ldr	r2, [r7, #8]
 80058b0:	609a      	str	r2, [r3, #8]
      break;
 80058b2:	e1cd      	b.n	8005c50 <HAL_TIM_ConfigClockSource+0x670>
 80058b4:	0800ad3c 	.word	0x0800ad3c
 80058b8:	fffeff88 	.word	0xfffeff88
 80058bc:	40010000 	.word	0x40010000
 80058c0:	40000400 	.word	0x40000400
 80058c4:	40000800 	.word	0x40000800
 80058c8:	40000c00 	.word	0x40000c00
 80058cc:	40001000 	.word	0x40001000
 80058d0:	40001400 	.word	0x40001400
 80058d4:	40010400 	.word	0x40010400
 80058d8:	40014000 	.word	0x40014000
 80058dc:	40014400 	.word	0x40014400
 80058e0:	40014800 	.word	0x40014800
 80058e4:	40001800 	.word	0x40001800
 80058e8:	40001c00 	.word	0x40001c00
 80058ec:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a8d      	ldr	r2, [pc, #564]	; (8005b2c <HAL_TIM_ConfigClockSource+0x54c>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d01d      	beq.n	8005936 <HAL_TIM_ConfigClockSource+0x356>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005902:	d018      	beq.n	8005936 <HAL_TIM_ConfigClockSource+0x356>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a89      	ldr	r2, [pc, #548]	; (8005b30 <HAL_TIM_ConfigClockSource+0x550>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d013      	beq.n	8005936 <HAL_TIM_ConfigClockSource+0x356>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a88      	ldr	r2, [pc, #544]	; (8005b34 <HAL_TIM_ConfigClockSource+0x554>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d00e      	beq.n	8005936 <HAL_TIM_ConfigClockSource+0x356>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a86      	ldr	r2, [pc, #536]	; (8005b38 <HAL_TIM_ConfigClockSource+0x558>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d009      	beq.n	8005936 <HAL_TIM_ConfigClockSource+0x356>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a85      	ldr	r2, [pc, #532]	; (8005b3c <HAL_TIM_ConfigClockSource+0x55c>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d004      	beq.n	8005936 <HAL_TIM_ConfigClockSource+0x356>
 800592c:	f241 5177 	movw	r1, #5495	; 0x1577
 8005930:	4883      	ldr	r0, [pc, #524]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005932:	f7fb fd10 	bl	8001356 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d013      	beq.n	8005966 <HAL_TIM_ConfigClockSource+0x386>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005946:	d00e      	beq.n	8005966 <HAL_TIM_ConfigClockSource+0x386>
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005950:	d009      	beq.n	8005966 <HAL_TIM_ConfigClockSource+0x386>
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800595a:	d004      	beq.n	8005966 <HAL_TIM_ConfigClockSource+0x386>
 800595c:	f241 517a 	movw	r1, #5498	; 0x157a
 8005960:	4877      	ldr	r0, [pc, #476]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005962:	f7fb fcf8 	bl	8001356 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800596e:	d014      	beq.n	800599a <HAL_TIM_ConfigClockSource+0x3ba>
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d010      	beq.n	800599a <HAL_TIM_ConfigClockSource+0x3ba>
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d00c      	beq.n	800599a <HAL_TIM_ConfigClockSource+0x3ba>
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	2b02      	cmp	r3, #2
 8005986:	d008      	beq.n	800599a <HAL_TIM_ConfigClockSource+0x3ba>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	2b0a      	cmp	r3, #10
 800598e:	d004      	beq.n	800599a <HAL_TIM_ConfigClockSource+0x3ba>
 8005990:	f241 517b 	movw	r1, #5499	; 0x157b
 8005994:	486a      	ldr	r0, [pc, #424]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005996:	f7fb fcde 	bl	8001356 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	2b0f      	cmp	r3, #15
 80059a0:	d904      	bls.n	80059ac <HAL_TIM_ConfigClockSource+0x3cc>
 80059a2:	f241 517c 	movw	r1, #5500	; 0x157c
 80059a6:	4866      	ldr	r0, [pc, #408]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 80059a8:	f7fb fcd5 	bl	8001356 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6818      	ldr	r0, [r3, #0]
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	6899      	ldr	r1, [r3, #8]
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	685a      	ldr	r2, [r3, #4]
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	f000 fd96 	bl	80064ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689a      	ldr	r2, [r3, #8]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059ce:	609a      	str	r2, [r3, #8]
      break;
 80059d0:	e13e      	b.n	8005c50 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a55      	ldr	r2, [pc, #340]	; (8005b2c <HAL_TIM_ConfigClockSource+0x54c>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d01d      	beq.n	8005a18 <HAL_TIM_ConfigClockSource+0x438>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059e4:	d018      	beq.n	8005a18 <HAL_TIM_ConfigClockSource+0x438>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a51      	ldr	r2, [pc, #324]	; (8005b30 <HAL_TIM_ConfigClockSource+0x550>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d013      	beq.n	8005a18 <HAL_TIM_ConfigClockSource+0x438>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a4f      	ldr	r2, [pc, #316]	; (8005b34 <HAL_TIM_ConfigClockSource+0x554>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d00e      	beq.n	8005a18 <HAL_TIM_ConfigClockSource+0x438>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a4e      	ldr	r2, [pc, #312]	; (8005b38 <HAL_TIM_ConfigClockSource+0x558>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d009      	beq.n	8005a18 <HAL_TIM_ConfigClockSource+0x438>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a4c      	ldr	r2, [pc, #304]	; (8005b3c <HAL_TIM_ConfigClockSource+0x55c>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d004      	beq.n	8005a18 <HAL_TIM_ConfigClockSource+0x438>
 8005a0e:	f241 518b 	movw	r1, #5515	; 0x158b
 8005a12:	484b      	ldr	r0, [pc, #300]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005a14:	f7fb fc9f 	bl	8001356 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a20:	d014      	beq.n	8005a4c <HAL_TIM_ConfigClockSource+0x46c>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d010      	beq.n	8005a4c <HAL_TIM_ConfigClockSource+0x46c>
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00c      	beq.n	8005a4c <HAL_TIM_ConfigClockSource+0x46c>
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d008      	beq.n	8005a4c <HAL_TIM_ConfigClockSource+0x46c>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	2b0a      	cmp	r3, #10
 8005a40:	d004      	beq.n	8005a4c <HAL_TIM_ConfigClockSource+0x46c>
 8005a42:	f241 518e 	movw	r1, #5518	; 0x158e
 8005a46:	483e      	ldr	r0, [pc, #248]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005a48:	f7fb fc85 	bl	8001356 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	2b0f      	cmp	r3, #15
 8005a52:	d904      	bls.n	8005a5e <HAL_TIM_ConfigClockSource+0x47e>
 8005a54:	f241 518f 	movw	r1, #5519	; 0x158f
 8005a58:	4839      	ldr	r0, [pc, #228]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005a5a:	f7fb fc7c 	bl	8001356 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6818      	ldr	r0, [r3, #0]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	6859      	ldr	r1, [r3, #4]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	f000 fcc4 	bl	80063f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2150      	movs	r1, #80	; 0x50
 8005a76:	4618      	mov	r0, r3
 8005a78:	f000 fd1d 	bl	80064b6 <TIM_ITRx_SetConfig>
      break;
 8005a7c:	e0e8      	b.n	8005c50 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a2a      	ldr	r2, [pc, #168]	; (8005b2c <HAL_TIM_ConfigClockSource+0x54c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d01d      	beq.n	8005ac4 <HAL_TIM_ConfigClockSource+0x4e4>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a90:	d018      	beq.n	8005ac4 <HAL_TIM_ConfigClockSource+0x4e4>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a26      	ldr	r2, [pc, #152]	; (8005b30 <HAL_TIM_ConfigClockSource+0x550>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d013      	beq.n	8005ac4 <HAL_TIM_ConfigClockSource+0x4e4>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a24      	ldr	r2, [pc, #144]	; (8005b34 <HAL_TIM_ConfigClockSource+0x554>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d00e      	beq.n	8005ac4 <HAL_TIM_ConfigClockSource+0x4e4>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a23      	ldr	r2, [pc, #140]	; (8005b38 <HAL_TIM_ConfigClockSource+0x558>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d009      	beq.n	8005ac4 <HAL_TIM_ConfigClockSource+0x4e4>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a21      	ldr	r2, [pc, #132]	; (8005b3c <HAL_TIM_ConfigClockSource+0x55c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d004      	beq.n	8005ac4 <HAL_TIM_ConfigClockSource+0x4e4>
 8005aba:	f241 519b 	movw	r1, #5531	; 0x159b
 8005abe:	4820      	ldr	r0, [pc, #128]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005ac0:	f7fb fc49 	bl	8001356 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005acc:	d014      	beq.n	8005af8 <HAL_TIM_ConfigClockSource+0x518>
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d010      	beq.n	8005af8 <HAL_TIM_ConfigClockSource+0x518>
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00c      	beq.n	8005af8 <HAL_TIM_ConfigClockSource+0x518>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d008      	beq.n	8005af8 <HAL_TIM_ConfigClockSource+0x518>
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	2b0a      	cmp	r3, #10
 8005aec:	d004      	beq.n	8005af8 <HAL_TIM_ConfigClockSource+0x518>
 8005aee:	f241 519e 	movw	r1, #5534	; 0x159e
 8005af2:	4813      	ldr	r0, [pc, #76]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005af4:	f7fb fc2f 	bl	8001356 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	2b0f      	cmp	r3, #15
 8005afe:	d904      	bls.n	8005b0a <HAL_TIM_ConfigClockSource+0x52a>
 8005b00:	f241 519f 	movw	r1, #5535	; 0x159f
 8005b04:	480e      	ldr	r0, [pc, #56]	; (8005b40 <HAL_TIM_ConfigClockSource+0x560>)
 8005b06:	f7fb fc26 	bl	8001356 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6818      	ldr	r0, [r3, #0]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	6859      	ldr	r1, [r3, #4]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	461a      	mov	r2, r3
 8005b18:	f000 fc9d 	bl	8006456 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2160      	movs	r1, #96	; 0x60
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 fcc7 	bl	80064b6 <TIM_ITRx_SetConfig>
      break;
 8005b28:	e092      	b.n	8005c50 <HAL_TIM_ConfigClockSource+0x670>
 8005b2a:	bf00      	nop
 8005b2c:	40010000 	.word	0x40010000
 8005b30:	40000400 	.word	0x40000400
 8005b34:	40000800 	.word	0x40000800
 8005b38:	40000c00 	.word	0x40000c00
 8005b3c:	40010400 	.word	0x40010400
 8005b40:	0800ad3c 	.word	0x0800ad3c
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a48      	ldr	r2, [pc, #288]	; (8005c6c <HAL_TIM_ConfigClockSource+0x68c>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d01d      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x5aa>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b56:	d018      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x5aa>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a44      	ldr	r2, [pc, #272]	; (8005c70 <HAL_TIM_ConfigClockSource+0x690>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d013      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x5aa>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a43      	ldr	r2, [pc, #268]	; (8005c74 <HAL_TIM_ConfigClockSource+0x694>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d00e      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x5aa>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a41      	ldr	r2, [pc, #260]	; (8005c78 <HAL_TIM_ConfigClockSource+0x698>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d009      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x5aa>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a40      	ldr	r2, [pc, #256]	; (8005c7c <HAL_TIM_ConfigClockSource+0x69c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d004      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x5aa>
 8005b80:	f241 51ab 	movw	r1, #5547	; 0x15ab
 8005b84:	483e      	ldr	r0, [pc, #248]	; (8005c80 <HAL_TIM_ConfigClockSource+0x6a0>)
 8005b86:	f7fb fbe6 	bl	8001356 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b92:	d014      	beq.n	8005bbe <HAL_TIM_ConfigClockSource+0x5de>
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d010      	beq.n	8005bbe <HAL_TIM_ConfigClockSource+0x5de>
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00c      	beq.n	8005bbe <HAL_TIM_ConfigClockSource+0x5de>
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d008      	beq.n	8005bbe <HAL_TIM_ConfigClockSource+0x5de>
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	2b0a      	cmp	r3, #10
 8005bb2:	d004      	beq.n	8005bbe <HAL_TIM_ConfigClockSource+0x5de>
 8005bb4:	f241 51ae 	movw	r1, #5550	; 0x15ae
 8005bb8:	4831      	ldr	r0, [pc, #196]	; (8005c80 <HAL_TIM_ConfigClockSource+0x6a0>)
 8005bba:	f7fb fbcc 	bl	8001356 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	2b0f      	cmp	r3, #15
 8005bc4:	d904      	bls.n	8005bd0 <HAL_TIM_ConfigClockSource+0x5f0>
 8005bc6:	f241 51af 	movw	r1, #5551	; 0x15af
 8005bca:	482d      	ldr	r0, [pc, #180]	; (8005c80 <HAL_TIM_ConfigClockSource+0x6a0>)
 8005bcc:	f7fb fbc3 	bl	8001356 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6818      	ldr	r0, [r3, #0]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	6859      	ldr	r1, [r3, #4]
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	461a      	mov	r2, r3
 8005bde:	f000 fc0b 	bl	80063f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2140      	movs	r1, #64	; 0x40
 8005be8:	4618      	mov	r0, r3
 8005bea:	f000 fc64 	bl	80064b6 <TIM_ITRx_SetConfig>
      break;
 8005bee:	e02f      	b.n	8005c50 <HAL_TIM_ConfigClockSource+0x670>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a1d      	ldr	r2, [pc, #116]	; (8005c6c <HAL_TIM_ConfigClockSource+0x68c>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d01d      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x656>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c02:	d018      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x656>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a19      	ldr	r2, [pc, #100]	; (8005c70 <HAL_TIM_ConfigClockSource+0x690>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d013      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x656>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a18      	ldr	r2, [pc, #96]	; (8005c74 <HAL_TIM_ConfigClockSource+0x694>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d00e      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x656>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a16      	ldr	r2, [pc, #88]	; (8005c78 <HAL_TIM_ConfigClockSource+0x698>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d009      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x656>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a15      	ldr	r2, [pc, #84]	; (8005c7c <HAL_TIM_ConfigClockSource+0x69c>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d004      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x656>
 8005c2c:	f241 51be 	movw	r1, #5566	; 0x15be
 8005c30:	4813      	ldr	r0, [pc, #76]	; (8005c80 <HAL_TIM_ConfigClockSource+0x6a0>)
 8005c32:	f7fb fb90 	bl	8001356 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4619      	mov	r1, r3
 8005c40:	4610      	mov	r0, r2
 8005c42:	f000 fc38 	bl	80064b6 <TIM_ITRx_SetConfig>
      break;
 8005c46:	e003      	b.n	8005c50 <HAL_TIM_ConfigClockSource+0x670>
    }

    default:
      status = HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c4c:	e000      	b.n	8005c50 <HAL_TIM_ConfigClockSource+0x670>
      break;
 8005c4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	40010000 	.word	0x40010000
 8005c70:	40000400 	.word	0x40000400
 8005c74:	40000800 	.word	0x40000800
 8005c78:	40000c00 	.word	0x40000c00
 8005c7c:	40010400 	.word	0x40010400
 8005c80:	0800ad3c 	.word	0x0800ad3c

08005c84 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ca0:	bf00      	nop
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a40      	ldr	r2, [pc, #256]	; (8005dfc <TIM_Base_SetConfig+0x114>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d013      	beq.n	8005d28 <TIM_Base_SetConfig+0x40>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d06:	d00f      	beq.n	8005d28 <TIM_Base_SetConfig+0x40>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a3d      	ldr	r2, [pc, #244]	; (8005e00 <TIM_Base_SetConfig+0x118>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d00b      	beq.n	8005d28 <TIM_Base_SetConfig+0x40>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a3c      	ldr	r2, [pc, #240]	; (8005e04 <TIM_Base_SetConfig+0x11c>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d007      	beq.n	8005d28 <TIM_Base_SetConfig+0x40>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a3b      	ldr	r2, [pc, #236]	; (8005e08 <TIM_Base_SetConfig+0x120>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d003      	beq.n	8005d28 <TIM_Base_SetConfig+0x40>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a3a      	ldr	r2, [pc, #232]	; (8005e0c <TIM_Base_SetConfig+0x124>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d108      	bne.n	8005d3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a2f      	ldr	r2, [pc, #188]	; (8005dfc <TIM_Base_SetConfig+0x114>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d02b      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d48:	d027      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a2c      	ldr	r2, [pc, #176]	; (8005e00 <TIM_Base_SetConfig+0x118>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d023      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a2b      	ldr	r2, [pc, #172]	; (8005e04 <TIM_Base_SetConfig+0x11c>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d01f      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a2a      	ldr	r2, [pc, #168]	; (8005e08 <TIM_Base_SetConfig+0x120>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d01b      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a29      	ldr	r2, [pc, #164]	; (8005e0c <TIM_Base_SetConfig+0x124>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d017      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a28      	ldr	r2, [pc, #160]	; (8005e10 <TIM_Base_SetConfig+0x128>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d013      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a27      	ldr	r2, [pc, #156]	; (8005e14 <TIM_Base_SetConfig+0x12c>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d00f      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a26      	ldr	r2, [pc, #152]	; (8005e18 <TIM_Base_SetConfig+0x130>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d00b      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a25      	ldr	r2, [pc, #148]	; (8005e1c <TIM_Base_SetConfig+0x134>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d007      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a24      	ldr	r2, [pc, #144]	; (8005e20 <TIM_Base_SetConfig+0x138>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d003      	beq.n	8005d9a <TIM_Base_SetConfig+0xb2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a23      	ldr	r2, [pc, #140]	; (8005e24 <TIM_Base_SetConfig+0x13c>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d108      	bne.n	8005dac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a0a      	ldr	r2, [pc, #40]	; (8005dfc <TIM_Base_SetConfig+0x114>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d003      	beq.n	8005de0 <TIM_Base_SetConfig+0xf8>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a0c      	ldr	r2, [pc, #48]	; (8005e0c <TIM_Base_SetConfig+0x124>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d103      	bne.n	8005de8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	691a      	ldr	r2, [r3, #16]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	615a      	str	r2, [r3, #20]
}
 8005dee:	bf00      	nop
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	40010000 	.word	0x40010000
 8005e00:	40000400 	.word	0x40000400
 8005e04:	40000800 	.word	0x40000800
 8005e08:	40000c00 	.word	0x40000c00
 8005e0c:	40010400 	.word	0x40010400
 8005e10:	40014000 	.word	0x40014000
 8005e14:	40014400 	.word	0x40014400
 8005e18:	40014800 	.word	0x40014800
 8005e1c:	40001800 	.word	0x40001800
 8005e20:	40001c00 	.word	0x40001c00
 8005e24:	40002000 	.word	0x40002000

08005e28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	f023 0201 	bic.w	r2, r3, #1
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
 8005e42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	4b3f      	ldr	r3, [pc, #252]	; (8005f50 <TIM_OC1_SetConfig+0x128>)
 8005e54:	4013      	ands	r3, r2
 8005e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f023 0303 	bic.w	r3, r3, #3
 8005e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68fa      	ldr	r2, [r7, #12]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	f023 0302 	bic.w	r3, r3, #2
 8005e70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a35      	ldr	r2, [pc, #212]	; (8005f54 <TIM_OC1_SetConfig+0x12c>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d003      	beq.n	8005e8c <TIM_OC1_SetConfig+0x64>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a34      	ldr	r2, [pc, #208]	; (8005f58 <TIM_OC1_SetConfig+0x130>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d119      	bne.n	8005ec0 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d008      	beq.n	8005ea6 <TIM_OC1_SetConfig+0x7e>
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d004      	beq.n	8005ea6 <TIM_OC1_SetConfig+0x7e>
 8005e9c:	f641 3167 	movw	r1, #7015	; 0x1b67
 8005ea0:	482e      	ldr	r0, [pc, #184]	; (8005f5c <TIM_OC1_SetConfig+0x134>)
 8005ea2:	f7fb fa58 	bl	8001356 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	f023 0308 	bic.w	r3, r3, #8
 8005eac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	f023 0304 	bic.w	r3, r3, #4
 8005ebe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a24      	ldr	r2, [pc, #144]	; (8005f54 <TIM_OC1_SetConfig+0x12c>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d003      	beq.n	8005ed0 <TIM_OC1_SetConfig+0xa8>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a23      	ldr	r2, [pc, #140]	; (8005f58 <TIM_OC1_SetConfig+0x130>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d12d      	bne.n	8005f2c <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ed8:	d008      	beq.n	8005eec <TIM_OC1_SetConfig+0xc4>
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d004      	beq.n	8005eec <TIM_OC1_SetConfig+0xc4>
 8005ee2:	f641 3174 	movw	r1, #7028	; 0x1b74
 8005ee6:	481d      	ldr	r0, [pc, #116]	; (8005f5c <TIM_OC1_SetConfig+0x134>)
 8005ee8:	f7fb fa35 	bl	8001356 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	695b      	ldr	r3, [r3, #20]
 8005ef0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ef4:	d008      	beq.n	8005f08 <TIM_OC1_SetConfig+0xe0>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d004      	beq.n	8005f08 <TIM_OC1_SetConfig+0xe0>
 8005efe:	f641 3175 	movw	r1, #7029	; 0x1b75
 8005f02:	4816      	ldr	r0, [pc, #88]	; (8005f5c <TIM_OC1_SetConfig+0x134>)
 8005f04:	f7fb fa27 	bl	8001356 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	693a      	ldr	r2, [r7, #16]
 8005f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	685a      	ldr	r2, [r3, #4]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	621a      	str	r2, [r3, #32]
}
 8005f46:	bf00      	nop
 8005f48:	3718      	adds	r7, #24
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	fffeff8f 	.word	0xfffeff8f
 8005f54:	40010000 	.word	0x40010000
 8005f58:	40010400 	.word	0x40010400
 8005f5c:	0800ad3c 	.word	0x0800ad3c

08005f60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	f023 0210 	bic.w	r2, r3, #16
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a1b      	ldr	r3, [r3, #32]
 8005f7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	4b41      	ldr	r3, [pc, #260]	; (8006090 <TIM_OC2_SetConfig+0x130>)
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	021b      	lsls	r3, r3, #8
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	f023 0320 	bic.w	r3, r3, #32
 8005faa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a36      	ldr	r2, [pc, #216]	; (8006094 <TIM_OC2_SetConfig+0x134>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d003      	beq.n	8005fc8 <TIM_OC2_SetConfig+0x68>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a35      	ldr	r2, [pc, #212]	; (8006098 <TIM_OC2_SetConfig+0x138>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d11a      	bne.n	8005ffe <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d008      	beq.n	8005fe2 <TIM_OC2_SetConfig+0x82>
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d004      	beq.n	8005fe2 <TIM_OC2_SetConfig+0x82>
 8005fd8:	f641 31b2 	movw	r1, #7090	; 0x1bb2
 8005fdc:	482f      	ldr	r0, [pc, #188]	; (800609c <TIM_OC2_SetConfig+0x13c>)
 8005fde:	f7fb f9ba 	bl	8001356 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fe8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ffc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a24      	ldr	r2, [pc, #144]	; (8006094 <TIM_OC2_SetConfig+0x134>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d003      	beq.n	800600e <TIM_OC2_SetConfig+0xae>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a23      	ldr	r2, [pc, #140]	; (8006098 <TIM_OC2_SetConfig+0x138>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d12f      	bne.n	800606e <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006016:	d008      	beq.n	800602a <TIM_OC2_SetConfig+0xca>
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d004      	beq.n	800602a <TIM_OC2_SetConfig+0xca>
 8006020:	f44f 51de 	mov.w	r1, #7104	; 0x1bc0
 8006024:	481d      	ldr	r0, [pc, #116]	; (800609c <TIM_OC2_SetConfig+0x13c>)
 8006026:	f7fb f996 	bl	8001356 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	695b      	ldr	r3, [r3, #20]
 800602e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006032:	d008      	beq.n	8006046 <TIM_OC2_SetConfig+0xe6>
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d004      	beq.n	8006046 <TIM_OC2_SetConfig+0xe6>
 800603c:	f641 31c1 	movw	r1, #7105	; 0x1bc1
 8006040:	4816      	ldr	r0, [pc, #88]	; (800609c <TIM_OC2_SetConfig+0x13c>)
 8006042:	f7fb f988 	bl	8001356 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800604c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	693a      	ldr	r2, [r7, #16]
 800605e:	4313      	orrs	r3, r2
 8006060:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	4313      	orrs	r3, r2
 800606c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	693a      	ldr	r2, [r7, #16]
 8006072:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	685a      	ldr	r2, [r3, #4]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	621a      	str	r2, [r3, #32]
}
 8006088:	bf00      	nop
 800608a:	3718      	adds	r7, #24
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}
 8006090:	feff8fff 	.word	0xfeff8fff
 8006094:	40010000 	.word	0x40010000
 8006098:	40010400 	.word	0x40010400
 800609c:	0800ad3c 	.word	0x0800ad3c

080060a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a1b      	ldr	r3, [r3, #32]
 80060ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	69db      	ldr	r3, [r3, #28]
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4b41      	ldr	r3, [pc, #260]	; (80061d0 <TIM_OC3_SetConfig+0x130>)
 80060cc:	4013      	ands	r3, r2
 80060ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f023 0303 	bic.w	r3, r3, #3
 80060d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	4313      	orrs	r3, r2
 80060e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	021b      	lsls	r3, r3, #8
 80060f0:	697a      	ldr	r2, [r7, #20]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a36      	ldr	r2, [pc, #216]	; (80061d4 <TIM_OC3_SetConfig+0x134>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d003      	beq.n	8006106 <TIM_OC3_SetConfig+0x66>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a35      	ldr	r2, [pc, #212]	; (80061d8 <TIM_OC3_SetConfig+0x138>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d11a      	bne.n	800613c <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d008      	beq.n	8006120 <TIM_OC3_SetConfig+0x80>
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	2b08      	cmp	r3, #8
 8006114:	d004      	beq.n	8006120 <TIM_OC3_SetConfig+0x80>
 8006116:	f641 31fd 	movw	r1, #7165	; 0x1bfd
 800611a:	4830      	ldr	r0, [pc, #192]	; (80061dc <TIM_OC3_SetConfig+0x13c>)
 800611c:	f7fb f91b 	bl	8001356 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006126:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	68db      	ldr	r3, [r3, #12]
 800612c:	021b      	lsls	r3, r3, #8
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800613a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a25      	ldr	r2, [pc, #148]	; (80061d4 <TIM_OC3_SetConfig+0x134>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d003      	beq.n	800614c <TIM_OC3_SetConfig+0xac>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a24      	ldr	r2, [pc, #144]	; (80061d8 <TIM_OC3_SetConfig+0x138>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d12f      	bne.n	80061ac <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006154:	d008      	beq.n	8006168 <TIM_OC3_SetConfig+0xc8>
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d004      	beq.n	8006168 <TIM_OC3_SetConfig+0xc8>
 800615e:	f641 410a 	movw	r1, #7178	; 0x1c0a
 8006162:	481e      	ldr	r0, [pc, #120]	; (80061dc <TIM_OC3_SetConfig+0x13c>)
 8006164:	f7fb f8f7 	bl	8001356 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	695b      	ldr	r3, [r3, #20]
 800616c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006170:	d008      	beq.n	8006184 <TIM_OC3_SetConfig+0xe4>
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d004      	beq.n	8006184 <TIM_OC3_SetConfig+0xe4>
 800617a:	f641 410b 	movw	r1, #7179	; 0x1c0b
 800617e:	4817      	ldr	r0, [pc, #92]	; (80061dc <TIM_OC3_SetConfig+0x13c>)
 8006180:	f7fb f8e9 	bl	8001356 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800618a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006192:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	4313      	orrs	r3, r2
 800619e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	011b      	lsls	r3, r3, #4
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	3718      	adds	r7, #24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	fffeff8f 	.word	0xfffeff8f
 80061d4:	40010000 	.word	0x40010000
 80061d8:	40010400 	.word	0x40010400
 80061dc:	0800ad3c 	.word	0x0800ad3c

080061e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	69db      	ldr	r3, [r3, #28]
 8006206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4b24      	ldr	r3, [pc, #144]	; (800629c <TIM_OC4_SetConfig+0xbc>)
 800620c:	4013      	ands	r3, r2
 800620e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006216:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	021b      	lsls	r3, r3, #8
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	4313      	orrs	r3, r2
 8006222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800622a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	031b      	lsls	r3, r3, #12
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	4313      	orrs	r3, r2
 8006236:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a19      	ldr	r2, [pc, #100]	; (80062a0 <TIM_OC4_SetConfig+0xc0>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d003      	beq.n	8006248 <TIM_OC4_SetConfig+0x68>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a18      	ldr	r2, [pc, #96]	; (80062a4 <TIM_OC4_SetConfig+0xc4>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d117      	bne.n	8006278 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	695b      	ldr	r3, [r3, #20]
 800624c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006250:	d008      	beq.n	8006264 <TIM_OC4_SetConfig+0x84>
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	695b      	ldr	r3, [r3, #20]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d004      	beq.n	8006264 <TIM_OC4_SetConfig+0x84>
 800625a:	f641 4149 	movw	r1, #7241	; 0x1c49
 800625e:	4812      	ldr	r0, [pc, #72]	; (80062a8 <TIM_OC4_SetConfig+0xc8>)
 8006260:	f7fb f879 	bl	8001356 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800626a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	019b      	lsls	r3, r3, #6
 8006272:	697a      	ldr	r2, [r7, #20]
 8006274:	4313      	orrs	r3, r2
 8006276:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	693a      	ldr	r2, [r7, #16]
 8006290:	621a      	str	r2, [r3, #32]
}
 8006292:	bf00      	nop
 8006294:	3718      	adds	r7, #24
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	feff8fff 	.word	0xfeff8fff
 80062a0:	40010000 	.word	0x40010000
 80062a4:	40010400 	.word	0x40010400
 80062a8:	0800ad3c 	.word	0x0800ad3c

080062ac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b087      	sub	sp, #28
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	4b1b      	ldr	r3, [pc, #108]	; (8006344 <TIM_OC5_SetConfig+0x98>)
 80062d8:	4013      	ands	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80062ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	041b      	lsls	r3, r3, #16
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a12      	ldr	r2, [pc, #72]	; (8006348 <TIM_OC5_SetConfig+0x9c>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d003      	beq.n	800630a <TIM_OC5_SetConfig+0x5e>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a11      	ldr	r2, [pc, #68]	; (800634c <TIM_OC5_SetConfig+0xa0>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d109      	bne.n	800631e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006310:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	021b      	lsls	r3, r3, #8
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	4313      	orrs	r3, r2
 800631c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	697a      	ldr	r2, [r7, #20]
 8006322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	685a      	ldr	r2, [r3, #4]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	693a      	ldr	r2, [r7, #16]
 8006336:	621a      	str	r2, [r3, #32]
}
 8006338:	bf00      	nop
 800633a:	371c      	adds	r7, #28
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	fffeff8f 	.word	0xfffeff8f
 8006348:	40010000 	.word	0x40010000
 800634c:	40010400 	.word	0x40010400

08006350 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006350:	b480      	push	{r7}
 8006352:	b087      	sub	sp, #28
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	4b1c      	ldr	r3, [pc, #112]	; (80063ec <TIM_OC6_SetConfig+0x9c>)
 800637c:	4013      	ands	r3, r2
 800637e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	021b      	lsls	r3, r3, #8
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	4313      	orrs	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006392:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	051b      	lsls	r3, r3, #20
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	4313      	orrs	r3, r2
 800639e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a13      	ldr	r2, [pc, #76]	; (80063f0 <TIM_OC6_SetConfig+0xa0>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d003      	beq.n	80063b0 <TIM_OC6_SetConfig+0x60>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a12      	ldr	r2, [pc, #72]	; (80063f4 <TIM_OC6_SetConfig+0xa4>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d109      	bne.n	80063c4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	029b      	lsls	r3, r3, #10
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	68fa      	ldr	r2, [r7, #12]
 80063ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	685a      	ldr	r2, [r3, #4]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	621a      	str	r2, [r3, #32]
}
 80063de:	bf00      	nop
 80063e0:	371c      	adds	r7, #28
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	feff8fff 	.word	0xfeff8fff
 80063f0:	40010000 	.word	0x40010000
 80063f4:	40010400 	.word	0x40010400

080063f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b087      	sub	sp, #28
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	f023 0201 	bic.w	r2, r3, #1
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006422:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	011b      	lsls	r3, r3, #4
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	4313      	orrs	r3, r2
 800642c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f023 030a 	bic.w	r3, r3, #10
 8006434:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	4313      	orrs	r3, r2
 800643c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	621a      	str	r2, [r3, #32]
}
 800644a:	bf00      	nop
 800644c:	371c      	adds	r7, #28
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006456:	b480      	push	{r7}
 8006458:	b087      	sub	sp, #28
 800645a:	af00      	add	r7, sp, #0
 800645c:	60f8      	str	r0, [r7, #12]
 800645e:	60b9      	str	r1, [r7, #8]
 8006460:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	f023 0210 	bic.w	r2, r3, #16
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006480:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	031b      	lsls	r3, r3, #12
 8006486:	697a      	ldr	r2, [r7, #20]
 8006488:	4313      	orrs	r3, r2
 800648a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006492:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	011b      	lsls	r3, r3, #4
 8006498:	693a      	ldr	r2, [r7, #16]
 800649a:	4313      	orrs	r3, r2
 800649c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	621a      	str	r2, [r3, #32]
}
 80064aa:	bf00      	nop
 80064ac:	371c      	adds	r7, #28
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	f043 0307 	orr.w	r3, r3, #7
 80064d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	609a      	str	r2, [r3, #8]
}
 80064e0:	bf00      	nop
 80064e2:	3714      	adds	r7, #20
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b087      	sub	sp, #28
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
 80064f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006506:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	021a      	lsls	r2, r3, #8
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	431a      	orrs	r2, r3
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	4313      	orrs	r3, r2
 8006514:	697a      	ldr	r2, [r7, #20]
 8006516:	4313      	orrs	r3, r2
 8006518:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	609a      	str	r2, [r3, #8]
}
 8006520:	bf00      	nop
 8006522:	371c      	adds	r7, #28
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	4a35      	ldr	r2, [pc, #212]	; (8006610 <TIM_CCxChannelCmd+0xe4>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d030      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006546:	d02c      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	4a32      	ldr	r2, [pc, #200]	; (8006614 <TIM_CCxChannelCmd+0xe8>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d028      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4a31      	ldr	r2, [pc, #196]	; (8006618 <TIM_CCxChannelCmd+0xec>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d024      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	4a30      	ldr	r2, [pc, #192]	; (800661c <TIM_CCxChannelCmd+0xf0>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d020      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	4a2f      	ldr	r2, [pc, #188]	; (8006620 <TIM_CCxChannelCmd+0xf4>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d01c      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	4a2e      	ldr	r2, [pc, #184]	; (8006624 <TIM_CCxChannelCmd+0xf8>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d018      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	4a2d      	ldr	r2, [pc, #180]	; (8006628 <TIM_CCxChannelCmd+0xfc>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d014      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	4a2c      	ldr	r2, [pc, #176]	; (800662c <TIM_CCxChannelCmd+0x100>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d010      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	4a2b      	ldr	r2, [pc, #172]	; (8006630 <TIM_CCxChannelCmd+0x104>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d00c      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	4a2a      	ldr	r2, [pc, #168]	; (8006634 <TIM_CCxChannelCmd+0x108>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d008      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	4a29      	ldr	r2, [pc, #164]	; (8006638 <TIM_CCxChannelCmd+0x10c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d004      	beq.n	80065a2 <TIM_CCxChannelCmd+0x76>
 8006598:	f641 61a1 	movw	r1, #7841	; 0x1ea1
 800659c:	4827      	ldr	r0, [pc, #156]	; (800663c <TIM_CCxChannelCmd+0x110>)
 800659e:	f7fa feda 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d016      	beq.n	80065d6 <TIM_CCxChannelCmd+0xaa>
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	2b04      	cmp	r3, #4
 80065ac:	d013      	beq.n	80065d6 <TIM_CCxChannelCmd+0xaa>
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d010      	beq.n	80065d6 <TIM_CCxChannelCmd+0xaa>
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	2b0c      	cmp	r3, #12
 80065b8:	d00d      	beq.n	80065d6 <TIM_CCxChannelCmd+0xaa>
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	2b10      	cmp	r3, #16
 80065be:	d00a      	beq.n	80065d6 <TIM_CCxChannelCmd+0xaa>
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	2b14      	cmp	r3, #20
 80065c4:	d007      	beq.n	80065d6 <TIM_CCxChannelCmd+0xaa>
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	2b3c      	cmp	r3, #60	; 0x3c
 80065ca:	d004      	beq.n	80065d6 <TIM_CCxChannelCmd+0xaa>
 80065cc:	f641 61a2 	movw	r1, #7842	; 0x1ea2
 80065d0:	481a      	ldr	r0, [pc, #104]	; (800663c <TIM_CCxChannelCmd+0x110>)
 80065d2:	f7fa fec0 	bl	8001356 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	f003 031f 	and.w	r3, r3, #31
 80065dc:	2201      	movs	r2, #1
 80065de:	fa02 f303 	lsl.w	r3, r2, r3
 80065e2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6a1a      	ldr	r2, [r3, #32]
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	43db      	mvns	r3, r3
 80065ec:	401a      	ands	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6a1a      	ldr	r2, [r3, #32]
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	f003 031f 	and.w	r3, r3, #31
 80065fc:	6879      	ldr	r1, [r7, #4]
 80065fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006602:	431a      	orrs	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	621a      	str	r2, [r3, #32]
}
 8006608:	bf00      	nop
 800660a:	3718      	adds	r7, #24
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	40010000 	.word	0x40010000
 8006614:	40000400 	.word	0x40000400
 8006618:	40000800 	.word	0x40000800
 800661c:	40000c00 	.word	0x40000c00
 8006620:	40010400 	.word	0x40010400
 8006624:	40014000 	.word	0x40014000
 8006628:	40014400 	.word	0x40014400
 800662c:	40014800 	.word	0x40014800
 8006630:	40001800 	.word	0x40001800
 8006634:	40001c00 	.word	0x40001c00
 8006638:	40002000 	.word	0x40002000
 800663c:	0800ad3c 	.word	0x0800ad3c

08006640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a32      	ldr	r2, [pc, #200]	; (8006718 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d027      	beq.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800665c:	d022      	beq.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a2e      	ldr	r2, [pc, #184]	; (800671c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d01d      	beq.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a2c      	ldr	r2, [pc, #176]	; (8006720 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d018      	beq.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a2b      	ldr	r2, [pc, #172]	; (8006724 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d013      	beq.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a29      	ldr	r2, [pc, #164]	; (8006728 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d00e      	beq.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a28      	ldr	r2, [pc, #160]	; (800672c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d009      	beq.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a26      	ldr	r2, [pc, #152]	; (8006730 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d004      	beq.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800669a:	f240 71b6 	movw	r1, #1974	; 0x7b6
 800669e:	4825      	ldr	r0, [pc, #148]	; (8006734 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80066a0:	f7fa fe59 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d020      	beq.n	80066ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2b10      	cmp	r3, #16
 80066b2:	d01c      	beq.n	80066ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b20      	cmp	r3, #32
 80066ba:	d018      	beq.n	80066ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2b30      	cmp	r3, #48	; 0x30
 80066c2:	d014      	beq.n	80066ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2b40      	cmp	r3, #64	; 0x40
 80066ca:	d010      	beq.n	80066ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2b50      	cmp	r3, #80	; 0x50
 80066d2:	d00c      	beq.n	80066ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2b60      	cmp	r3, #96	; 0x60
 80066da:	d008      	beq.n	80066ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2b70      	cmp	r3, #112	; 0x70
 80066e2:	d004      	beq.n	80066ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80066e4:	f240 71b7 	movw	r1, #1975	; 0x7b7
 80066e8:	4812      	ldr	r0, [pc, #72]	; (8006734 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80066ea:	f7fa fe34 	bl	8001356 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	2b80      	cmp	r3, #128	; 0x80
 80066f4:	d008      	beq.n	8006708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d004      	beq.n	8006708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066fe:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 8006702:	480c      	ldr	r0, [pc, #48]	; (8006734 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006704:	f7fa fe27 	bl	8001356 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800670e:	2b01      	cmp	r3, #1
 8006710:	d112      	bne.n	8006738 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8006712:	2302      	movs	r3, #2
 8006714:	e0d7      	b.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0x286>
 8006716:	bf00      	nop
 8006718:	40010000 	.word	0x40010000
 800671c:	40000400 	.word	0x40000400
 8006720:	40000800 	.word	0x40000800
 8006724:	40000c00 	.word	0x40000c00
 8006728:	40001000 	.word	0x40001000
 800672c:	40001400 	.word	0x40001400
 8006730:	40010400 	.word	0x40010400
 8006734:	0800ad74 	.word	0x0800ad74
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2202      	movs	r2, #2
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a5c      	ldr	r2, [pc, #368]	; (80068d0 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d004      	beq.n	800676c <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a5b      	ldr	r2, [pc, #364]	; (80068d4 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d161      	bne.n	8006830 <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d054      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800677c:	d04f      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006786:	d04a      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006790:	d045      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800679a:	d040      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 80067a4:	d03b      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80067ae:	d036      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80067b8:	d031      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 80067c2:	d02c      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80067cc:	d027      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f5b3 0f10 	cmp.w	r3, #9437184	; 0x900000
 80067d6:	d022      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80067e0:	d01d      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	f5b3 0f30 	cmp.w	r3, #11534336	; 0xb00000
 80067ea:	d018      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80067f4:	d013      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	f5b3 0f50 	cmp.w	r3, #13631488	; 0xd00000
 80067fe:	d00e      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	f5b3 0f60 	cmp.w	r3, #14680064	; 0xe00000
 8006808:	d009      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f5b3 0f70 	cmp.w	r3, #15728640	; 0xf00000
 8006812:	d004      	beq.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8006814:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8006818:	482f      	ldr	r0, [pc, #188]	; (80068d8 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800681a:	f7fa fd9c 	bl	8001356 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006824:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4313      	orrs	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006836:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	4313      	orrs	r3, r2
 8006840:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a20      	ldr	r2, [pc, #128]	; (80068d0 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d022      	beq.n	800689a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800685c:	d01d      	beq.n	800689a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a1e      	ldr	r2, [pc, #120]	; (80068dc <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d018      	beq.n	800689a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a1c      	ldr	r2, [pc, #112]	; (80068e0 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d013      	beq.n	800689a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a1b      	ldr	r2, [pc, #108]	; (80068e4 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d00e      	beq.n	800689a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a14      	ldr	r2, [pc, #80]	; (80068d4 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d009      	beq.n	800689a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a17      	ldr	r2, [pc, #92]	; (80068e8 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d004      	beq.n	800689a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a15      	ldr	r2, [pc, #84]	; (80068ec <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d10c      	bne.n	80068b4 <HAL_TIMEx_MasterConfigSynchronization+0x274>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	68ba      	ldr	r2, [r7, #8]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68ba      	ldr	r2, [r7, #8]
 80068b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3710      	adds	r7, #16
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	40010000 	.word	0x40010000
 80068d4:	40010400 	.word	0x40010400
 80068d8:	0800ad74 	.word	0x0800ad74
 80068dc:	40000400 	.word	0x40000400
 80068e0:	40000800 	.word	0x40000800
 80068e4:	40000c00 	.word	0x40000c00
 80068e8:	40014000 	.word	0x40014000
 80068ec:	40001800 	.word	0x40001800

080068f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068f8:	bf00      	nop
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d101      	bne.n	800693e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e09f      	b.n	8006a7e <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	699b      	ldr	r3, [r3, #24]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d02d      	beq.n	80069a2 <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a4f      	ldr	r2, [pc, #316]	; (8006a88 <HAL_UART_Init+0x15c>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d055      	beq.n	80069fc <HAL_UART_Init+0xd0>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a4d      	ldr	r2, [pc, #308]	; (8006a8c <HAL_UART_Init+0x160>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d050      	beq.n	80069fc <HAL_UART_Init+0xd0>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a4c      	ldr	r2, [pc, #304]	; (8006a90 <HAL_UART_Init+0x164>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d04b      	beq.n	80069fc <HAL_UART_Init+0xd0>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a4a      	ldr	r2, [pc, #296]	; (8006a94 <HAL_UART_Init+0x168>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d046      	beq.n	80069fc <HAL_UART_Init+0xd0>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a49      	ldr	r2, [pc, #292]	; (8006a98 <HAL_UART_Init+0x16c>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d041      	beq.n	80069fc <HAL_UART_Init+0xd0>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a47      	ldr	r2, [pc, #284]	; (8006a9c <HAL_UART_Init+0x170>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d03c      	beq.n	80069fc <HAL_UART_Init+0xd0>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a46      	ldr	r2, [pc, #280]	; (8006aa0 <HAL_UART_Init+0x174>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d037      	beq.n	80069fc <HAL_UART_Init+0xd0>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a44      	ldr	r2, [pc, #272]	; (8006aa4 <HAL_UART_Init+0x178>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d032      	beq.n	80069fc <HAL_UART_Init+0xd0>
 8006996:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800699a:	4843      	ldr	r0, [pc, #268]	; (8006aa8 <HAL_UART_Init+0x17c>)
 800699c:	f7fa fcdb 	bl	8001356 <assert_failed>
 80069a0:	e02c      	b.n	80069fc <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a38      	ldr	r2, [pc, #224]	; (8006a88 <HAL_UART_Init+0x15c>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d027      	beq.n	80069fc <HAL_UART_Init+0xd0>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a36      	ldr	r2, [pc, #216]	; (8006a8c <HAL_UART_Init+0x160>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d022      	beq.n	80069fc <HAL_UART_Init+0xd0>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a35      	ldr	r2, [pc, #212]	; (8006a90 <HAL_UART_Init+0x164>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d01d      	beq.n	80069fc <HAL_UART_Init+0xd0>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a33      	ldr	r2, [pc, #204]	; (8006a94 <HAL_UART_Init+0x168>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d018      	beq.n	80069fc <HAL_UART_Init+0xd0>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a32      	ldr	r2, [pc, #200]	; (8006a98 <HAL_UART_Init+0x16c>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d013      	beq.n	80069fc <HAL_UART_Init+0xd0>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a30      	ldr	r2, [pc, #192]	; (8006a9c <HAL_UART_Init+0x170>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d00e      	beq.n	80069fc <HAL_UART_Init+0xd0>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a2f      	ldr	r2, [pc, #188]	; (8006aa0 <HAL_UART_Init+0x174>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d009      	beq.n	80069fc <HAL_UART_Init+0xd0>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a2d      	ldr	r2, [pc, #180]	; (8006aa4 <HAL_UART_Init+0x178>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d004      	beq.n	80069fc <HAL_UART_Init+0xd0>
 80069f2:	f240 1131 	movw	r1, #305	; 0x131
 80069f6:	482c      	ldr	r0, [pc, #176]	; (8006aa8 <HAL_UART_Init+0x17c>)
 80069f8:	f7fa fcad 	bl	8001356 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d106      	bne.n	8006a12 <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7fa ff6d 	bl	80018ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2224      	movs	r2, #36	; 0x24
 8006a16:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f022 0201 	bic.w	r2, r2, #1
 8006a26:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 fbb5 	bl	8007198 <UART_SetConfig>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d101      	bne.n	8006a38 <HAL_UART_Init+0x10c>
  {
    return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e022      	b.n	8006a7e <HAL_UART_Init+0x152>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d002      	beq.n	8006a46 <HAL_UART_Init+0x11a>
  {
    UART_AdvFeatureConfig(huart);
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 fe9f 	bl	8007784 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a54:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689a      	ldr	r2, [r3, #8]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a64:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f042 0201 	orr.w	r2, r2, #1
 8006a74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 ffdc 	bl	8007a34 <UART_CheckIdleState>
 8006a7c:	4603      	mov	r3, r0
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3708      	adds	r7, #8
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	40011000 	.word	0x40011000
 8006a8c:	40004400 	.word	0x40004400
 8006a90:	40004800 	.word	0x40004800
 8006a94:	40004c00 	.word	0x40004c00
 8006a98:	40005000 	.word	0x40005000
 8006a9c:	40011400 	.word	0x40011400
 8006aa0:	40007800 	.word	0x40007800
 8006aa4:	40007c00 	.word	0x40007c00
 8006aa8:	0800adb0 	.word	0x0800adb0

08006aac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b08a      	sub	sp, #40	; 0x28
 8006ab0:	af02      	add	r7, sp, #8
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	603b      	str	r3, [r7, #0]
 8006ab8:	4613      	mov	r3, r2
 8006aba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ac0:	2b20      	cmp	r3, #32
 8006ac2:	d171      	bne.n	8006ba8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d002      	beq.n	8006ad0 <HAL_UART_Transmit+0x24>
 8006aca:	88fb      	ldrh	r3, [r7, #6]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d101      	bne.n	8006ad4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e06a      	b.n	8006baa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2221      	movs	r2, #33	; 0x21
 8006ae0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ae2:	f7fb f807 	bl	8001af4 <HAL_GetTick>
 8006ae6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	88fa      	ldrh	r2, [r7, #6]
 8006aec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	88fa      	ldrh	r2, [r7, #6]
 8006af4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b00:	d108      	bne.n	8006b14 <HAL_UART_Transmit+0x68>
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d104      	bne.n	8006b14 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	61bb      	str	r3, [r7, #24]
 8006b12:	e003      	b.n	8006b1c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006b1c:	e02c      	b.n	8006b78 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	9300      	str	r3, [sp, #0]
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	2200      	movs	r2, #0
 8006b26:	2180      	movs	r1, #128	; 0x80
 8006b28:	68f8      	ldr	r0, [r7, #12]
 8006b2a:	f000 ffba 	bl	8007aa2 <UART_WaitOnFlagUntilTimeout>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d001      	beq.n	8006b38 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e038      	b.n	8006baa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10b      	bne.n	8006b56 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b3e:	69bb      	ldr	r3, [r7, #24]
 8006b40:	881b      	ldrh	r3, [r3, #0]
 8006b42:	461a      	mov	r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b4c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	3302      	adds	r3, #2
 8006b52:	61bb      	str	r3, [r7, #24]
 8006b54:	e007      	b.n	8006b66 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	781a      	ldrb	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	3301      	adds	r3, #1
 8006b64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d1cc      	bne.n	8006b1e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	9300      	str	r3, [sp, #0]
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	2140      	movs	r1, #64	; 0x40
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f000 ff87 	bl	8007aa2 <UART_WaitOnFlagUntilTimeout>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d001      	beq.n	8006b9e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e005      	b.n	8006baa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2220      	movs	r2, #32
 8006ba2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	e000      	b.n	8006baa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006ba8:	2302      	movs	r3, #2
  }
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3720      	adds	r7, #32
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
	...

08006bb4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b0ba      	sub	sp, #232	; 0xe8
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	69db      	ldr	r3, [r3, #28]
 8006bc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006bda:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006bde:	f640 030f 	movw	r3, #2063	; 0x80f
 8006be2:	4013      	ands	r3, r2
 8006be4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006be8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d115      	bne.n	8006c1c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bf4:	f003 0320 	and.w	r3, r3, #32
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00f      	beq.n	8006c1c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c00:	f003 0320 	and.w	r3, r3, #32
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d009      	beq.n	8006c1c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f000 8297 	beq.w	8007140 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	4798      	blx	r3
      }
      return;
 8006c1a:	e291      	b.n	8007140 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006c1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 8117 	beq.w	8006e54 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c2a:	f003 0301 	and.w	r3, r3, #1
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d106      	bne.n	8006c40 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006c32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006c36:	4b85      	ldr	r3, [pc, #532]	; (8006e4c <HAL_UART_IRQHandler+0x298>)
 8006c38:	4013      	ands	r3, r2
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f000 810a 	beq.w	8006e54 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c44:	f003 0301 	and.w	r3, r3, #1
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d011      	beq.n	8006c70 <HAL_UART_IRQHandler+0xbc>
 8006c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d00b      	beq.n	8006c70 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c66:	f043 0201 	orr.w	r2, r3, #1
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c74:	f003 0302 	and.w	r3, r3, #2
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d011      	beq.n	8006ca0 <HAL_UART_IRQHandler+0xec>
 8006c7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c80:	f003 0301 	and.w	r3, r3, #1
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00b      	beq.n	8006ca0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2202      	movs	r2, #2
 8006c8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c96:	f043 0204 	orr.w	r2, r3, #4
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ca4:	f003 0304 	and.w	r3, r3, #4
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d011      	beq.n	8006cd0 <HAL_UART_IRQHandler+0x11c>
 8006cac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cb0:	f003 0301 	and.w	r3, r3, #1
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00b      	beq.n	8006cd0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2204      	movs	r2, #4
 8006cbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cc6:	f043 0202 	orr.w	r2, r3, #2
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cd4:	f003 0308 	and.w	r3, r3, #8
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d017      	beq.n	8006d0c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ce0:	f003 0320 	and.w	r3, r3, #32
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d105      	bne.n	8006cf4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006ce8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00b      	beq.n	8006d0c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2208      	movs	r2, #8
 8006cfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d02:	f043 0208 	orr.w	r2, r3, #8
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d012      	beq.n	8006d3e <HAL_UART_IRQHandler+0x18a>
 8006d18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d00c      	beq.n	8006d3e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d34:	f043 0220 	orr.w	r2, r3, #32
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	f000 81fd 	beq.w	8007144 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d4e:	f003 0320 	and.w	r3, r3, #32
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00d      	beq.n	8006d72 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006d56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d5a:	f003 0320 	and.w	r3, r3, #32
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d007      	beq.n	8006d72 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d003      	beq.n	8006d72 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d86:	2b40      	cmp	r3, #64	; 0x40
 8006d88:	d005      	beq.n	8006d96 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006d8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d8e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d04f      	beq.n	8006e36 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 ff49 	bl	8007c2e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da6:	2b40      	cmp	r3, #64	; 0x40
 8006da8:	d141      	bne.n	8006e2e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	3308      	adds	r3, #8
 8006db0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006db8:	e853 3f00 	ldrex	r3, [r3]
 8006dbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006dc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	3308      	adds	r3, #8
 8006dd2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006dd6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006dda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dde:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006de2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006de6:	e841 2300 	strex	r3, r2, [r1]
 8006dea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006dee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1d9      	bne.n	8006daa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d013      	beq.n	8006e26 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e02:	4a13      	ldr	r2, [pc, #76]	; (8006e50 <HAL_UART_IRQHandler+0x29c>)
 8006e04:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7fb f852 	bl	8001eb4 <HAL_DMA_Abort_IT>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d017      	beq.n	8006e46 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006e20:	4610      	mov	r0, r2
 8006e22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e24:	e00f      	b.n	8006e46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 f9a0 	bl	800716c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e2c:	e00b      	b.n	8006e46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 f99c 	bl	800716c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e34:	e007      	b.n	8006e46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 f998 	bl	800716c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006e44:	e17e      	b.n	8007144 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e46:	bf00      	nop
    return;
 8006e48:	e17c      	b.n	8007144 <HAL_UART_IRQHandler+0x590>
 8006e4a:	bf00      	nop
 8006e4c:	04000120 	.word	0x04000120
 8006e50:	08007cf7 	.word	0x08007cf7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	f040 814c 	bne.w	80070f6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e62:	f003 0310 	and.w	r3, r3, #16
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	f000 8145 	beq.w	80070f6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e70:	f003 0310 	and.w	r3, r3, #16
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f000 813e 	beq.w	80070f6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2210      	movs	r2, #16
 8006e80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e8c:	2b40      	cmp	r3, #64	; 0x40
 8006e8e:	f040 80b6 	bne.w	8006ffe <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006e9e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f000 8150 	beq.w	8007148 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006eae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	f080 8148 	bcs.w	8007148 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ebe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ec6:	69db      	ldr	r3, [r3, #28]
 8006ec8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ecc:	f000 8086 	beq.w	8006fdc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006edc:	e853 3f00 	ldrex	r3, [r3]
 8006ee0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006ee4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006eec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006efa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006efe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f02:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006f06:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006f0a:	e841 2300 	strex	r3, r2, [r1]
 8006f0e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006f12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1da      	bne.n	8006ed0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	3308      	adds	r3, #8
 8006f20:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f24:	e853 3f00 	ldrex	r3, [r3]
 8006f28:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006f2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006f2c:	f023 0301 	bic.w	r3, r3, #1
 8006f30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	3308      	adds	r3, #8
 8006f3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006f3e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006f42:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f44:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006f46:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006f4a:	e841 2300 	strex	r3, r2, [r1]
 8006f4e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006f50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1e1      	bne.n	8006f1a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	3308      	adds	r3, #8
 8006f5c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f60:	e853 3f00 	ldrex	r3, [r3]
 8006f64:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006f66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	3308      	adds	r3, #8
 8006f76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006f7a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006f7c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006f80:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006f82:	e841 2300 	strex	r3, r2, [r1]
 8006f86:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006f88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d1e3      	bne.n	8006f56 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2220      	movs	r2, #32
 8006f92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fa4:	e853 3f00 	ldrex	r3, [r3]
 8006fa8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006faa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fac:	f023 0310 	bic.w	r3, r3, #16
 8006fb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	461a      	mov	r2, r3
 8006fba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006fbe:	65bb      	str	r3, [r7, #88]	; 0x58
 8006fc0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006fc4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006fc6:	e841 2300 	strex	r3, r2, [r1]
 8006fca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006fcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1e4      	bne.n	8006f9c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7fa fefc 	bl	8001dd4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2202      	movs	r2, #2
 8006fe0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f8c2 	bl	8007180 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ffc:	e0a4      	b.n	8007148 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800700a:	b29b      	uxth	r3, r3
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007018:	b29b      	uxth	r3, r3
 800701a:	2b00      	cmp	r3, #0
 800701c:	f000 8096 	beq.w	800714c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007020:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007024:	2b00      	cmp	r3, #0
 8007026:	f000 8091 	beq.w	800714c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007032:	e853 3f00 	ldrex	r3, [r3]
 8007036:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800703a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800703e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	461a      	mov	r2, r3
 8007048:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800704c:	647b      	str	r3, [r7, #68]	; 0x44
 800704e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007050:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007052:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007054:	e841 2300 	strex	r3, r2, [r1]
 8007058:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800705a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1e4      	bne.n	800702a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	3308      	adds	r3, #8
 8007066:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706a:	e853 3f00 	ldrex	r3, [r3]
 800706e:	623b      	str	r3, [r7, #32]
   return(result);
 8007070:	6a3b      	ldr	r3, [r7, #32]
 8007072:	f023 0301 	bic.w	r3, r3, #1
 8007076:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3308      	adds	r3, #8
 8007080:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007084:	633a      	str	r2, [r7, #48]	; 0x30
 8007086:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007088:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800708a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800708c:	e841 2300 	strex	r3, r2, [r1]
 8007090:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1e3      	bne.n	8007060 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2220      	movs	r2, #32
 800709c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2200      	movs	r2, #0
 80070aa:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	e853 3f00 	ldrex	r3, [r3]
 80070b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f023 0310 	bic.w	r3, r3, #16
 80070c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	461a      	mov	r2, r3
 80070ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80070ce:	61fb      	str	r3, [r7, #28]
 80070d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	69b9      	ldr	r1, [r7, #24]
 80070d4:	69fa      	ldr	r2, [r7, #28]
 80070d6:	e841 2300 	strex	r3, r2, [r1]
 80070da:	617b      	str	r3, [r7, #20]
   return(result);
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1e4      	bne.n	80070ac <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2202      	movs	r2, #2
 80070e6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80070e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80070ec:	4619      	mov	r1, r3
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f846 	bl	8007180 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80070f4:	e02a      	b.n	800714c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80070f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00e      	beq.n	8007120 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800710a:	2b00      	cmp	r3, #0
 800710c:	d008      	beq.n	8007120 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007112:	2b00      	cmp	r3, #0
 8007114:	d01c      	beq.n	8007150 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	4798      	blx	r3
    }
    return;
 800711e:	e017      	b.n	8007150 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007128:	2b00      	cmp	r3, #0
 800712a:	d012      	beq.n	8007152 <HAL_UART_IRQHandler+0x59e>
 800712c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00c      	beq.n	8007152 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fdf2 	bl	8007d22 <UART_EndTransmit_IT>
    return;
 800713e:	e008      	b.n	8007152 <HAL_UART_IRQHandler+0x59e>
      return;
 8007140:	bf00      	nop
 8007142:	e006      	b.n	8007152 <HAL_UART_IRQHandler+0x59e>
    return;
 8007144:	bf00      	nop
 8007146:	e004      	b.n	8007152 <HAL_UART_IRQHandler+0x59e>
      return;
 8007148:	bf00      	nop
 800714a:	e002      	b.n	8007152 <HAL_UART_IRQHandler+0x59e>
      return;
 800714c:	bf00      	nop
 800714e:	e000      	b.n	8007152 <HAL_UART_IRQHandler+0x59e>
    return;
 8007150:	bf00      	nop
  }

}
 8007152:	37e8      	adds	r7, #232	; 0xe8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007174:	bf00      	nop
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	460b      	mov	r3, r1
 800718a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800718c:	bf00      	nop
 800718e:	370c      	adds	r7, #12
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b088      	sub	sp, #32
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071a0:	2300      	movs	r3, #0
 80071a2:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	4aa0      	ldr	r2, [pc, #640]	; (800742c <UART_SetConfig+0x294>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d904      	bls.n	80071b8 <UART_SetConfig+0x20>
 80071ae:	f640 315d 	movw	r1, #2909	; 0xb5d
 80071b2:	489f      	ldr	r0, [pc, #636]	; (8007430 <UART_SetConfig+0x298>)
 80071b4:	f7fa f8cf 	bl	8001356 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80071c0:	d00d      	beq.n	80071de <UART_SetConfig+0x46>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d009      	beq.n	80071de <UART_SetConfig+0x46>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071d2:	d004      	beq.n	80071de <UART_SetConfig+0x46>
 80071d4:	f640 315e 	movw	r1, #2910	; 0xb5e
 80071d8:	4895      	ldr	r0, [pc, #596]	; (8007430 <UART_SetConfig+0x298>)
 80071da:	f7fa f8bc 	bl	8001356 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	68db      	ldr	r3, [r3, #12]
 80071e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071e6:	d012      	beq.n	800720e <UART_SetConfig+0x76>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00e      	beq.n	800720e <UART_SetConfig+0x76>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80071f8:	d009      	beq.n	800720e <UART_SetConfig+0x76>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007202:	d004      	beq.n	800720e <UART_SetConfig+0x76>
 8007204:	f640 315f 	movw	r1, #2911	; 0xb5f
 8007208:	4889      	ldr	r0, [pc, #548]	; (8007430 <UART_SetConfig+0x298>)
 800720a:	f7fa f8a4 	bl	8001356 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a1b      	ldr	r3, [r3, #32]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d009      	beq.n	800722a <UART_SetConfig+0x92>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a1b      	ldr	r3, [r3, #32]
 800721a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800721e:	d004      	beq.n	800722a <UART_SetConfig+0x92>
 8007220:	f44f 6136 	mov.w	r1, #2912	; 0xb60
 8007224:	4882      	ldr	r0, [pc, #520]	; (8007430 <UART_SetConfig+0x298>)
 8007226:	f7fa f896 	bl	8001356 <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00e      	beq.n	8007250 <UART_SetConfig+0xb8>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	691b      	ldr	r3, [r3, #16]
 8007236:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800723a:	d009      	beq.n	8007250 <UART_SetConfig+0xb8>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	691b      	ldr	r3, [r3, #16]
 8007240:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007244:	d004      	beq.n	8007250 <UART_SetConfig+0xb8>
 8007246:	f640 3162 	movw	r1, #2914	; 0xb62
 800724a:	4879      	ldr	r0, [pc, #484]	; (8007430 <UART_SetConfig+0x298>)
 800724c:	f7fa f883 	bl	8001356 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	695b      	ldr	r3, [r3, #20]
 8007254:	f023 030c 	bic.w	r3, r3, #12
 8007258:	2b00      	cmp	r3, #0
 800725a:	d103      	bne.n	8007264 <UART_SetConfig+0xcc>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	695b      	ldr	r3, [r3, #20]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d104      	bne.n	800726e <UART_SetConfig+0xd6>
 8007264:	f640 3163 	movw	r1, #2915	; 0xb63
 8007268:	4871      	ldr	r0, [pc, #452]	; (8007430 <UART_SetConfig+0x298>)
 800726a:	f7fa f874 	bl	8001356 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	699b      	ldr	r3, [r3, #24]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d013      	beq.n	800729e <UART_SetConfig+0x106>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	699b      	ldr	r3, [r3, #24]
 800727a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800727e:	d00e      	beq.n	800729e <UART_SetConfig+0x106>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	699b      	ldr	r3, [r3, #24]
 8007284:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007288:	d009      	beq.n	800729e <UART_SetConfig+0x106>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	699b      	ldr	r3, [r3, #24]
 800728e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007292:	d004      	beq.n	800729e <UART_SetConfig+0x106>
 8007294:	f640 3164 	movw	r1, #2916	; 0xb64
 8007298:	4865      	ldr	r0, [pc, #404]	; (8007430 <UART_SetConfig+0x298>)
 800729a:	f7fa f85c 	bl	8001356 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	69db      	ldr	r3, [r3, #28]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d009      	beq.n	80072ba <UART_SetConfig+0x122>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	69db      	ldr	r3, [r3, #28]
 80072aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072ae:	d004      	beq.n	80072ba <UART_SetConfig+0x122>
 80072b0:	f640 3165 	movw	r1, #2917	; 0xb65
 80072b4:	485e      	ldr	r0, [pc, #376]	; (8007430 <UART_SetConfig+0x298>)
 80072b6:	f7fa f84e 	bl	8001356 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	689a      	ldr	r2, [r3, #8]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	431a      	orrs	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	695b      	ldr	r3, [r3, #20]
 80072c8:	431a      	orrs	r2, r3
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	69db      	ldr	r3, [r3, #28]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	4b56      	ldr	r3, [pc, #344]	; (8007434 <UART_SetConfig+0x29c>)
 80072da:	4013      	ands	r3, r2
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	6812      	ldr	r2, [r2, #0]
 80072e0:	6979      	ldr	r1, [r7, #20]
 80072e2:	430b      	orrs	r3, r1
 80072e4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	68da      	ldr	r2, [r3, #12]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	430a      	orrs	r2, r1
 80072fa:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a1b      	ldr	r3, [r3, #32]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	4313      	orrs	r3, r2
 800730a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	697a      	ldr	r2, [r7, #20]
 800731c:	430a      	orrs	r2, r1
 800731e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a44      	ldr	r2, [pc, #272]	; (8007438 <UART_SetConfig+0x2a0>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d121      	bne.n	800736e <UART_SetConfig+0x1d6>
 800732a:	4b44      	ldr	r3, [pc, #272]	; (800743c <UART_SetConfig+0x2a4>)
 800732c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007330:	f003 0303 	and.w	r3, r3, #3
 8007334:	2b03      	cmp	r3, #3
 8007336:	d817      	bhi.n	8007368 <UART_SetConfig+0x1d0>
 8007338:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <UART_SetConfig+0x1a8>)
 800733a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800733e:	bf00      	nop
 8007340:	08007351 	.word	0x08007351
 8007344:	0800735d 	.word	0x0800735d
 8007348:	08007357 	.word	0x08007357
 800734c:	08007363 	.word	0x08007363
 8007350:	2301      	movs	r3, #1
 8007352:	77fb      	strb	r3, [r7, #31]
 8007354:	e14c      	b.n	80075f0 <UART_SetConfig+0x458>
 8007356:	2302      	movs	r3, #2
 8007358:	77fb      	strb	r3, [r7, #31]
 800735a:	e149      	b.n	80075f0 <UART_SetConfig+0x458>
 800735c:	2304      	movs	r3, #4
 800735e:	77fb      	strb	r3, [r7, #31]
 8007360:	e146      	b.n	80075f0 <UART_SetConfig+0x458>
 8007362:	2308      	movs	r3, #8
 8007364:	77fb      	strb	r3, [r7, #31]
 8007366:	e143      	b.n	80075f0 <UART_SetConfig+0x458>
 8007368:	2310      	movs	r3, #16
 800736a:	77fb      	strb	r3, [r7, #31]
 800736c:	e140      	b.n	80075f0 <UART_SetConfig+0x458>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a33      	ldr	r2, [pc, #204]	; (8007440 <UART_SetConfig+0x2a8>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d132      	bne.n	80073de <UART_SetConfig+0x246>
 8007378:	4b30      	ldr	r3, [pc, #192]	; (800743c <UART_SetConfig+0x2a4>)
 800737a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800737e:	f003 030c 	and.w	r3, r3, #12
 8007382:	2b0c      	cmp	r3, #12
 8007384:	d828      	bhi.n	80073d8 <UART_SetConfig+0x240>
 8007386:	a201      	add	r2, pc, #4	; (adr r2, 800738c <UART_SetConfig+0x1f4>)
 8007388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800738c:	080073c1 	.word	0x080073c1
 8007390:	080073d9 	.word	0x080073d9
 8007394:	080073d9 	.word	0x080073d9
 8007398:	080073d9 	.word	0x080073d9
 800739c:	080073cd 	.word	0x080073cd
 80073a0:	080073d9 	.word	0x080073d9
 80073a4:	080073d9 	.word	0x080073d9
 80073a8:	080073d9 	.word	0x080073d9
 80073ac:	080073c7 	.word	0x080073c7
 80073b0:	080073d9 	.word	0x080073d9
 80073b4:	080073d9 	.word	0x080073d9
 80073b8:	080073d9 	.word	0x080073d9
 80073bc:	080073d3 	.word	0x080073d3
 80073c0:	2300      	movs	r3, #0
 80073c2:	77fb      	strb	r3, [r7, #31]
 80073c4:	e114      	b.n	80075f0 <UART_SetConfig+0x458>
 80073c6:	2302      	movs	r3, #2
 80073c8:	77fb      	strb	r3, [r7, #31]
 80073ca:	e111      	b.n	80075f0 <UART_SetConfig+0x458>
 80073cc:	2304      	movs	r3, #4
 80073ce:	77fb      	strb	r3, [r7, #31]
 80073d0:	e10e      	b.n	80075f0 <UART_SetConfig+0x458>
 80073d2:	2308      	movs	r3, #8
 80073d4:	77fb      	strb	r3, [r7, #31]
 80073d6:	e10b      	b.n	80075f0 <UART_SetConfig+0x458>
 80073d8:	2310      	movs	r3, #16
 80073da:	77fb      	strb	r3, [r7, #31]
 80073dc:	e108      	b.n	80075f0 <UART_SetConfig+0x458>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a18      	ldr	r2, [pc, #96]	; (8007444 <UART_SetConfig+0x2ac>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d12f      	bne.n	8007448 <UART_SetConfig+0x2b0>
 80073e8:	4b14      	ldr	r3, [pc, #80]	; (800743c <UART_SetConfig+0x2a4>)
 80073ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80073f2:	2b30      	cmp	r3, #48	; 0x30
 80073f4:	d013      	beq.n	800741e <UART_SetConfig+0x286>
 80073f6:	2b30      	cmp	r3, #48	; 0x30
 80073f8:	d814      	bhi.n	8007424 <UART_SetConfig+0x28c>
 80073fa:	2b20      	cmp	r3, #32
 80073fc:	d009      	beq.n	8007412 <UART_SetConfig+0x27a>
 80073fe:	2b20      	cmp	r3, #32
 8007400:	d810      	bhi.n	8007424 <UART_SetConfig+0x28c>
 8007402:	2b00      	cmp	r3, #0
 8007404:	d002      	beq.n	800740c <UART_SetConfig+0x274>
 8007406:	2b10      	cmp	r3, #16
 8007408:	d006      	beq.n	8007418 <UART_SetConfig+0x280>
 800740a:	e00b      	b.n	8007424 <UART_SetConfig+0x28c>
 800740c:	2300      	movs	r3, #0
 800740e:	77fb      	strb	r3, [r7, #31]
 8007410:	e0ee      	b.n	80075f0 <UART_SetConfig+0x458>
 8007412:	2302      	movs	r3, #2
 8007414:	77fb      	strb	r3, [r7, #31]
 8007416:	e0eb      	b.n	80075f0 <UART_SetConfig+0x458>
 8007418:	2304      	movs	r3, #4
 800741a:	77fb      	strb	r3, [r7, #31]
 800741c:	e0e8      	b.n	80075f0 <UART_SetConfig+0x458>
 800741e:	2308      	movs	r3, #8
 8007420:	77fb      	strb	r3, [r7, #31]
 8007422:	e0e5      	b.n	80075f0 <UART_SetConfig+0x458>
 8007424:	2310      	movs	r3, #16
 8007426:	77fb      	strb	r3, [r7, #31]
 8007428:	e0e2      	b.n	80075f0 <UART_SetConfig+0x458>
 800742a:	bf00      	nop
 800742c:	019bfcc0 	.word	0x019bfcc0
 8007430:	0800adb0 	.word	0x0800adb0
 8007434:	efff69f3 	.word	0xefff69f3
 8007438:	40011000 	.word	0x40011000
 800743c:	40023800 	.word	0x40023800
 8007440:	40004400 	.word	0x40004400
 8007444:	40004800 	.word	0x40004800
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4aa5      	ldr	r2, [pc, #660]	; (80076e4 <UART_SetConfig+0x54c>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d120      	bne.n	8007494 <UART_SetConfig+0x2fc>
 8007452:	4ba5      	ldr	r3, [pc, #660]	; (80076e8 <UART_SetConfig+0x550>)
 8007454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007458:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800745c:	2bc0      	cmp	r3, #192	; 0xc0
 800745e:	d013      	beq.n	8007488 <UART_SetConfig+0x2f0>
 8007460:	2bc0      	cmp	r3, #192	; 0xc0
 8007462:	d814      	bhi.n	800748e <UART_SetConfig+0x2f6>
 8007464:	2b80      	cmp	r3, #128	; 0x80
 8007466:	d009      	beq.n	800747c <UART_SetConfig+0x2e4>
 8007468:	2b80      	cmp	r3, #128	; 0x80
 800746a:	d810      	bhi.n	800748e <UART_SetConfig+0x2f6>
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <UART_SetConfig+0x2de>
 8007470:	2b40      	cmp	r3, #64	; 0x40
 8007472:	d006      	beq.n	8007482 <UART_SetConfig+0x2ea>
 8007474:	e00b      	b.n	800748e <UART_SetConfig+0x2f6>
 8007476:	2300      	movs	r3, #0
 8007478:	77fb      	strb	r3, [r7, #31]
 800747a:	e0b9      	b.n	80075f0 <UART_SetConfig+0x458>
 800747c:	2302      	movs	r3, #2
 800747e:	77fb      	strb	r3, [r7, #31]
 8007480:	e0b6      	b.n	80075f0 <UART_SetConfig+0x458>
 8007482:	2304      	movs	r3, #4
 8007484:	77fb      	strb	r3, [r7, #31]
 8007486:	e0b3      	b.n	80075f0 <UART_SetConfig+0x458>
 8007488:	2308      	movs	r3, #8
 800748a:	77fb      	strb	r3, [r7, #31]
 800748c:	e0b0      	b.n	80075f0 <UART_SetConfig+0x458>
 800748e:	2310      	movs	r3, #16
 8007490:	77fb      	strb	r3, [r7, #31]
 8007492:	e0ad      	b.n	80075f0 <UART_SetConfig+0x458>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a94      	ldr	r2, [pc, #592]	; (80076ec <UART_SetConfig+0x554>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d125      	bne.n	80074ea <UART_SetConfig+0x352>
 800749e:	4b92      	ldr	r3, [pc, #584]	; (80076e8 <UART_SetConfig+0x550>)
 80074a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074ac:	d017      	beq.n	80074de <UART_SetConfig+0x346>
 80074ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074b2:	d817      	bhi.n	80074e4 <UART_SetConfig+0x34c>
 80074b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074b8:	d00b      	beq.n	80074d2 <UART_SetConfig+0x33a>
 80074ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074be:	d811      	bhi.n	80074e4 <UART_SetConfig+0x34c>
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d003      	beq.n	80074cc <UART_SetConfig+0x334>
 80074c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074c8:	d006      	beq.n	80074d8 <UART_SetConfig+0x340>
 80074ca:	e00b      	b.n	80074e4 <UART_SetConfig+0x34c>
 80074cc:	2300      	movs	r3, #0
 80074ce:	77fb      	strb	r3, [r7, #31]
 80074d0:	e08e      	b.n	80075f0 <UART_SetConfig+0x458>
 80074d2:	2302      	movs	r3, #2
 80074d4:	77fb      	strb	r3, [r7, #31]
 80074d6:	e08b      	b.n	80075f0 <UART_SetConfig+0x458>
 80074d8:	2304      	movs	r3, #4
 80074da:	77fb      	strb	r3, [r7, #31]
 80074dc:	e088      	b.n	80075f0 <UART_SetConfig+0x458>
 80074de:	2308      	movs	r3, #8
 80074e0:	77fb      	strb	r3, [r7, #31]
 80074e2:	e085      	b.n	80075f0 <UART_SetConfig+0x458>
 80074e4:	2310      	movs	r3, #16
 80074e6:	77fb      	strb	r3, [r7, #31]
 80074e8:	e082      	b.n	80075f0 <UART_SetConfig+0x458>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a80      	ldr	r2, [pc, #512]	; (80076f0 <UART_SetConfig+0x558>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d125      	bne.n	8007540 <UART_SetConfig+0x3a8>
 80074f4:	4b7c      	ldr	r3, [pc, #496]	; (80076e8 <UART_SetConfig+0x550>)
 80074f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074fa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80074fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007502:	d017      	beq.n	8007534 <UART_SetConfig+0x39c>
 8007504:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007508:	d817      	bhi.n	800753a <UART_SetConfig+0x3a2>
 800750a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800750e:	d00b      	beq.n	8007528 <UART_SetConfig+0x390>
 8007510:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007514:	d811      	bhi.n	800753a <UART_SetConfig+0x3a2>
 8007516:	2b00      	cmp	r3, #0
 8007518:	d003      	beq.n	8007522 <UART_SetConfig+0x38a>
 800751a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800751e:	d006      	beq.n	800752e <UART_SetConfig+0x396>
 8007520:	e00b      	b.n	800753a <UART_SetConfig+0x3a2>
 8007522:	2301      	movs	r3, #1
 8007524:	77fb      	strb	r3, [r7, #31]
 8007526:	e063      	b.n	80075f0 <UART_SetConfig+0x458>
 8007528:	2302      	movs	r3, #2
 800752a:	77fb      	strb	r3, [r7, #31]
 800752c:	e060      	b.n	80075f0 <UART_SetConfig+0x458>
 800752e:	2304      	movs	r3, #4
 8007530:	77fb      	strb	r3, [r7, #31]
 8007532:	e05d      	b.n	80075f0 <UART_SetConfig+0x458>
 8007534:	2308      	movs	r3, #8
 8007536:	77fb      	strb	r3, [r7, #31]
 8007538:	e05a      	b.n	80075f0 <UART_SetConfig+0x458>
 800753a:	2310      	movs	r3, #16
 800753c:	77fb      	strb	r3, [r7, #31]
 800753e:	e057      	b.n	80075f0 <UART_SetConfig+0x458>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a6b      	ldr	r2, [pc, #428]	; (80076f4 <UART_SetConfig+0x55c>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d125      	bne.n	8007596 <UART_SetConfig+0x3fe>
 800754a:	4b67      	ldr	r3, [pc, #412]	; (80076e8 <UART_SetConfig+0x550>)
 800754c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007550:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007554:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007558:	d017      	beq.n	800758a <UART_SetConfig+0x3f2>
 800755a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800755e:	d817      	bhi.n	8007590 <UART_SetConfig+0x3f8>
 8007560:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007564:	d00b      	beq.n	800757e <UART_SetConfig+0x3e6>
 8007566:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800756a:	d811      	bhi.n	8007590 <UART_SetConfig+0x3f8>
 800756c:	2b00      	cmp	r3, #0
 800756e:	d003      	beq.n	8007578 <UART_SetConfig+0x3e0>
 8007570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007574:	d006      	beq.n	8007584 <UART_SetConfig+0x3ec>
 8007576:	e00b      	b.n	8007590 <UART_SetConfig+0x3f8>
 8007578:	2300      	movs	r3, #0
 800757a:	77fb      	strb	r3, [r7, #31]
 800757c:	e038      	b.n	80075f0 <UART_SetConfig+0x458>
 800757e:	2302      	movs	r3, #2
 8007580:	77fb      	strb	r3, [r7, #31]
 8007582:	e035      	b.n	80075f0 <UART_SetConfig+0x458>
 8007584:	2304      	movs	r3, #4
 8007586:	77fb      	strb	r3, [r7, #31]
 8007588:	e032      	b.n	80075f0 <UART_SetConfig+0x458>
 800758a:	2308      	movs	r3, #8
 800758c:	77fb      	strb	r3, [r7, #31]
 800758e:	e02f      	b.n	80075f0 <UART_SetConfig+0x458>
 8007590:	2310      	movs	r3, #16
 8007592:	77fb      	strb	r3, [r7, #31]
 8007594:	e02c      	b.n	80075f0 <UART_SetConfig+0x458>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a57      	ldr	r2, [pc, #348]	; (80076f8 <UART_SetConfig+0x560>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d125      	bne.n	80075ec <UART_SetConfig+0x454>
 80075a0:	4b51      	ldr	r3, [pc, #324]	; (80076e8 <UART_SetConfig+0x550>)
 80075a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80075aa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80075ae:	d017      	beq.n	80075e0 <UART_SetConfig+0x448>
 80075b0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80075b4:	d817      	bhi.n	80075e6 <UART_SetConfig+0x44e>
 80075b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075ba:	d00b      	beq.n	80075d4 <UART_SetConfig+0x43c>
 80075bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075c0:	d811      	bhi.n	80075e6 <UART_SetConfig+0x44e>
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d003      	beq.n	80075ce <UART_SetConfig+0x436>
 80075c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80075ca:	d006      	beq.n	80075da <UART_SetConfig+0x442>
 80075cc:	e00b      	b.n	80075e6 <UART_SetConfig+0x44e>
 80075ce:	2300      	movs	r3, #0
 80075d0:	77fb      	strb	r3, [r7, #31]
 80075d2:	e00d      	b.n	80075f0 <UART_SetConfig+0x458>
 80075d4:	2302      	movs	r3, #2
 80075d6:	77fb      	strb	r3, [r7, #31]
 80075d8:	e00a      	b.n	80075f0 <UART_SetConfig+0x458>
 80075da:	2304      	movs	r3, #4
 80075dc:	77fb      	strb	r3, [r7, #31]
 80075de:	e007      	b.n	80075f0 <UART_SetConfig+0x458>
 80075e0:	2308      	movs	r3, #8
 80075e2:	77fb      	strb	r3, [r7, #31]
 80075e4:	e004      	b.n	80075f0 <UART_SetConfig+0x458>
 80075e6:	2310      	movs	r3, #16
 80075e8:	77fb      	strb	r3, [r7, #31]
 80075ea:	e001      	b.n	80075f0 <UART_SetConfig+0x458>
 80075ec:	2310      	movs	r3, #16
 80075ee:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	69db      	ldr	r3, [r3, #28]
 80075f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075f8:	d15c      	bne.n	80076b4 <UART_SetConfig+0x51c>
  {
    switch (clocksource)
 80075fa:	7ffb      	ldrb	r3, [r7, #31]
 80075fc:	2b08      	cmp	r3, #8
 80075fe:	d828      	bhi.n	8007652 <UART_SetConfig+0x4ba>
 8007600:	a201      	add	r2, pc, #4	; (adr r2, 8007608 <UART_SetConfig+0x470>)
 8007602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007606:	bf00      	nop
 8007608:	0800762d 	.word	0x0800762d
 800760c:	08007635 	.word	0x08007635
 8007610:	0800763d 	.word	0x0800763d
 8007614:	08007653 	.word	0x08007653
 8007618:	08007643 	.word	0x08007643
 800761c:	08007653 	.word	0x08007653
 8007620:	08007653 	.word	0x08007653
 8007624:	08007653 	.word	0x08007653
 8007628:	0800764b 	.word	0x0800764b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800762c:	f7fc f830 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 8007630:	61b8      	str	r0, [r7, #24]
        break;
 8007632:	e013      	b.n	800765c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007634:	f7fc f840 	bl	80036b8 <HAL_RCC_GetPCLK2Freq>
 8007638:	61b8      	str	r0, [r7, #24]
        break;
 800763a:	e00f      	b.n	800765c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800763c:	4b2f      	ldr	r3, [pc, #188]	; (80076fc <UART_SetConfig+0x564>)
 800763e:	61bb      	str	r3, [r7, #24]
        break;
 8007640:	e00c      	b.n	800765c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007642:	f7fb ff53 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 8007646:	61b8      	str	r0, [r7, #24]
        break;
 8007648:	e008      	b.n	800765c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800764a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800764e:	61bb      	str	r3, [r7, #24]
        break;
 8007650:	e004      	b.n	800765c <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8007652:	2300      	movs	r3, #0
 8007654:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	77bb      	strb	r3, [r7, #30]
        break;
 800765a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800765c:	69bb      	ldr	r3, [r7, #24]
 800765e:	2b00      	cmp	r3, #0
 8007660:	f000 8082 	beq.w	8007768 <UART_SetConfig+0x5d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	005a      	lsls	r2, r3, #1
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	085b      	lsrs	r3, r3, #1
 800766e:	441a      	add	r2, r3
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	fbb2 f3f3 	udiv	r3, r2, r3
 8007678:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	2b0f      	cmp	r3, #15
 800767e:	d916      	bls.n	80076ae <UART_SetConfig+0x516>
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007686:	d212      	bcs.n	80076ae <UART_SetConfig+0x516>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	b29b      	uxth	r3, r3
 800768c:	f023 030f 	bic.w	r3, r3, #15
 8007690:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	085b      	lsrs	r3, r3, #1
 8007696:	b29b      	uxth	r3, r3
 8007698:	f003 0307 	and.w	r3, r3, #7
 800769c:	b29a      	uxth	r2, r3
 800769e:	89fb      	ldrh	r3, [r7, #14]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	89fa      	ldrh	r2, [r7, #14]
 80076aa:	60da      	str	r2, [r3, #12]
 80076ac:	e05c      	b.n	8007768 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	77bb      	strb	r3, [r7, #30]
 80076b2:	e059      	b.n	8007768 <UART_SetConfig+0x5d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076b4:	7ffb      	ldrb	r3, [r7, #31]
 80076b6:	2b08      	cmp	r3, #8
 80076b8:	d835      	bhi.n	8007726 <UART_SetConfig+0x58e>
 80076ba:	a201      	add	r2, pc, #4	; (adr r2, 80076c0 <UART_SetConfig+0x528>)
 80076bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c0:	08007701 	.word	0x08007701
 80076c4:	08007709 	.word	0x08007709
 80076c8:	08007711 	.word	0x08007711
 80076cc:	08007727 	.word	0x08007727
 80076d0:	08007717 	.word	0x08007717
 80076d4:	08007727 	.word	0x08007727
 80076d8:	08007727 	.word	0x08007727
 80076dc:	08007727 	.word	0x08007727
 80076e0:	0800771f 	.word	0x0800771f
 80076e4:	40004c00 	.word	0x40004c00
 80076e8:	40023800 	.word	0x40023800
 80076ec:	40005000 	.word	0x40005000
 80076f0:	40011400 	.word	0x40011400
 80076f4:	40007800 	.word	0x40007800
 80076f8:	40007c00 	.word	0x40007c00
 80076fc:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007700:	f7fb ffc6 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 8007704:	61b8      	str	r0, [r7, #24]
        break;
 8007706:	e013      	b.n	8007730 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007708:	f7fb ffd6 	bl	80036b8 <HAL_RCC_GetPCLK2Freq>
 800770c:	61b8      	str	r0, [r7, #24]
        break;
 800770e:	e00f      	b.n	8007730 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007710:	4b1b      	ldr	r3, [pc, #108]	; (8007780 <UART_SetConfig+0x5e8>)
 8007712:	61bb      	str	r3, [r7, #24]
        break;
 8007714:	e00c      	b.n	8007730 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007716:	f7fb fee9 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 800771a:	61b8      	str	r0, [r7, #24]
        break;
 800771c:	e008      	b.n	8007730 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800771e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007722:	61bb      	str	r3, [r7, #24]
        break;
 8007724:	e004      	b.n	8007730 <UART_SetConfig+0x598>
      default:
        pclk = 0U;
 8007726:	2300      	movs	r3, #0
 8007728:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	77bb      	strb	r3, [r7, #30]
        break;
 800772e:	bf00      	nop
    }

    if (pclk != 0U)
 8007730:	69bb      	ldr	r3, [r7, #24]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d018      	beq.n	8007768 <UART_SetConfig+0x5d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	085a      	lsrs	r2, r3, #1
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	441a      	add	r2, r3
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	fbb2 f3f3 	udiv	r3, r2, r3
 8007748:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	2b0f      	cmp	r3, #15
 800774e:	d909      	bls.n	8007764 <UART_SetConfig+0x5cc>
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007756:	d205      	bcs.n	8007764 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	b29a      	uxth	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	60da      	str	r2, [r3, #12]
 8007762:	e001      	b.n	8007768 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007774:	7fbb      	ldrb	r3, [r7, #30]
}
 8007776:	4618      	mov	r0, r3
 8007778:	3720      	adds	r7, #32
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	00f42400 	.word	0x00f42400

08007784 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007790:	2bff      	cmp	r3, #255	; 0xff
 8007792:	d904      	bls.n	800779e <UART_AdvFeatureConfig+0x1a>
 8007794:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8007798:	488e      	ldr	r0, [pc, #568]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 800779a:	f7f9 fddc 	bl	8001356 <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a2:	f003 0301 	and.w	r3, r3, #1
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d018      	beq.n	80077dc <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d009      	beq.n	80077c6 <UART_AdvFeatureConfig+0x42>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077ba:	d004      	beq.n	80077c6 <UART_AdvFeatureConfig+0x42>
 80077bc:	f640 31eb 	movw	r1, #3051	; 0xbeb
 80077c0:	4884      	ldr	r0, [pc, #528]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 80077c2:	f7f9 fdc8 	bl	8001356 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e0:	f003 0302 	and.w	r3, r3, #2
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d018      	beq.n	800781a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d009      	beq.n	8007804 <UART_AdvFeatureConfig+0x80>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077f8:	d004      	beq.n	8007804 <UART_AdvFeatureConfig+0x80>
 80077fa:	f640 31f2 	movw	r1, #3058	; 0xbf2
 80077fe:	4875      	ldr	r0, [pc, #468]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 8007800:	f7f9 fda9 	bl	8001356 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	430a      	orrs	r2, r1
 8007818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781e:	f003 0304 	and.w	r3, r3, #4
 8007822:	2b00      	cmp	r3, #0
 8007824:	d018      	beq.n	8007858 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800782a:	2b00      	cmp	r3, #0
 800782c:	d009      	beq.n	8007842 <UART_AdvFeatureConfig+0xbe>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007832:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007836:	d004      	beq.n	8007842 <UART_AdvFeatureConfig+0xbe>
 8007838:	f640 31f9 	movw	r1, #3065	; 0xbf9
 800783c:	4865      	ldr	r0, [pc, #404]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 800783e:	f7f9 fd8a 	bl	8001356 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	430a      	orrs	r2, r1
 8007856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785c:	f003 0308 	and.w	r3, r3, #8
 8007860:	2b00      	cmp	r3, #0
 8007862:	d018      	beq.n	8007896 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007868:	2b00      	cmp	r3, #0
 800786a:	d009      	beq.n	8007880 <UART_AdvFeatureConfig+0xfc>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007874:	d004      	beq.n	8007880 <UART_AdvFeatureConfig+0xfc>
 8007876:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800787a:	4856      	ldr	r0, [pc, #344]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 800787c:	f7f9 fd6b 	bl	8001356 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	430a      	orrs	r2, r1
 8007894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800789a:	f003 0310 	and.w	r3, r3, #16
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d018      	beq.n	80078d4 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d009      	beq.n	80078be <UART_AdvFeatureConfig+0x13a>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078b2:	d004      	beq.n	80078be <UART_AdvFeatureConfig+0x13a>
 80078b4:	f640 4107 	movw	r1, #3079	; 0xc07
 80078b8:	4846      	ldr	r0, [pc, #280]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 80078ba:	f7f9 fd4c 	bl	8001356 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	430a      	orrs	r2, r1
 80078d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d8:	f003 0320 	and.w	r3, r3, #32
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d018      	beq.n	8007912 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d009      	beq.n	80078fc <UART_AdvFeatureConfig+0x178>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078f0:	d004      	beq.n	80078fc <UART_AdvFeatureConfig+0x178>
 80078f2:	f640 410e 	movw	r1, #3086	; 0xc0e
 80078f6:	4837      	ldr	r0, [pc, #220]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 80078f8:	f7f9 fd2d 	bl	8001356 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	430a      	orrs	r2, r1
 8007910:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800791a:	2b00      	cmp	r3, #0
 800791c:	d064      	beq.n	80079e8 <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a2d      	ldr	r2, [pc, #180]	; (80079d8 <UART_AdvFeatureConfig+0x254>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d013      	beq.n	8007950 <UART_AdvFeatureConfig+0x1cc>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a2b      	ldr	r2, [pc, #172]	; (80079dc <UART_AdvFeatureConfig+0x258>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d00e      	beq.n	8007950 <UART_AdvFeatureConfig+0x1cc>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a2a      	ldr	r2, [pc, #168]	; (80079e0 <UART_AdvFeatureConfig+0x25c>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d009      	beq.n	8007950 <UART_AdvFeatureConfig+0x1cc>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a28      	ldr	r2, [pc, #160]	; (80079e4 <UART_AdvFeatureConfig+0x260>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d004      	beq.n	8007950 <UART_AdvFeatureConfig+0x1cc>
 8007946:	f640 4115 	movw	r1, #3093	; 0xc15
 800794a:	4822      	ldr	r0, [pc, #136]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 800794c:	f7f9 fd03 	bl	8001356 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007954:	2b00      	cmp	r3, #0
 8007956:	d009      	beq.n	800796c <UART_AdvFeatureConfig+0x1e8>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800795c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007960:	d004      	beq.n	800796c <UART_AdvFeatureConfig+0x1e8>
 8007962:	f640 4116 	movw	r1, #3094	; 0xc16
 8007966:	481b      	ldr	r0, [pc, #108]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 8007968:	f7f9 fcf5 	bl	8001356 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	430a      	orrs	r2, r1
 8007980:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007986:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800798a:	d12d      	bne.n	80079e8 <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007990:	2b00      	cmp	r3, #0
 8007992:	d013      	beq.n	80079bc <UART_AdvFeatureConfig+0x238>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007998:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800799c:	d00e      	beq.n	80079bc <UART_AdvFeatureConfig+0x238>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80079a6:	d009      	beq.n	80079bc <UART_AdvFeatureConfig+0x238>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ac:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80079b0:	d004      	beq.n	80079bc <UART_AdvFeatureConfig+0x238>
 80079b2:	f640 411b 	movw	r1, #3099	; 0xc1b
 80079b6:	4807      	ldr	r0, [pc, #28]	; (80079d4 <UART_AdvFeatureConfig+0x250>)
 80079b8:	f7f9 fccd 	bl	8001356 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	605a      	str	r2, [r3, #4]
 80079d2:	e009      	b.n	80079e8 <UART_AdvFeatureConfig+0x264>
 80079d4:	0800adb0 	.word	0x0800adb0
 80079d8:	40011000 	.word	0x40011000
 80079dc:	40004400 	.word	0x40004400
 80079e0:	40004800 	.word	0x40004800
 80079e4:	40011400 	.word	0x40011400
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d018      	beq.n	8007a26 <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d009      	beq.n	8007a10 <UART_AdvFeatureConfig+0x28c>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a00:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007a04:	d004      	beq.n	8007a10 <UART_AdvFeatureConfig+0x28c>
 8007a06:	f640 4123 	movw	r1, #3107	; 0xc23
 8007a0a:	4809      	ldr	r0, [pc, #36]	; (8007a30 <UART_AdvFeatureConfig+0x2ac>)
 8007a0c:	f7f9 fca3 	bl	8001356 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	430a      	orrs	r2, r1
 8007a24:	605a      	str	r2, [r3, #4]
  }
}
 8007a26:	bf00      	nop
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	0800adb0 	.word	0x0800adb0

08007a34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b086      	sub	sp, #24
 8007a38:	af02      	add	r7, sp, #8
 8007a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a44:	f7fa f856 	bl	8001af4 <HAL_GetTick>
 8007a48:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f003 0308 	and.w	r3, r3, #8
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d10e      	bne.n	8007a76 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a5c:	9300      	str	r3, [sp, #0]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 f81b 	bl	8007aa2 <UART_WaitOnFlagUntilTimeout>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d001      	beq.n	8007a76 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a72:	2303      	movs	r3, #3
 8007a74:	e011      	b.n	8007a9a <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3710      	adds	r7, #16
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b09c      	sub	sp, #112	; 0x70
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	60f8      	str	r0, [r7, #12]
 8007aaa:	60b9      	str	r1, [r7, #8]
 8007aac:	603b      	str	r3, [r7, #0]
 8007aae:	4613      	mov	r3, r2
 8007ab0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ab2:	e0a7      	b.n	8007c04 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ab4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aba:	f000 80a3 	beq.w	8007c04 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007abe:	f7fa f819 	bl	8001af4 <HAL_GetTick>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	1ad3      	subs	r3, r2, r3
 8007ac8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d302      	bcc.n	8007ad4 <UART_WaitOnFlagUntilTimeout+0x32>
 8007ace:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d13f      	bne.n	8007b54 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ada:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007adc:	e853 3f00 	ldrex	r3, [r3]
 8007ae0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007ae2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ae4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ae8:	667b      	str	r3, [r7, #100]	; 0x64
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	461a      	mov	r2, r3
 8007af0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007af2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007af4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007af8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007afa:	e841 2300 	strex	r3, r2, [r1]
 8007afe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1e6      	bne.n	8007ad4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3308      	adds	r3, #8
 8007b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b10:	e853 3f00 	ldrex	r3, [r3]
 8007b14:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b18:	f023 0301 	bic.w	r3, r3, #1
 8007b1c:	663b      	str	r3, [r7, #96]	; 0x60
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3308      	adds	r3, #8
 8007b24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b26:	64ba      	str	r2, [r7, #72]	; 0x48
 8007b28:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b2e:	e841 2300 	strex	r3, r2, [r1]
 8007b32:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007b34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1e5      	bne.n	8007b06 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2220      	movs	r2, #32
 8007b3e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2220      	movs	r2, #32
 8007b44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007b50:	2303      	movs	r3, #3
 8007b52:	e068      	b.n	8007c26 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 0304 	and.w	r3, r3, #4
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d050      	beq.n	8007c04 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	69db      	ldr	r3, [r3, #28]
 8007b68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b70:	d148      	bne.n	8007c04 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b7a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b84:	e853 3f00 	ldrex	r3, [r3]
 8007b88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b90:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	461a      	mov	r2, r3
 8007b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b9a:	637b      	str	r3, [r7, #52]	; 0x34
 8007b9c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007ba0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ba2:	e841 2300 	strex	r3, r2, [r1]
 8007ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1e6      	bne.n	8007b7c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	3308      	adds	r3, #8
 8007bb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	e853 3f00 	ldrex	r3, [r3]
 8007bbc:	613b      	str	r3, [r7, #16]
   return(result);
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	f023 0301 	bic.w	r3, r3, #1
 8007bc4:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	3308      	adds	r3, #8
 8007bcc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007bce:	623a      	str	r2, [r7, #32]
 8007bd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd2:	69f9      	ldr	r1, [r7, #28]
 8007bd4:	6a3a      	ldr	r2, [r7, #32]
 8007bd6:	e841 2300 	strex	r3, r2, [r1]
 8007bda:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1e5      	bne.n	8007bae <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2220      	movs	r2, #32
 8007be6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2220      	movs	r2, #32
 8007bec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007c00:	2303      	movs	r3, #3
 8007c02:	e010      	b.n	8007c26 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	69da      	ldr	r2, [r3, #28]
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	68ba      	ldr	r2, [r7, #8]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	bf0c      	ite	eq
 8007c14:	2301      	moveq	r3, #1
 8007c16:	2300      	movne	r3, #0
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	79fb      	ldrb	r3, [r7, #7]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	f43f af48 	beq.w	8007ab4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3770      	adds	r7, #112	; 0x70
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}

08007c2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c2e:	b480      	push	{r7}
 8007c30:	b095      	sub	sp, #84	; 0x54
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c3e:	e853 3f00 	ldrex	r3, [r3]
 8007c42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	461a      	mov	r2, r3
 8007c52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c54:	643b      	str	r3, [r7, #64]	; 0x40
 8007c56:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c58:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c5c:	e841 2300 	strex	r3, r2, [r1]
 8007c60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1e6      	bne.n	8007c36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	3308      	adds	r3, #8
 8007c6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c70:	6a3b      	ldr	r3, [r7, #32]
 8007c72:	e853 3f00 	ldrex	r3, [r3]
 8007c76:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	f023 0301 	bic.w	r3, r3, #1
 8007c7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	3308      	adds	r3, #8
 8007c86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c90:	e841 2300 	strex	r3, r2, [r1]
 8007c94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1e5      	bne.n	8007c68 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d118      	bne.n	8007cd6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	e853 3f00 	ldrex	r3, [r3]
 8007cb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	f023 0310 	bic.w	r3, r3, #16
 8007cb8:	647b      	str	r3, [r7, #68]	; 0x44
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cc2:	61bb      	str	r3, [r7, #24]
 8007cc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc6:	6979      	ldr	r1, [r7, #20]
 8007cc8:	69ba      	ldr	r2, [r7, #24]
 8007cca:	e841 2300 	strex	r3, r2, [r1]
 8007cce:	613b      	str	r3, [r7, #16]
   return(result);
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1e6      	bne.n	8007ca4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2220      	movs	r2, #32
 8007cda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007cea:	bf00      	nop
 8007cec:	3754      	adds	r7, #84	; 0x54
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr

08007cf6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007cf6:	b580      	push	{r7, lr}
 8007cf8:	b084      	sub	sp, #16
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d02:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2200      	movs	r2, #0
 8007d08:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f7ff fa29 	bl	800716c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d1a:	bf00      	nop
 8007d1c:	3710      	adds	r7, #16
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}

08007d22 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b088      	sub	sp, #32
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	e853 3f00 	ldrex	r3, [r3]
 8007d36:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d3e:	61fb      	str	r3, [r7, #28]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	461a      	mov	r2, r3
 8007d46:	69fb      	ldr	r3, [r7, #28]
 8007d48:	61bb      	str	r3, [r7, #24]
 8007d4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4c:	6979      	ldr	r1, [r7, #20]
 8007d4e:	69ba      	ldr	r2, [r7, #24]
 8007d50:	e841 2300 	strex	r3, r2, [r1]
 8007d54:	613b      	str	r3, [r7, #16]
   return(result);
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d1e6      	bne.n	8007d2a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2220      	movs	r2, #32
 8007d60:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7ff f9f5 	bl	8007158 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d6e:	bf00      	nop
 8007d70:	3720      	adds	r7, #32
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
	...

08007d78 <__errno>:
 8007d78:	4b01      	ldr	r3, [pc, #4]	; (8007d80 <__errno+0x8>)
 8007d7a:	6818      	ldr	r0, [r3, #0]
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop
 8007d80:	2000000c 	.word	0x2000000c

08007d84 <__libc_init_array>:
 8007d84:	b570      	push	{r4, r5, r6, lr}
 8007d86:	4d0d      	ldr	r5, [pc, #52]	; (8007dbc <__libc_init_array+0x38>)
 8007d88:	4c0d      	ldr	r4, [pc, #52]	; (8007dc0 <__libc_init_array+0x3c>)
 8007d8a:	1b64      	subs	r4, r4, r5
 8007d8c:	10a4      	asrs	r4, r4, #2
 8007d8e:	2600      	movs	r6, #0
 8007d90:	42a6      	cmp	r6, r4
 8007d92:	d109      	bne.n	8007da8 <__libc_init_array+0x24>
 8007d94:	4d0b      	ldr	r5, [pc, #44]	; (8007dc4 <__libc_init_array+0x40>)
 8007d96:	4c0c      	ldr	r4, [pc, #48]	; (8007dc8 <__libc_init_array+0x44>)
 8007d98:	f002 ff04 	bl	800aba4 <_init>
 8007d9c:	1b64      	subs	r4, r4, r5
 8007d9e:	10a4      	asrs	r4, r4, #2
 8007da0:	2600      	movs	r6, #0
 8007da2:	42a6      	cmp	r6, r4
 8007da4:	d105      	bne.n	8007db2 <__libc_init_array+0x2e>
 8007da6:	bd70      	pop	{r4, r5, r6, pc}
 8007da8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dac:	4798      	blx	r3
 8007dae:	3601      	adds	r6, #1
 8007db0:	e7ee      	b.n	8007d90 <__libc_init_array+0xc>
 8007db2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007db6:	4798      	blx	r3
 8007db8:	3601      	adds	r6, #1
 8007dba:	e7f2      	b.n	8007da2 <__libc_init_array+0x1e>
 8007dbc:	0800b1e4 	.word	0x0800b1e4
 8007dc0:	0800b1e4 	.word	0x0800b1e4
 8007dc4:	0800b1e4 	.word	0x0800b1e4
 8007dc8:	0800b1e8 	.word	0x0800b1e8

08007dcc <memcpy>:
 8007dcc:	440a      	add	r2, r1
 8007dce:	4291      	cmp	r1, r2
 8007dd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dd4:	d100      	bne.n	8007dd8 <memcpy+0xc>
 8007dd6:	4770      	bx	lr
 8007dd8:	b510      	push	{r4, lr}
 8007dda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007de2:	4291      	cmp	r1, r2
 8007de4:	d1f9      	bne.n	8007dda <memcpy+0xe>
 8007de6:	bd10      	pop	{r4, pc}

08007de8 <memset>:
 8007de8:	4402      	add	r2, r0
 8007dea:	4603      	mov	r3, r0
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d100      	bne.n	8007df2 <memset+0xa>
 8007df0:	4770      	bx	lr
 8007df2:	f803 1b01 	strb.w	r1, [r3], #1
 8007df6:	e7f9      	b.n	8007dec <memset+0x4>

08007df8 <__cvt>:
 8007df8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dfc:	ec55 4b10 	vmov	r4, r5, d0
 8007e00:	2d00      	cmp	r5, #0
 8007e02:	460e      	mov	r6, r1
 8007e04:	4619      	mov	r1, r3
 8007e06:	462b      	mov	r3, r5
 8007e08:	bfbb      	ittet	lt
 8007e0a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007e0e:	461d      	movlt	r5, r3
 8007e10:	2300      	movge	r3, #0
 8007e12:	232d      	movlt	r3, #45	; 0x2d
 8007e14:	700b      	strb	r3, [r1, #0]
 8007e16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007e1c:	4691      	mov	r9, r2
 8007e1e:	f023 0820 	bic.w	r8, r3, #32
 8007e22:	bfbc      	itt	lt
 8007e24:	4622      	movlt	r2, r4
 8007e26:	4614      	movlt	r4, r2
 8007e28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007e2c:	d005      	beq.n	8007e3a <__cvt+0x42>
 8007e2e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007e32:	d100      	bne.n	8007e36 <__cvt+0x3e>
 8007e34:	3601      	adds	r6, #1
 8007e36:	2102      	movs	r1, #2
 8007e38:	e000      	b.n	8007e3c <__cvt+0x44>
 8007e3a:	2103      	movs	r1, #3
 8007e3c:	ab03      	add	r3, sp, #12
 8007e3e:	9301      	str	r3, [sp, #4]
 8007e40:	ab02      	add	r3, sp, #8
 8007e42:	9300      	str	r3, [sp, #0]
 8007e44:	ec45 4b10 	vmov	d0, r4, r5
 8007e48:	4653      	mov	r3, sl
 8007e4a:	4632      	mov	r2, r6
 8007e4c:	f000 fcec 	bl	8008828 <_dtoa_r>
 8007e50:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007e54:	4607      	mov	r7, r0
 8007e56:	d102      	bne.n	8007e5e <__cvt+0x66>
 8007e58:	f019 0f01 	tst.w	r9, #1
 8007e5c:	d022      	beq.n	8007ea4 <__cvt+0xac>
 8007e5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007e62:	eb07 0906 	add.w	r9, r7, r6
 8007e66:	d110      	bne.n	8007e8a <__cvt+0x92>
 8007e68:	783b      	ldrb	r3, [r7, #0]
 8007e6a:	2b30      	cmp	r3, #48	; 0x30
 8007e6c:	d10a      	bne.n	8007e84 <__cvt+0x8c>
 8007e6e:	2200      	movs	r2, #0
 8007e70:	2300      	movs	r3, #0
 8007e72:	4620      	mov	r0, r4
 8007e74:	4629      	mov	r1, r5
 8007e76:	f7f8 fe47 	bl	8000b08 <__aeabi_dcmpeq>
 8007e7a:	b918      	cbnz	r0, 8007e84 <__cvt+0x8c>
 8007e7c:	f1c6 0601 	rsb	r6, r6, #1
 8007e80:	f8ca 6000 	str.w	r6, [sl]
 8007e84:	f8da 3000 	ldr.w	r3, [sl]
 8007e88:	4499      	add	r9, r3
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	4620      	mov	r0, r4
 8007e90:	4629      	mov	r1, r5
 8007e92:	f7f8 fe39 	bl	8000b08 <__aeabi_dcmpeq>
 8007e96:	b108      	cbz	r0, 8007e9c <__cvt+0xa4>
 8007e98:	f8cd 900c 	str.w	r9, [sp, #12]
 8007e9c:	2230      	movs	r2, #48	; 0x30
 8007e9e:	9b03      	ldr	r3, [sp, #12]
 8007ea0:	454b      	cmp	r3, r9
 8007ea2:	d307      	bcc.n	8007eb4 <__cvt+0xbc>
 8007ea4:	9b03      	ldr	r3, [sp, #12]
 8007ea6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ea8:	1bdb      	subs	r3, r3, r7
 8007eaa:	4638      	mov	r0, r7
 8007eac:	6013      	str	r3, [r2, #0]
 8007eae:	b004      	add	sp, #16
 8007eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eb4:	1c59      	adds	r1, r3, #1
 8007eb6:	9103      	str	r1, [sp, #12]
 8007eb8:	701a      	strb	r2, [r3, #0]
 8007eba:	e7f0      	b.n	8007e9e <__cvt+0xa6>

08007ebc <__exponent>:
 8007ebc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2900      	cmp	r1, #0
 8007ec2:	bfb8      	it	lt
 8007ec4:	4249      	neglt	r1, r1
 8007ec6:	f803 2b02 	strb.w	r2, [r3], #2
 8007eca:	bfb4      	ite	lt
 8007ecc:	222d      	movlt	r2, #45	; 0x2d
 8007ece:	222b      	movge	r2, #43	; 0x2b
 8007ed0:	2909      	cmp	r1, #9
 8007ed2:	7042      	strb	r2, [r0, #1]
 8007ed4:	dd2a      	ble.n	8007f2c <__exponent+0x70>
 8007ed6:	f10d 0407 	add.w	r4, sp, #7
 8007eda:	46a4      	mov	ip, r4
 8007edc:	270a      	movs	r7, #10
 8007ede:	46a6      	mov	lr, r4
 8007ee0:	460a      	mov	r2, r1
 8007ee2:	fb91 f6f7 	sdiv	r6, r1, r7
 8007ee6:	fb07 1516 	mls	r5, r7, r6, r1
 8007eea:	3530      	adds	r5, #48	; 0x30
 8007eec:	2a63      	cmp	r2, #99	; 0x63
 8007eee:	f104 34ff 	add.w	r4, r4, #4294967295
 8007ef2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007ef6:	4631      	mov	r1, r6
 8007ef8:	dcf1      	bgt.n	8007ede <__exponent+0x22>
 8007efa:	3130      	adds	r1, #48	; 0x30
 8007efc:	f1ae 0502 	sub.w	r5, lr, #2
 8007f00:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007f04:	1c44      	adds	r4, r0, #1
 8007f06:	4629      	mov	r1, r5
 8007f08:	4561      	cmp	r1, ip
 8007f0a:	d30a      	bcc.n	8007f22 <__exponent+0x66>
 8007f0c:	f10d 0209 	add.w	r2, sp, #9
 8007f10:	eba2 020e 	sub.w	r2, r2, lr
 8007f14:	4565      	cmp	r5, ip
 8007f16:	bf88      	it	hi
 8007f18:	2200      	movhi	r2, #0
 8007f1a:	4413      	add	r3, r2
 8007f1c:	1a18      	subs	r0, r3, r0
 8007f1e:	b003      	add	sp, #12
 8007f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f26:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007f2a:	e7ed      	b.n	8007f08 <__exponent+0x4c>
 8007f2c:	2330      	movs	r3, #48	; 0x30
 8007f2e:	3130      	adds	r1, #48	; 0x30
 8007f30:	7083      	strb	r3, [r0, #2]
 8007f32:	70c1      	strb	r1, [r0, #3]
 8007f34:	1d03      	adds	r3, r0, #4
 8007f36:	e7f1      	b.n	8007f1c <__exponent+0x60>

08007f38 <_printf_float>:
 8007f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f3c:	ed2d 8b02 	vpush	{d8}
 8007f40:	b08d      	sub	sp, #52	; 0x34
 8007f42:	460c      	mov	r4, r1
 8007f44:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007f48:	4616      	mov	r6, r2
 8007f4a:	461f      	mov	r7, r3
 8007f4c:	4605      	mov	r5, r0
 8007f4e:	f001 fa59 	bl	8009404 <_localeconv_r>
 8007f52:	f8d0 a000 	ldr.w	sl, [r0]
 8007f56:	4650      	mov	r0, sl
 8007f58:	f7f8 f95a 	bl	8000210 <strlen>
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	9305      	str	r3, [sp, #20]
 8007f64:	f8d8 3000 	ldr.w	r3, [r8]
 8007f68:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007f6c:	3307      	adds	r3, #7
 8007f6e:	f023 0307 	bic.w	r3, r3, #7
 8007f72:	f103 0208 	add.w	r2, r3, #8
 8007f76:	f8c8 2000 	str.w	r2, [r8]
 8007f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f7e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007f82:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007f86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007f8a:	9307      	str	r3, [sp, #28]
 8007f8c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007f90:	ee08 0a10 	vmov	s16, r0
 8007f94:	4b9f      	ldr	r3, [pc, #636]	; (8008214 <_printf_float+0x2dc>)
 8007f96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007f9e:	f7f8 fde5 	bl	8000b6c <__aeabi_dcmpun>
 8007fa2:	bb88      	cbnz	r0, 8008008 <_printf_float+0xd0>
 8007fa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007fa8:	4b9a      	ldr	r3, [pc, #616]	; (8008214 <_printf_float+0x2dc>)
 8007faa:	f04f 32ff 	mov.w	r2, #4294967295
 8007fae:	f7f8 fdbf 	bl	8000b30 <__aeabi_dcmple>
 8007fb2:	bb48      	cbnz	r0, 8008008 <_printf_float+0xd0>
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	4640      	mov	r0, r8
 8007fba:	4649      	mov	r1, r9
 8007fbc:	f7f8 fdae 	bl	8000b1c <__aeabi_dcmplt>
 8007fc0:	b110      	cbz	r0, 8007fc8 <_printf_float+0x90>
 8007fc2:	232d      	movs	r3, #45	; 0x2d
 8007fc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fc8:	4b93      	ldr	r3, [pc, #588]	; (8008218 <_printf_float+0x2e0>)
 8007fca:	4894      	ldr	r0, [pc, #592]	; (800821c <_printf_float+0x2e4>)
 8007fcc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007fd0:	bf94      	ite	ls
 8007fd2:	4698      	movls	r8, r3
 8007fd4:	4680      	movhi	r8, r0
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	6123      	str	r3, [r4, #16]
 8007fda:	9b05      	ldr	r3, [sp, #20]
 8007fdc:	f023 0204 	bic.w	r2, r3, #4
 8007fe0:	6022      	str	r2, [r4, #0]
 8007fe2:	f04f 0900 	mov.w	r9, #0
 8007fe6:	9700      	str	r7, [sp, #0]
 8007fe8:	4633      	mov	r3, r6
 8007fea:	aa0b      	add	r2, sp, #44	; 0x2c
 8007fec:	4621      	mov	r1, r4
 8007fee:	4628      	mov	r0, r5
 8007ff0:	f000 f9d8 	bl	80083a4 <_printf_common>
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	f040 8090 	bne.w	800811a <_printf_float+0x1e2>
 8007ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffe:	b00d      	add	sp, #52	; 0x34
 8008000:	ecbd 8b02 	vpop	{d8}
 8008004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008008:	4642      	mov	r2, r8
 800800a:	464b      	mov	r3, r9
 800800c:	4640      	mov	r0, r8
 800800e:	4649      	mov	r1, r9
 8008010:	f7f8 fdac 	bl	8000b6c <__aeabi_dcmpun>
 8008014:	b140      	cbz	r0, 8008028 <_printf_float+0xf0>
 8008016:	464b      	mov	r3, r9
 8008018:	2b00      	cmp	r3, #0
 800801a:	bfbc      	itt	lt
 800801c:	232d      	movlt	r3, #45	; 0x2d
 800801e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008022:	487f      	ldr	r0, [pc, #508]	; (8008220 <_printf_float+0x2e8>)
 8008024:	4b7f      	ldr	r3, [pc, #508]	; (8008224 <_printf_float+0x2ec>)
 8008026:	e7d1      	b.n	8007fcc <_printf_float+0x94>
 8008028:	6863      	ldr	r3, [r4, #4]
 800802a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800802e:	9206      	str	r2, [sp, #24]
 8008030:	1c5a      	adds	r2, r3, #1
 8008032:	d13f      	bne.n	80080b4 <_printf_float+0x17c>
 8008034:	2306      	movs	r3, #6
 8008036:	6063      	str	r3, [r4, #4]
 8008038:	9b05      	ldr	r3, [sp, #20]
 800803a:	6861      	ldr	r1, [r4, #4]
 800803c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008040:	2300      	movs	r3, #0
 8008042:	9303      	str	r3, [sp, #12]
 8008044:	ab0a      	add	r3, sp, #40	; 0x28
 8008046:	e9cd b301 	strd	fp, r3, [sp, #4]
 800804a:	ab09      	add	r3, sp, #36	; 0x24
 800804c:	ec49 8b10 	vmov	d0, r8, r9
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	6022      	str	r2, [r4, #0]
 8008054:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008058:	4628      	mov	r0, r5
 800805a:	f7ff fecd 	bl	8007df8 <__cvt>
 800805e:	9b06      	ldr	r3, [sp, #24]
 8008060:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008062:	2b47      	cmp	r3, #71	; 0x47
 8008064:	4680      	mov	r8, r0
 8008066:	d108      	bne.n	800807a <_printf_float+0x142>
 8008068:	1cc8      	adds	r0, r1, #3
 800806a:	db02      	blt.n	8008072 <_printf_float+0x13a>
 800806c:	6863      	ldr	r3, [r4, #4]
 800806e:	4299      	cmp	r1, r3
 8008070:	dd41      	ble.n	80080f6 <_printf_float+0x1be>
 8008072:	f1ab 0b02 	sub.w	fp, fp, #2
 8008076:	fa5f fb8b 	uxtb.w	fp, fp
 800807a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800807e:	d820      	bhi.n	80080c2 <_printf_float+0x18a>
 8008080:	3901      	subs	r1, #1
 8008082:	465a      	mov	r2, fp
 8008084:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008088:	9109      	str	r1, [sp, #36]	; 0x24
 800808a:	f7ff ff17 	bl	8007ebc <__exponent>
 800808e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008090:	1813      	adds	r3, r2, r0
 8008092:	2a01      	cmp	r2, #1
 8008094:	4681      	mov	r9, r0
 8008096:	6123      	str	r3, [r4, #16]
 8008098:	dc02      	bgt.n	80080a0 <_printf_float+0x168>
 800809a:	6822      	ldr	r2, [r4, #0]
 800809c:	07d2      	lsls	r2, r2, #31
 800809e:	d501      	bpl.n	80080a4 <_printf_float+0x16c>
 80080a0:	3301      	adds	r3, #1
 80080a2:	6123      	str	r3, [r4, #16]
 80080a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d09c      	beq.n	8007fe6 <_printf_float+0xae>
 80080ac:	232d      	movs	r3, #45	; 0x2d
 80080ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080b2:	e798      	b.n	8007fe6 <_printf_float+0xae>
 80080b4:	9a06      	ldr	r2, [sp, #24]
 80080b6:	2a47      	cmp	r2, #71	; 0x47
 80080b8:	d1be      	bne.n	8008038 <_printf_float+0x100>
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1bc      	bne.n	8008038 <_printf_float+0x100>
 80080be:	2301      	movs	r3, #1
 80080c0:	e7b9      	b.n	8008036 <_printf_float+0xfe>
 80080c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80080c6:	d118      	bne.n	80080fa <_printf_float+0x1c2>
 80080c8:	2900      	cmp	r1, #0
 80080ca:	6863      	ldr	r3, [r4, #4]
 80080cc:	dd0b      	ble.n	80080e6 <_printf_float+0x1ae>
 80080ce:	6121      	str	r1, [r4, #16]
 80080d0:	b913      	cbnz	r3, 80080d8 <_printf_float+0x1a0>
 80080d2:	6822      	ldr	r2, [r4, #0]
 80080d4:	07d0      	lsls	r0, r2, #31
 80080d6:	d502      	bpl.n	80080de <_printf_float+0x1a6>
 80080d8:	3301      	adds	r3, #1
 80080da:	440b      	add	r3, r1
 80080dc:	6123      	str	r3, [r4, #16]
 80080de:	65a1      	str	r1, [r4, #88]	; 0x58
 80080e0:	f04f 0900 	mov.w	r9, #0
 80080e4:	e7de      	b.n	80080a4 <_printf_float+0x16c>
 80080e6:	b913      	cbnz	r3, 80080ee <_printf_float+0x1b6>
 80080e8:	6822      	ldr	r2, [r4, #0]
 80080ea:	07d2      	lsls	r2, r2, #31
 80080ec:	d501      	bpl.n	80080f2 <_printf_float+0x1ba>
 80080ee:	3302      	adds	r3, #2
 80080f0:	e7f4      	b.n	80080dc <_printf_float+0x1a4>
 80080f2:	2301      	movs	r3, #1
 80080f4:	e7f2      	b.n	80080dc <_printf_float+0x1a4>
 80080f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80080fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080fc:	4299      	cmp	r1, r3
 80080fe:	db05      	blt.n	800810c <_printf_float+0x1d4>
 8008100:	6823      	ldr	r3, [r4, #0]
 8008102:	6121      	str	r1, [r4, #16]
 8008104:	07d8      	lsls	r0, r3, #31
 8008106:	d5ea      	bpl.n	80080de <_printf_float+0x1a6>
 8008108:	1c4b      	adds	r3, r1, #1
 800810a:	e7e7      	b.n	80080dc <_printf_float+0x1a4>
 800810c:	2900      	cmp	r1, #0
 800810e:	bfd4      	ite	le
 8008110:	f1c1 0202 	rsble	r2, r1, #2
 8008114:	2201      	movgt	r2, #1
 8008116:	4413      	add	r3, r2
 8008118:	e7e0      	b.n	80080dc <_printf_float+0x1a4>
 800811a:	6823      	ldr	r3, [r4, #0]
 800811c:	055a      	lsls	r2, r3, #21
 800811e:	d407      	bmi.n	8008130 <_printf_float+0x1f8>
 8008120:	6923      	ldr	r3, [r4, #16]
 8008122:	4642      	mov	r2, r8
 8008124:	4631      	mov	r1, r6
 8008126:	4628      	mov	r0, r5
 8008128:	47b8      	blx	r7
 800812a:	3001      	adds	r0, #1
 800812c:	d12c      	bne.n	8008188 <_printf_float+0x250>
 800812e:	e764      	b.n	8007ffa <_printf_float+0xc2>
 8008130:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008134:	f240 80e0 	bls.w	80082f8 <_printf_float+0x3c0>
 8008138:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800813c:	2200      	movs	r2, #0
 800813e:	2300      	movs	r3, #0
 8008140:	f7f8 fce2 	bl	8000b08 <__aeabi_dcmpeq>
 8008144:	2800      	cmp	r0, #0
 8008146:	d034      	beq.n	80081b2 <_printf_float+0x27a>
 8008148:	4a37      	ldr	r2, [pc, #220]	; (8008228 <_printf_float+0x2f0>)
 800814a:	2301      	movs	r3, #1
 800814c:	4631      	mov	r1, r6
 800814e:	4628      	mov	r0, r5
 8008150:	47b8      	blx	r7
 8008152:	3001      	adds	r0, #1
 8008154:	f43f af51 	beq.w	8007ffa <_printf_float+0xc2>
 8008158:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800815c:	429a      	cmp	r2, r3
 800815e:	db02      	blt.n	8008166 <_printf_float+0x22e>
 8008160:	6823      	ldr	r3, [r4, #0]
 8008162:	07d8      	lsls	r0, r3, #31
 8008164:	d510      	bpl.n	8008188 <_printf_float+0x250>
 8008166:	ee18 3a10 	vmov	r3, s16
 800816a:	4652      	mov	r2, sl
 800816c:	4631      	mov	r1, r6
 800816e:	4628      	mov	r0, r5
 8008170:	47b8      	blx	r7
 8008172:	3001      	adds	r0, #1
 8008174:	f43f af41 	beq.w	8007ffa <_printf_float+0xc2>
 8008178:	f04f 0800 	mov.w	r8, #0
 800817c:	f104 091a 	add.w	r9, r4, #26
 8008180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008182:	3b01      	subs	r3, #1
 8008184:	4543      	cmp	r3, r8
 8008186:	dc09      	bgt.n	800819c <_printf_float+0x264>
 8008188:	6823      	ldr	r3, [r4, #0]
 800818a:	079b      	lsls	r3, r3, #30
 800818c:	f100 8105 	bmi.w	800839a <_printf_float+0x462>
 8008190:	68e0      	ldr	r0, [r4, #12]
 8008192:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008194:	4298      	cmp	r0, r3
 8008196:	bfb8      	it	lt
 8008198:	4618      	movlt	r0, r3
 800819a:	e730      	b.n	8007ffe <_printf_float+0xc6>
 800819c:	2301      	movs	r3, #1
 800819e:	464a      	mov	r2, r9
 80081a0:	4631      	mov	r1, r6
 80081a2:	4628      	mov	r0, r5
 80081a4:	47b8      	blx	r7
 80081a6:	3001      	adds	r0, #1
 80081a8:	f43f af27 	beq.w	8007ffa <_printf_float+0xc2>
 80081ac:	f108 0801 	add.w	r8, r8, #1
 80081b0:	e7e6      	b.n	8008180 <_printf_float+0x248>
 80081b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	dc39      	bgt.n	800822c <_printf_float+0x2f4>
 80081b8:	4a1b      	ldr	r2, [pc, #108]	; (8008228 <_printf_float+0x2f0>)
 80081ba:	2301      	movs	r3, #1
 80081bc:	4631      	mov	r1, r6
 80081be:	4628      	mov	r0, r5
 80081c0:	47b8      	blx	r7
 80081c2:	3001      	adds	r0, #1
 80081c4:	f43f af19 	beq.w	8007ffa <_printf_float+0xc2>
 80081c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081cc:	4313      	orrs	r3, r2
 80081ce:	d102      	bne.n	80081d6 <_printf_float+0x29e>
 80081d0:	6823      	ldr	r3, [r4, #0]
 80081d2:	07d9      	lsls	r1, r3, #31
 80081d4:	d5d8      	bpl.n	8008188 <_printf_float+0x250>
 80081d6:	ee18 3a10 	vmov	r3, s16
 80081da:	4652      	mov	r2, sl
 80081dc:	4631      	mov	r1, r6
 80081de:	4628      	mov	r0, r5
 80081e0:	47b8      	blx	r7
 80081e2:	3001      	adds	r0, #1
 80081e4:	f43f af09 	beq.w	8007ffa <_printf_float+0xc2>
 80081e8:	f04f 0900 	mov.w	r9, #0
 80081ec:	f104 0a1a 	add.w	sl, r4, #26
 80081f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081f2:	425b      	negs	r3, r3
 80081f4:	454b      	cmp	r3, r9
 80081f6:	dc01      	bgt.n	80081fc <_printf_float+0x2c4>
 80081f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081fa:	e792      	b.n	8008122 <_printf_float+0x1ea>
 80081fc:	2301      	movs	r3, #1
 80081fe:	4652      	mov	r2, sl
 8008200:	4631      	mov	r1, r6
 8008202:	4628      	mov	r0, r5
 8008204:	47b8      	blx	r7
 8008206:	3001      	adds	r0, #1
 8008208:	f43f aef7 	beq.w	8007ffa <_printf_float+0xc2>
 800820c:	f109 0901 	add.w	r9, r9, #1
 8008210:	e7ee      	b.n	80081f0 <_printf_float+0x2b8>
 8008212:	bf00      	nop
 8008214:	7fefffff 	.word	0x7fefffff
 8008218:	0800ae08 	.word	0x0800ae08
 800821c:	0800ae0c 	.word	0x0800ae0c
 8008220:	0800ae14 	.word	0x0800ae14
 8008224:	0800ae10 	.word	0x0800ae10
 8008228:	0800ae18 	.word	0x0800ae18
 800822c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800822e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008230:	429a      	cmp	r2, r3
 8008232:	bfa8      	it	ge
 8008234:	461a      	movge	r2, r3
 8008236:	2a00      	cmp	r2, #0
 8008238:	4691      	mov	r9, r2
 800823a:	dc37      	bgt.n	80082ac <_printf_float+0x374>
 800823c:	f04f 0b00 	mov.w	fp, #0
 8008240:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008244:	f104 021a 	add.w	r2, r4, #26
 8008248:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800824a:	9305      	str	r3, [sp, #20]
 800824c:	eba3 0309 	sub.w	r3, r3, r9
 8008250:	455b      	cmp	r3, fp
 8008252:	dc33      	bgt.n	80082bc <_printf_float+0x384>
 8008254:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008258:	429a      	cmp	r2, r3
 800825a:	db3b      	blt.n	80082d4 <_printf_float+0x39c>
 800825c:	6823      	ldr	r3, [r4, #0]
 800825e:	07da      	lsls	r2, r3, #31
 8008260:	d438      	bmi.n	80082d4 <_printf_float+0x39c>
 8008262:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008264:	9a05      	ldr	r2, [sp, #20]
 8008266:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008268:	1a9a      	subs	r2, r3, r2
 800826a:	eba3 0901 	sub.w	r9, r3, r1
 800826e:	4591      	cmp	r9, r2
 8008270:	bfa8      	it	ge
 8008272:	4691      	movge	r9, r2
 8008274:	f1b9 0f00 	cmp.w	r9, #0
 8008278:	dc35      	bgt.n	80082e6 <_printf_float+0x3ae>
 800827a:	f04f 0800 	mov.w	r8, #0
 800827e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008282:	f104 0a1a 	add.w	sl, r4, #26
 8008286:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800828a:	1a9b      	subs	r3, r3, r2
 800828c:	eba3 0309 	sub.w	r3, r3, r9
 8008290:	4543      	cmp	r3, r8
 8008292:	f77f af79 	ble.w	8008188 <_printf_float+0x250>
 8008296:	2301      	movs	r3, #1
 8008298:	4652      	mov	r2, sl
 800829a:	4631      	mov	r1, r6
 800829c:	4628      	mov	r0, r5
 800829e:	47b8      	blx	r7
 80082a0:	3001      	adds	r0, #1
 80082a2:	f43f aeaa 	beq.w	8007ffa <_printf_float+0xc2>
 80082a6:	f108 0801 	add.w	r8, r8, #1
 80082aa:	e7ec      	b.n	8008286 <_printf_float+0x34e>
 80082ac:	4613      	mov	r3, r2
 80082ae:	4631      	mov	r1, r6
 80082b0:	4642      	mov	r2, r8
 80082b2:	4628      	mov	r0, r5
 80082b4:	47b8      	blx	r7
 80082b6:	3001      	adds	r0, #1
 80082b8:	d1c0      	bne.n	800823c <_printf_float+0x304>
 80082ba:	e69e      	b.n	8007ffa <_printf_float+0xc2>
 80082bc:	2301      	movs	r3, #1
 80082be:	4631      	mov	r1, r6
 80082c0:	4628      	mov	r0, r5
 80082c2:	9205      	str	r2, [sp, #20]
 80082c4:	47b8      	blx	r7
 80082c6:	3001      	adds	r0, #1
 80082c8:	f43f ae97 	beq.w	8007ffa <_printf_float+0xc2>
 80082cc:	9a05      	ldr	r2, [sp, #20]
 80082ce:	f10b 0b01 	add.w	fp, fp, #1
 80082d2:	e7b9      	b.n	8008248 <_printf_float+0x310>
 80082d4:	ee18 3a10 	vmov	r3, s16
 80082d8:	4652      	mov	r2, sl
 80082da:	4631      	mov	r1, r6
 80082dc:	4628      	mov	r0, r5
 80082de:	47b8      	blx	r7
 80082e0:	3001      	adds	r0, #1
 80082e2:	d1be      	bne.n	8008262 <_printf_float+0x32a>
 80082e4:	e689      	b.n	8007ffa <_printf_float+0xc2>
 80082e6:	9a05      	ldr	r2, [sp, #20]
 80082e8:	464b      	mov	r3, r9
 80082ea:	4442      	add	r2, r8
 80082ec:	4631      	mov	r1, r6
 80082ee:	4628      	mov	r0, r5
 80082f0:	47b8      	blx	r7
 80082f2:	3001      	adds	r0, #1
 80082f4:	d1c1      	bne.n	800827a <_printf_float+0x342>
 80082f6:	e680      	b.n	8007ffa <_printf_float+0xc2>
 80082f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082fa:	2a01      	cmp	r2, #1
 80082fc:	dc01      	bgt.n	8008302 <_printf_float+0x3ca>
 80082fe:	07db      	lsls	r3, r3, #31
 8008300:	d538      	bpl.n	8008374 <_printf_float+0x43c>
 8008302:	2301      	movs	r3, #1
 8008304:	4642      	mov	r2, r8
 8008306:	4631      	mov	r1, r6
 8008308:	4628      	mov	r0, r5
 800830a:	47b8      	blx	r7
 800830c:	3001      	adds	r0, #1
 800830e:	f43f ae74 	beq.w	8007ffa <_printf_float+0xc2>
 8008312:	ee18 3a10 	vmov	r3, s16
 8008316:	4652      	mov	r2, sl
 8008318:	4631      	mov	r1, r6
 800831a:	4628      	mov	r0, r5
 800831c:	47b8      	blx	r7
 800831e:	3001      	adds	r0, #1
 8008320:	f43f ae6b 	beq.w	8007ffa <_printf_float+0xc2>
 8008324:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008328:	2200      	movs	r2, #0
 800832a:	2300      	movs	r3, #0
 800832c:	f7f8 fbec 	bl	8000b08 <__aeabi_dcmpeq>
 8008330:	b9d8      	cbnz	r0, 800836a <_printf_float+0x432>
 8008332:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008334:	f108 0201 	add.w	r2, r8, #1
 8008338:	3b01      	subs	r3, #1
 800833a:	4631      	mov	r1, r6
 800833c:	4628      	mov	r0, r5
 800833e:	47b8      	blx	r7
 8008340:	3001      	adds	r0, #1
 8008342:	d10e      	bne.n	8008362 <_printf_float+0x42a>
 8008344:	e659      	b.n	8007ffa <_printf_float+0xc2>
 8008346:	2301      	movs	r3, #1
 8008348:	4652      	mov	r2, sl
 800834a:	4631      	mov	r1, r6
 800834c:	4628      	mov	r0, r5
 800834e:	47b8      	blx	r7
 8008350:	3001      	adds	r0, #1
 8008352:	f43f ae52 	beq.w	8007ffa <_printf_float+0xc2>
 8008356:	f108 0801 	add.w	r8, r8, #1
 800835a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800835c:	3b01      	subs	r3, #1
 800835e:	4543      	cmp	r3, r8
 8008360:	dcf1      	bgt.n	8008346 <_printf_float+0x40e>
 8008362:	464b      	mov	r3, r9
 8008364:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008368:	e6dc      	b.n	8008124 <_printf_float+0x1ec>
 800836a:	f04f 0800 	mov.w	r8, #0
 800836e:	f104 0a1a 	add.w	sl, r4, #26
 8008372:	e7f2      	b.n	800835a <_printf_float+0x422>
 8008374:	2301      	movs	r3, #1
 8008376:	4642      	mov	r2, r8
 8008378:	e7df      	b.n	800833a <_printf_float+0x402>
 800837a:	2301      	movs	r3, #1
 800837c:	464a      	mov	r2, r9
 800837e:	4631      	mov	r1, r6
 8008380:	4628      	mov	r0, r5
 8008382:	47b8      	blx	r7
 8008384:	3001      	adds	r0, #1
 8008386:	f43f ae38 	beq.w	8007ffa <_printf_float+0xc2>
 800838a:	f108 0801 	add.w	r8, r8, #1
 800838e:	68e3      	ldr	r3, [r4, #12]
 8008390:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008392:	1a5b      	subs	r3, r3, r1
 8008394:	4543      	cmp	r3, r8
 8008396:	dcf0      	bgt.n	800837a <_printf_float+0x442>
 8008398:	e6fa      	b.n	8008190 <_printf_float+0x258>
 800839a:	f04f 0800 	mov.w	r8, #0
 800839e:	f104 0919 	add.w	r9, r4, #25
 80083a2:	e7f4      	b.n	800838e <_printf_float+0x456>

080083a4 <_printf_common>:
 80083a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083a8:	4616      	mov	r6, r2
 80083aa:	4699      	mov	r9, r3
 80083ac:	688a      	ldr	r2, [r1, #8]
 80083ae:	690b      	ldr	r3, [r1, #16]
 80083b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80083b4:	4293      	cmp	r3, r2
 80083b6:	bfb8      	it	lt
 80083b8:	4613      	movlt	r3, r2
 80083ba:	6033      	str	r3, [r6, #0]
 80083bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80083c0:	4607      	mov	r7, r0
 80083c2:	460c      	mov	r4, r1
 80083c4:	b10a      	cbz	r2, 80083ca <_printf_common+0x26>
 80083c6:	3301      	adds	r3, #1
 80083c8:	6033      	str	r3, [r6, #0]
 80083ca:	6823      	ldr	r3, [r4, #0]
 80083cc:	0699      	lsls	r1, r3, #26
 80083ce:	bf42      	ittt	mi
 80083d0:	6833      	ldrmi	r3, [r6, #0]
 80083d2:	3302      	addmi	r3, #2
 80083d4:	6033      	strmi	r3, [r6, #0]
 80083d6:	6825      	ldr	r5, [r4, #0]
 80083d8:	f015 0506 	ands.w	r5, r5, #6
 80083dc:	d106      	bne.n	80083ec <_printf_common+0x48>
 80083de:	f104 0a19 	add.w	sl, r4, #25
 80083e2:	68e3      	ldr	r3, [r4, #12]
 80083e4:	6832      	ldr	r2, [r6, #0]
 80083e6:	1a9b      	subs	r3, r3, r2
 80083e8:	42ab      	cmp	r3, r5
 80083ea:	dc26      	bgt.n	800843a <_printf_common+0x96>
 80083ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80083f0:	1e13      	subs	r3, r2, #0
 80083f2:	6822      	ldr	r2, [r4, #0]
 80083f4:	bf18      	it	ne
 80083f6:	2301      	movne	r3, #1
 80083f8:	0692      	lsls	r2, r2, #26
 80083fa:	d42b      	bmi.n	8008454 <_printf_common+0xb0>
 80083fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008400:	4649      	mov	r1, r9
 8008402:	4638      	mov	r0, r7
 8008404:	47c0      	blx	r8
 8008406:	3001      	adds	r0, #1
 8008408:	d01e      	beq.n	8008448 <_printf_common+0xa4>
 800840a:	6823      	ldr	r3, [r4, #0]
 800840c:	68e5      	ldr	r5, [r4, #12]
 800840e:	6832      	ldr	r2, [r6, #0]
 8008410:	f003 0306 	and.w	r3, r3, #6
 8008414:	2b04      	cmp	r3, #4
 8008416:	bf08      	it	eq
 8008418:	1aad      	subeq	r5, r5, r2
 800841a:	68a3      	ldr	r3, [r4, #8]
 800841c:	6922      	ldr	r2, [r4, #16]
 800841e:	bf0c      	ite	eq
 8008420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008424:	2500      	movne	r5, #0
 8008426:	4293      	cmp	r3, r2
 8008428:	bfc4      	itt	gt
 800842a:	1a9b      	subgt	r3, r3, r2
 800842c:	18ed      	addgt	r5, r5, r3
 800842e:	2600      	movs	r6, #0
 8008430:	341a      	adds	r4, #26
 8008432:	42b5      	cmp	r5, r6
 8008434:	d11a      	bne.n	800846c <_printf_common+0xc8>
 8008436:	2000      	movs	r0, #0
 8008438:	e008      	b.n	800844c <_printf_common+0xa8>
 800843a:	2301      	movs	r3, #1
 800843c:	4652      	mov	r2, sl
 800843e:	4649      	mov	r1, r9
 8008440:	4638      	mov	r0, r7
 8008442:	47c0      	blx	r8
 8008444:	3001      	adds	r0, #1
 8008446:	d103      	bne.n	8008450 <_printf_common+0xac>
 8008448:	f04f 30ff 	mov.w	r0, #4294967295
 800844c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008450:	3501      	adds	r5, #1
 8008452:	e7c6      	b.n	80083e2 <_printf_common+0x3e>
 8008454:	18e1      	adds	r1, r4, r3
 8008456:	1c5a      	adds	r2, r3, #1
 8008458:	2030      	movs	r0, #48	; 0x30
 800845a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800845e:	4422      	add	r2, r4
 8008460:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008464:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008468:	3302      	adds	r3, #2
 800846a:	e7c7      	b.n	80083fc <_printf_common+0x58>
 800846c:	2301      	movs	r3, #1
 800846e:	4622      	mov	r2, r4
 8008470:	4649      	mov	r1, r9
 8008472:	4638      	mov	r0, r7
 8008474:	47c0      	blx	r8
 8008476:	3001      	adds	r0, #1
 8008478:	d0e6      	beq.n	8008448 <_printf_common+0xa4>
 800847a:	3601      	adds	r6, #1
 800847c:	e7d9      	b.n	8008432 <_printf_common+0x8e>
	...

08008480 <_printf_i>:
 8008480:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008484:	7e0f      	ldrb	r7, [r1, #24]
 8008486:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008488:	2f78      	cmp	r7, #120	; 0x78
 800848a:	4691      	mov	r9, r2
 800848c:	4680      	mov	r8, r0
 800848e:	460c      	mov	r4, r1
 8008490:	469a      	mov	sl, r3
 8008492:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008496:	d807      	bhi.n	80084a8 <_printf_i+0x28>
 8008498:	2f62      	cmp	r7, #98	; 0x62
 800849a:	d80a      	bhi.n	80084b2 <_printf_i+0x32>
 800849c:	2f00      	cmp	r7, #0
 800849e:	f000 80d8 	beq.w	8008652 <_printf_i+0x1d2>
 80084a2:	2f58      	cmp	r7, #88	; 0x58
 80084a4:	f000 80a3 	beq.w	80085ee <_printf_i+0x16e>
 80084a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80084ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80084b0:	e03a      	b.n	8008528 <_printf_i+0xa8>
 80084b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80084b6:	2b15      	cmp	r3, #21
 80084b8:	d8f6      	bhi.n	80084a8 <_printf_i+0x28>
 80084ba:	a101      	add	r1, pc, #4	; (adr r1, 80084c0 <_printf_i+0x40>)
 80084bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084c0:	08008519 	.word	0x08008519
 80084c4:	0800852d 	.word	0x0800852d
 80084c8:	080084a9 	.word	0x080084a9
 80084cc:	080084a9 	.word	0x080084a9
 80084d0:	080084a9 	.word	0x080084a9
 80084d4:	080084a9 	.word	0x080084a9
 80084d8:	0800852d 	.word	0x0800852d
 80084dc:	080084a9 	.word	0x080084a9
 80084e0:	080084a9 	.word	0x080084a9
 80084e4:	080084a9 	.word	0x080084a9
 80084e8:	080084a9 	.word	0x080084a9
 80084ec:	08008639 	.word	0x08008639
 80084f0:	0800855d 	.word	0x0800855d
 80084f4:	0800861b 	.word	0x0800861b
 80084f8:	080084a9 	.word	0x080084a9
 80084fc:	080084a9 	.word	0x080084a9
 8008500:	0800865b 	.word	0x0800865b
 8008504:	080084a9 	.word	0x080084a9
 8008508:	0800855d 	.word	0x0800855d
 800850c:	080084a9 	.word	0x080084a9
 8008510:	080084a9 	.word	0x080084a9
 8008514:	08008623 	.word	0x08008623
 8008518:	682b      	ldr	r3, [r5, #0]
 800851a:	1d1a      	adds	r2, r3, #4
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	602a      	str	r2, [r5, #0]
 8008520:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008524:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008528:	2301      	movs	r3, #1
 800852a:	e0a3      	b.n	8008674 <_printf_i+0x1f4>
 800852c:	6820      	ldr	r0, [r4, #0]
 800852e:	6829      	ldr	r1, [r5, #0]
 8008530:	0606      	lsls	r6, r0, #24
 8008532:	f101 0304 	add.w	r3, r1, #4
 8008536:	d50a      	bpl.n	800854e <_printf_i+0xce>
 8008538:	680e      	ldr	r6, [r1, #0]
 800853a:	602b      	str	r3, [r5, #0]
 800853c:	2e00      	cmp	r6, #0
 800853e:	da03      	bge.n	8008548 <_printf_i+0xc8>
 8008540:	232d      	movs	r3, #45	; 0x2d
 8008542:	4276      	negs	r6, r6
 8008544:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008548:	485e      	ldr	r0, [pc, #376]	; (80086c4 <_printf_i+0x244>)
 800854a:	230a      	movs	r3, #10
 800854c:	e019      	b.n	8008582 <_printf_i+0x102>
 800854e:	680e      	ldr	r6, [r1, #0]
 8008550:	602b      	str	r3, [r5, #0]
 8008552:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008556:	bf18      	it	ne
 8008558:	b236      	sxthne	r6, r6
 800855a:	e7ef      	b.n	800853c <_printf_i+0xbc>
 800855c:	682b      	ldr	r3, [r5, #0]
 800855e:	6820      	ldr	r0, [r4, #0]
 8008560:	1d19      	adds	r1, r3, #4
 8008562:	6029      	str	r1, [r5, #0]
 8008564:	0601      	lsls	r1, r0, #24
 8008566:	d501      	bpl.n	800856c <_printf_i+0xec>
 8008568:	681e      	ldr	r6, [r3, #0]
 800856a:	e002      	b.n	8008572 <_printf_i+0xf2>
 800856c:	0646      	lsls	r6, r0, #25
 800856e:	d5fb      	bpl.n	8008568 <_printf_i+0xe8>
 8008570:	881e      	ldrh	r6, [r3, #0]
 8008572:	4854      	ldr	r0, [pc, #336]	; (80086c4 <_printf_i+0x244>)
 8008574:	2f6f      	cmp	r7, #111	; 0x6f
 8008576:	bf0c      	ite	eq
 8008578:	2308      	moveq	r3, #8
 800857a:	230a      	movne	r3, #10
 800857c:	2100      	movs	r1, #0
 800857e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008582:	6865      	ldr	r5, [r4, #4]
 8008584:	60a5      	str	r5, [r4, #8]
 8008586:	2d00      	cmp	r5, #0
 8008588:	bfa2      	ittt	ge
 800858a:	6821      	ldrge	r1, [r4, #0]
 800858c:	f021 0104 	bicge.w	r1, r1, #4
 8008590:	6021      	strge	r1, [r4, #0]
 8008592:	b90e      	cbnz	r6, 8008598 <_printf_i+0x118>
 8008594:	2d00      	cmp	r5, #0
 8008596:	d04d      	beq.n	8008634 <_printf_i+0x1b4>
 8008598:	4615      	mov	r5, r2
 800859a:	fbb6 f1f3 	udiv	r1, r6, r3
 800859e:	fb03 6711 	mls	r7, r3, r1, r6
 80085a2:	5dc7      	ldrb	r7, [r0, r7]
 80085a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80085a8:	4637      	mov	r7, r6
 80085aa:	42bb      	cmp	r3, r7
 80085ac:	460e      	mov	r6, r1
 80085ae:	d9f4      	bls.n	800859a <_printf_i+0x11a>
 80085b0:	2b08      	cmp	r3, #8
 80085b2:	d10b      	bne.n	80085cc <_printf_i+0x14c>
 80085b4:	6823      	ldr	r3, [r4, #0]
 80085b6:	07de      	lsls	r6, r3, #31
 80085b8:	d508      	bpl.n	80085cc <_printf_i+0x14c>
 80085ba:	6923      	ldr	r3, [r4, #16]
 80085bc:	6861      	ldr	r1, [r4, #4]
 80085be:	4299      	cmp	r1, r3
 80085c0:	bfde      	ittt	le
 80085c2:	2330      	movle	r3, #48	; 0x30
 80085c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80085c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80085cc:	1b52      	subs	r2, r2, r5
 80085ce:	6122      	str	r2, [r4, #16]
 80085d0:	f8cd a000 	str.w	sl, [sp]
 80085d4:	464b      	mov	r3, r9
 80085d6:	aa03      	add	r2, sp, #12
 80085d8:	4621      	mov	r1, r4
 80085da:	4640      	mov	r0, r8
 80085dc:	f7ff fee2 	bl	80083a4 <_printf_common>
 80085e0:	3001      	adds	r0, #1
 80085e2:	d14c      	bne.n	800867e <_printf_i+0x1fe>
 80085e4:	f04f 30ff 	mov.w	r0, #4294967295
 80085e8:	b004      	add	sp, #16
 80085ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085ee:	4835      	ldr	r0, [pc, #212]	; (80086c4 <_printf_i+0x244>)
 80085f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80085f4:	6829      	ldr	r1, [r5, #0]
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80085fc:	6029      	str	r1, [r5, #0]
 80085fe:	061d      	lsls	r5, r3, #24
 8008600:	d514      	bpl.n	800862c <_printf_i+0x1ac>
 8008602:	07df      	lsls	r7, r3, #31
 8008604:	bf44      	itt	mi
 8008606:	f043 0320 	orrmi.w	r3, r3, #32
 800860a:	6023      	strmi	r3, [r4, #0]
 800860c:	b91e      	cbnz	r6, 8008616 <_printf_i+0x196>
 800860e:	6823      	ldr	r3, [r4, #0]
 8008610:	f023 0320 	bic.w	r3, r3, #32
 8008614:	6023      	str	r3, [r4, #0]
 8008616:	2310      	movs	r3, #16
 8008618:	e7b0      	b.n	800857c <_printf_i+0xfc>
 800861a:	6823      	ldr	r3, [r4, #0]
 800861c:	f043 0320 	orr.w	r3, r3, #32
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	2378      	movs	r3, #120	; 0x78
 8008624:	4828      	ldr	r0, [pc, #160]	; (80086c8 <_printf_i+0x248>)
 8008626:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800862a:	e7e3      	b.n	80085f4 <_printf_i+0x174>
 800862c:	0659      	lsls	r1, r3, #25
 800862e:	bf48      	it	mi
 8008630:	b2b6      	uxthmi	r6, r6
 8008632:	e7e6      	b.n	8008602 <_printf_i+0x182>
 8008634:	4615      	mov	r5, r2
 8008636:	e7bb      	b.n	80085b0 <_printf_i+0x130>
 8008638:	682b      	ldr	r3, [r5, #0]
 800863a:	6826      	ldr	r6, [r4, #0]
 800863c:	6961      	ldr	r1, [r4, #20]
 800863e:	1d18      	adds	r0, r3, #4
 8008640:	6028      	str	r0, [r5, #0]
 8008642:	0635      	lsls	r5, r6, #24
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	d501      	bpl.n	800864c <_printf_i+0x1cc>
 8008648:	6019      	str	r1, [r3, #0]
 800864a:	e002      	b.n	8008652 <_printf_i+0x1d2>
 800864c:	0670      	lsls	r0, r6, #25
 800864e:	d5fb      	bpl.n	8008648 <_printf_i+0x1c8>
 8008650:	8019      	strh	r1, [r3, #0]
 8008652:	2300      	movs	r3, #0
 8008654:	6123      	str	r3, [r4, #16]
 8008656:	4615      	mov	r5, r2
 8008658:	e7ba      	b.n	80085d0 <_printf_i+0x150>
 800865a:	682b      	ldr	r3, [r5, #0]
 800865c:	1d1a      	adds	r2, r3, #4
 800865e:	602a      	str	r2, [r5, #0]
 8008660:	681d      	ldr	r5, [r3, #0]
 8008662:	6862      	ldr	r2, [r4, #4]
 8008664:	2100      	movs	r1, #0
 8008666:	4628      	mov	r0, r5
 8008668:	f7f7 fdda 	bl	8000220 <memchr>
 800866c:	b108      	cbz	r0, 8008672 <_printf_i+0x1f2>
 800866e:	1b40      	subs	r0, r0, r5
 8008670:	6060      	str	r0, [r4, #4]
 8008672:	6863      	ldr	r3, [r4, #4]
 8008674:	6123      	str	r3, [r4, #16]
 8008676:	2300      	movs	r3, #0
 8008678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800867c:	e7a8      	b.n	80085d0 <_printf_i+0x150>
 800867e:	6923      	ldr	r3, [r4, #16]
 8008680:	462a      	mov	r2, r5
 8008682:	4649      	mov	r1, r9
 8008684:	4640      	mov	r0, r8
 8008686:	47d0      	blx	sl
 8008688:	3001      	adds	r0, #1
 800868a:	d0ab      	beq.n	80085e4 <_printf_i+0x164>
 800868c:	6823      	ldr	r3, [r4, #0]
 800868e:	079b      	lsls	r3, r3, #30
 8008690:	d413      	bmi.n	80086ba <_printf_i+0x23a>
 8008692:	68e0      	ldr	r0, [r4, #12]
 8008694:	9b03      	ldr	r3, [sp, #12]
 8008696:	4298      	cmp	r0, r3
 8008698:	bfb8      	it	lt
 800869a:	4618      	movlt	r0, r3
 800869c:	e7a4      	b.n	80085e8 <_printf_i+0x168>
 800869e:	2301      	movs	r3, #1
 80086a0:	4632      	mov	r2, r6
 80086a2:	4649      	mov	r1, r9
 80086a4:	4640      	mov	r0, r8
 80086a6:	47d0      	blx	sl
 80086a8:	3001      	adds	r0, #1
 80086aa:	d09b      	beq.n	80085e4 <_printf_i+0x164>
 80086ac:	3501      	adds	r5, #1
 80086ae:	68e3      	ldr	r3, [r4, #12]
 80086b0:	9903      	ldr	r1, [sp, #12]
 80086b2:	1a5b      	subs	r3, r3, r1
 80086b4:	42ab      	cmp	r3, r5
 80086b6:	dcf2      	bgt.n	800869e <_printf_i+0x21e>
 80086b8:	e7eb      	b.n	8008692 <_printf_i+0x212>
 80086ba:	2500      	movs	r5, #0
 80086bc:	f104 0619 	add.w	r6, r4, #25
 80086c0:	e7f5      	b.n	80086ae <_printf_i+0x22e>
 80086c2:	bf00      	nop
 80086c4:	0800ae1a 	.word	0x0800ae1a
 80086c8:	0800ae2b 	.word	0x0800ae2b

080086cc <siprintf>:
 80086cc:	b40e      	push	{r1, r2, r3}
 80086ce:	b500      	push	{lr}
 80086d0:	b09c      	sub	sp, #112	; 0x70
 80086d2:	ab1d      	add	r3, sp, #116	; 0x74
 80086d4:	9002      	str	r0, [sp, #8]
 80086d6:	9006      	str	r0, [sp, #24]
 80086d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80086dc:	4809      	ldr	r0, [pc, #36]	; (8008704 <siprintf+0x38>)
 80086de:	9107      	str	r1, [sp, #28]
 80086e0:	9104      	str	r1, [sp, #16]
 80086e2:	4909      	ldr	r1, [pc, #36]	; (8008708 <siprintf+0x3c>)
 80086e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086e8:	9105      	str	r1, [sp, #20]
 80086ea:	6800      	ldr	r0, [r0, #0]
 80086ec:	9301      	str	r3, [sp, #4]
 80086ee:	a902      	add	r1, sp, #8
 80086f0:	f001 fb6a 	bl	8009dc8 <_svfiprintf_r>
 80086f4:	9b02      	ldr	r3, [sp, #8]
 80086f6:	2200      	movs	r2, #0
 80086f8:	701a      	strb	r2, [r3, #0]
 80086fa:	b01c      	add	sp, #112	; 0x70
 80086fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008700:	b003      	add	sp, #12
 8008702:	4770      	bx	lr
 8008704:	2000000c 	.word	0x2000000c
 8008708:	ffff0208 	.word	0xffff0208

0800870c <quorem>:
 800870c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008710:	6903      	ldr	r3, [r0, #16]
 8008712:	690c      	ldr	r4, [r1, #16]
 8008714:	42a3      	cmp	r3, r4
 8008716:	4607      	mov	r7, r0
 8008718:	f2c0 8081 	blt.w	800881e <quorem+0x112>
 800871c:	3c01      	subs	r4, #1
 800871e:	f101 0814 	add.w	r8, r1, #20
 8008722:	f100 0514 	add.w	r5, r0, #20
 8008726:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800872a:	9301      	str	r3, [sp, #4]
 800872c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008730:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008734:	3301      	adds	r3, #1
 8008736:	429a      	cmp	r2, r3
 8008738:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800873c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008740:	fbb2 f6f3 	udiv	r6, r2, r3
 8008744:	d331      	bcc.n	80087aa <quorem+0x9e>
 8008746:	f04f 0e00 	mov.w	lr, #0
 800874a:	4640      	mov	r0, r8
 800874c:	46ac      	mov	ip, r5
 800874e:	46f2      	mov	sl, lr
 8008750:	f850 2b04 	ldr.w	r2, [r0], #4
 8008754:	b293      	uxth	r3, r2
 8008756:	fb06 e303 	mla	r3, r6, r3, lr
 800875a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800875e:	b29b      	uxth	r3, r3
 8008760:	ebaa 0303 	sub.w	r3, sl, r3
 8008764:	f8dc a000 	ldr.w	sl, [ip]
 8008768:	0c12      	lsrs	r2, r2, #16
 800876a:	fa13 f38a 	uxtah	r3, r3, sl
 800876e:	fb06 e202 	mla	r2, r6, r2, lr
 8008772:	9300      	str	r3, [sp, #0]
 8008774:	9b00      	ldr	r3, [sp, #0]
 8008776:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800877a:	b292      	uxth	r2, r2
 800877c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008780:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008784:	f8bd 3000 	ldrh.w	r3, [sp]
 8008788:	4581      	cmp	r9, r0
 800878a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800878e:	f84c 3b04 	str.w	r3, [ip], #4
 8008792:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008796:	d2db      	bcs.n	8008750 <quorem+0x44>
 8008798:	f855 300b 	ldr.w	r3, [r5, fp]
 800879c:	b92b      	cbnz	r3, 80087aa <quorem+0x9e>
 800879e:	9b01      	ldr	r3, [sp, #4]
 80087a0:	3b04      	subs	r3, #4
 80087a2:	429d      	cmp	r5, r3
 80087a4:	461a      	mov	r2, r3
 80087a6:	d32e      	bcc.n	8008806 <quorem+0xfa>
 80087a8:	613c      	str	r4, [r7, #16]
 80087aa:	4638      	mov	r0, r7
 80087ac:	f001 f8b8 	bl	8009920 <__mcmp>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	db24      	blt.n	80087fe <quorem+0xf2>
 80087b4:	3601      	adds	r6, #1
 80087b6:	4628      	mov	r0, r5
 80087b8:	f04f 0c00 	mov.w	ip, #0
 80087bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80087c0:	f8d0 e000 	ldr.w	lr, [r0]
 80087c4:	b293      	uxth	r3, r2
 80087c6:	ebac 0303 	sub.w	r3, ip, r3
 80087ca:	0c12      	lsrs	r2, r2, #16
 80087cc:	fa13 f38e 	uxtah	r3, r3, lr
 80087d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80087d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80087d8:	b29b      	uxth	r3, r3
 80087da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087de:	45c1      	cmp	r9, r8
 80087e0:	f840 3b04 	str.w	r3, [r0], #4
 80087e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80087e8:	d2e8      	bcs.n	80087bc <quorem+0xb0>
 80087ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087f2:	b922      	cbnz	r2, 80087fe <quorem+0xf2>
 80087f4:	3b04      	subs	r3, #4
 80087f6:	429d      	cmp	r5, r3
 80087f8:	461a      	mov	r2, r3
 80087fa:	d30a      	bcc.n	8008812 <quorem+0x106>
 80087fc:	613c      	str	r4, [r7, #16]
 80087fe:	4630      	mov	r0, r6
 8008800:	b003      	add	sp, #12
 8008802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008806:	6812      	ldr	r2, [r2, #0]
 8008808:	3b04      	subs	r3, #4
 800880a:	2a00      	cmp	r2, #0
 800880c:	d1cc      	bne.n	80087a8 <quorem+0x9c>
 800880e:	3c01      	subs	r4, #1
 8008810:	e7c7      	b.n	80087a2 <quorem+0x96>
 8008812:	6812      	ldr	r2, [r2, #0]
 8008814:	3b04      	subs	r3, #4
 8008816:	2a00      	cmp	r2, #0
 8008818:	d1f0      	bne.n	80087fc <quorem+0xf0>
 800881a:	3c01      	subs	r4, #1
 800881c:	e7eb      	b.n	80087f6 <quorem+0xea>
 800881e:	2000      	movs	r0, #0
 8008820:	e7ee      	b.n	8008800 <quorem+0xf4>
 8008822:	0000      	movs	r0, r0
 8008824:	0000      	movs	r0, r0
	...

08008828 <_dtoa_r>:
 8008828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882c:	ed2d 8b04 	vpush	{d8-d9}
 8008830:	ec57 6b10 	vmov	r6, r7, d0
 8008834:	b093      	sub	sp, #76	; 0x4c
 8008836:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008838:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800883c:	9106      	str	r1, [sp, #24]
 800883e:	ee10 aa10 	vmov	sl, s0
 8008842:	4604      	mov	r4, r0
 8008844:	9209      	str	r2, [sp, #36]	; 0x24
 8008846:	930c      	str	r3, [sp, #48]	; 0x30
 8008848:	46bb      	mov	fp, r7
 800884a:	b975      	cbnz	r5, 800886a <_dtoa_r+0x42>
 800884c:	2010      	movs	r0, #16
 800884e:	f000 fddd 	bl	800940c <malloc>
 8008852:	4602      	mov	r2, r0
 8008854:	6260      	str	r0, [r4, #36]	; 0x24
 8008856:	b920      	cbnz	r0, 8008862 <_dtoa_r+0x3a>
 8008858:	4ba7      	ldr	r3, [pc, #668]	; (8008af8 <_dtoa_r+0x2d0>)
 800885a:	21ea      	movs	r1, #234	; 0xea
 800885c:	48a7      	ldr	r0, [pc, #668]	; (8008afc <_dtoa_r+0x2d4>)
 800885e:	f001 fbc3 	bl	8009fe8 <__assert_func>
 8008862:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008866:	6005      	str	r5, [r0, #0]
 8008868:	60c5      	str	r5, [r0, #12]
 800886a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800886c:	6819      	ldr	r1, [r3, #0]
 800886e:	b151      	cbz	r1, 8008886 <_dtoa_r+0x5e>
 8008870:	685a      	ldr	r2, [r3, #4]
 8008872:	604a      	str	r2, [r1, #4]
 8008874:	2301      	movs	r3, #1
 8008876:	4093      	lsls	r3, r2
 8008878:	608b      	str	r3, [r1, #8]
 800887a:	4620      	mov	r0, r4
 800887c:	f000 fe0e 	bl	800949c <_Bfree>
 8008880:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008882:	2200      	movs	r2, #0
 8008884:	601a      	str	r2, [r3, #0]
 8008886:	1e3b      	subs	r3, r7, #0
 8008888:	bfaa      	itet	ge
 800888a:	2300      	movge	r3, #0
 800888c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008890:	f8c8 3000 	strge.w	r3, [r8]
 8008894:	4b9a      	ldr	r3, [pc, #616]	; (8008b00 <_dtoa_r+0x2d8>)
 8008896:	bfbc      	itt	lt
 8008898:	2201      	movlt	r2, #1
 800889a:	f8c8 2000 	strlt.w	r2, [r8]
 800889e:	ea33 030b 	bics.w	r3, r3, fp
 80088a2:	d11b      	bne.n	80088dc <_dtoa_r+0xb4>
 80088a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80088aa:	6013      	str	r3, [r2, #0]
 80088ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80088b0:	4333      	orrs	r3, r6
 80088b2:	f000 8592 	beq.w	80093da <_dtoa_r+0xbb2>
 80088b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088b8:	b963      	cbnz	r3, 80088d4 <_dtoa_r+0xac>
 80088ba:	4b92      	ldr	r3, [pc, #584]	; (8008b04 <_dtoa_r+0x2dc>)
 80088bc:	e022      	b.n	8008904 <_dtoa_r+0xdc>
 80088be:	4b92      	ldr	r3, [pc, #584]	; (8008b08 <_dtoa_r+0x2e0>)
 80088c0:	9301      	str	r3, [sp, #4]
 80088c2:	3308      	adds	r3, #8
 80088c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80088c6:	6013      	str	r3, [r2, #0]
 80088c8:	9801      	ldr	r0, [sp, #4]
 80088ca:	b013      	add	sp, #76	; 0x4c
 80088cc:	ecbd 8b04 	vpop	{d8-d9}
 80088d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d4:	4b8b      	ldr	r3, [pc, #556]	; (8008b04 <_dtoa_r+0x2dc>)
 80088d6:	9301      	str	r3, [sp, #4]
 80088d8:	3303      	adds	r3, #3
 80088da:	e7f3      	b.n	80088c4 <_dtoa_r+0x9c>
 80088dc:	2200      	movs	r2, #0
 80088de:	2300      	movs	r3, #0
 80088e0:	4650      	mov	r0, sl
 80088e2:	4659      	mov	r1, fp
 80088e4:	f7f8 f910 	bl	8000b08 <__aeabi_dcmpeq>
 80088e8:	ec4b ab19 	vmov	d9, sl, fp
 80088ec:	4680      	mov	r8, r0
 80088ee:	b158      	cbz	r0, 8008908 <_dtoa_r+0xe0>
 80088f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088f2:	2301      	movs	r3, #1
 80088f4:	6013      	str	r3, [r2, #0]
 80088f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 856b 	beq.w	80093d4 <_dtoa_r+0xbac>
 80088fe:	4883      	ldr	r0, [pc, #524]	; (8008b0c <_dtoa_r+0x2e4>)
 8008900:	6018      	str	r0, [r3, #0]
 8008902:	1e43      	subs	r3, r0, #1
 8008904:	9301      	str	r3, [sp, #4]
 8008906:	e7df      	b.n	80088c8 <_dtoa_r+0xa0>
 8008908:	ec4b ab10 	vmov	d0, sl, fp
 800890c:	aa10      	add	r2, sp, #64	; 0x40
 800890e:	a911      	add	r1, sp, #68	; 0x44
 8008910:	4620      	mov	r0, r4
 8008912:	f001 f8ab 	bl	8009a6c <__d2b>
 8008916:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800891a:	ee08 0a10 	vmov	s16, r0
 800891e:	2d00      	cmp	r5, #0
 8008920:	f000 8084 	beq.w	8008a2c <_dtoa_r+0x204>
 8008924:	ee19 3a90 	vmov	r3, s19
 8008928:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800892c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008930:	4656      	mov	r6, sl
 8008932:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008936:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800893a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800893e:	4b74      	ldr	r3, [pc, #464]	; (8008b10 <_dtoa_r+0x2e8>)
 8008940:	2200      	movs	r2, #0
 8008942:	4630      	mov	r0, r6
 8008944:	4639      	mov	r1, r7
 8008946:	f7f7 fcbf 	bl	80002c8 <__aeabi_dsub>
 800894a:	a365      	add	r3, pc, #404	; (adr r3, 8008ae0 <_dtoa_r+0x2b8>)
 800894c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008950:	f7f7 fe72 	bl	8000638 <__aeabi_dmul>
 8008954:	a364      	add	r3, pc, #400	; (adr r3, 8008ae8 <_dtoa_r+0x2c0>)
 8008956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895a:	f7f7 fcb7 	bl	80002cc <__adddf3>
 800895e:	4606      	mov	r6, r0
 8008960:	4628      	mov	r0, r5
 8008962:	460f      	mov	r7, r1
 8008964:	f7f7 fdfe 	bl	8000564 <__aeabi_i2d>
 8008968:	a361      	add	r3, pc, #388	; (adr r3, 8008af0 <_dtoa_r+0x2c8>)
 800896a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896e:	f7f7 fe63 	bl	8000638 <__aeabi_dmul>
 8008972:	4602      	mov	r2, r0
 8008974:	460b      	mov	r3, r1
 8008976:	4630      	mov	r0, r6
 8008978:	4639      	mov	r1, r7
 800897a:	f7f7 fca7 	bl	80002cc <__adddf3>
 800897e:	4606      	mov	r6, r0
 8008980:	460f      	mov	r7, r1
 8008982:	f7f8 f909 	bl	8000b98 <__aeabi_d2iz>
 8008986:	2200      	movs	r2, #0
 8008988:	9000      	str	r0, [sp, #0]
 800898a:	2300      	movs	r3, #0
 800898c:	4630      	mov	r0, r6
 800898e:	4639      	mov	r1, r7
 8008990:	f7f8 f8c4 	bl	8000b1c <__aeabi_dcmplt>
 8008994:	b150      	cbz	r0, 80089ac <_dtoa_r+0x184>
 8008996:	9800      	ldr	r0, [sp, #0]
 8008998:	f7f7 fde4 	bl	8000564 <__aeabi_i2d>
 800899c:	4632      	mov	r2, r6
 800899e:	463b      	mov	r3, r7
 80089a0:	f7f8 f8b2 	bl	8000b08 <__aeabi_dcmpeq>
 80089a4:	b910      	cbnz	r0, 80089ac <_dtoa_r+0x184>
 80089a6:	9b00      	ldr	r3, [sp, #0]
 80089a8:	3b01      	subs	r3, #1
 80089aa:	9300      	str	r3, [sp, #0]
 80089ac:	9b00      	ldr	r3, [sp, #0]
 80089ae:	2b16      	cmp	r3, #22
 80089b0:	d85a      	bhi.n	8008a68 <_dtoa_r+0x240>
 80089b2:	9a00      	ldr	r2, [sp, #0]
 80089b4:	4b57      	ldr	r3, [pc, #348]	; (8008b14 <_dtoa_r+0x2ec>)
 80089b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089be:	ec51 0b19 	vmov	r0, r1, d9
 80089c2:	f7f8 f8ab 	bl	8000b1c <__aeabi_dcmplt>
 80089c6:	2800      	cmp	r0, #0
 80089c8:	d050      	beq.n	8008a6c <_dtoa_r+0x244>
 80089ca:	9b00      	ldr	r3, [sp, #0]
 80089cc:	3b01      	subs	r3, #1
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	2300      	movs	r3, #0
 80089d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80089d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089d6:	1b5d      	subs	r5, r3, r5
 80089d8:	1e6b      	subs	r3, r5, #1
 80089da:	9305      	str	r3, [sp, #20]
 80089dc:	bf45      	ittet	mi
 80089de:	f1c5 0301 	rsbmi	r3, r5, #1
 80089e2:	9304      	strmi	r3, [sp, #16]
 80089e4:	2300      	movpl	r3, #0
 80089e6:	2300      	movmi	r3, #0
 80089e8:	bf4c      	ite	mi
 80089ea:	9305      	strmi	r3, [sp, #20]
 80089ec:	9304      	strpl	r3, [sp, #16]
 80089ee:	9b00      	ldr	r3, [sp, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	db3d      	blt.n	8008a70 <_dtoa_r+0x248>
 80089f4:	9b05      	ldr	r3, [sp, #20]
 80089f6:	9a00      	ldr	r2, [sp, #0]
 80089f8:	920a      	str	r2, [sp, #40]	; 0x28
 80089fa:	4413      	add	r3, r2
 80089fc:	9305      	str	r3, [sp, #20]
 80089fe:	2300      	movs	r3, #0
 8008a00:	9307      	str	r3, [sp, #28]
 8008a02:	9b06      	ldr	r3, [sp, #24]
 8008a04:	2b09      	cmp	r3, #9
 8008a06:	f200 8089 	bhi.w	8008b1c <_dtoa_r+0x2f4>
 8008a0a:	2b05      	cmp	r3, #5
 8008a0c:	bfc4      	itt	gt
 8008a0e:	3b04      	subgt	r3, #4
 8008a10:	9306      	strgt	r3, [sp, #24]
 8008a12:	9b06      	ldr	r3, [sp, #24]
 8008a14:	f1a3 0302 	sub.w	r3, r3, #2
 8008a18:	bfcc      	ite	gt
 8008a1a:	2500      	movgt	r5, #0
 8008a1c:	2501      	movle	r5, #1
 8008a1e:	2b03      	cmp	r3, #3
 8008a20:	f200 8087 	bhi.w	8008b32 <_dtoa_r+0x30a>
 8008a24:	e8df f003 	tbb	[pc, r3]
 8008a28:	59383a2d 	.word	0x59383a2d
 8008a2c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008a30:	441d      	add	r5, r3
 8008a32:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008a36:	2b20      	cmp	r3, #32
 8008a38:	bfc1      	itttt	gt
 8008a3a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008a3e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008a42:	fa0b f303 	lslgt.w	r3, fp, r3
 8008a46:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008a4a:	bfda      	itte	le
 8008a4c:	f1c3 0320 	rsble	r3, r3, #32
 8008a50:	fa06 f003 	lslle.w	r0, r6, r3
 8008a54:	4318      	orrgt	r0, r3
 8008a56:	f7f7 fd75 	bl	8000544 <__aeabi_ui2d>
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	4606      	mov	r6, r0
 8008a5e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008a62:	3d01      	subs	r5, #1
 8008a64:	930e      	str	r3, [sp, #56]	; 0x38
 8008a66:	e76a      	b.n	800893e <_dtoa_r+0x116>
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e7b2      	b.n	80089d2 <_dtoa_r+0x1aa>
 8008a6c:	900b      	str	r0, [sp, #44]	; 0x2c
 8008a6e:	e7b1      	b.n	80089d4 <_dtoa_r+0x1ac>
 8008a70:	9b04      	ldr	r3, [sp, #16]
 8008a72:	9a00      	ldr	r2, [sp, #0]
 8008a74:	1a9b      	subs	r3, r3, r2
 8008a76:	9304      	str	r3, [sp, #16]
 8008a78:	4253      	negs	r3, r2
 8008a7a:	9307      	str	r3, [sp, #28]
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	930a      	str	r3, [sp, #40]	; 0x28
 8008a80:	e7bf      	b.n	8008a02 <_dtoa_r+0x1da>
 8008a82:	2300      	movs	r3, #0
 8008a84:	9308      	str	r3, [sp, #32]
 8008a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	dc55      	bgt.n	8008b38 <_dtoa_r+0x310>
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008a92:	461a      	mov	r2, r3
 8008a94:	9209      	str	r2, [sp, #36]	; 0x24
 8008a96:	e00c      	b.n	8008ab2 <_dtoa_r+0x28a>
 8008a98:	2301      	movs	r3, #1
 8008a9a:	e7f3      	b.n	8008a84 <_dtoa_r+0x25c>
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008aa0:	9308      	str	r3, [sp, #32]
 8008aa2:	9b00      	ldr	r3, [sp, #0]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	9302      	str	r3, [sp, #8]
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	9303      	str	r3, [sp, #12]
 8008aae:	bfb8      	it	lt
 8008ab0:	2301      	movlt	r3, #1
 8008ab2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	6042      	str	r2, [r0, #4]
 8008ab8:	2204      	movs	r2, #4
 8008aba:	f102 0614 	add.w	r6, r2, #20
 8008abe:	429e      	cmp	r6, r3
 8008ac0:	6841      	ldr	r1, [r0, #4]
 8008ac2:	d93d      	bls.n	8008b40 <_dtoa_r+0x318>
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	f000 fca9 	bl	800941c <_Balloc>
 8008aca:	9001      	str	r0, [sp, #4]
 8008acc:	2800      	cmp	r0, #0
 8008ace:	d13b      	bne.n	8008b48 <_dtoa_r+0x320>
 8008ad0:	4b11      	ldr	r3, [pc, #68]	; (8008b18 <_dtoa_r+0x2f0>)
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008ad8:	e6c0      	b.n	800885c <_dtoa_r+0x34>
 8008ada:	2301      	movs	r3, #1
 8008adc:	e7df      	b.n	8008a9e <_dtoa_r+0x276>
 8008ade:	bf00      	nop
 8008ae0:	636f4361 	.word	0x636f4361
 8008ae4:	3fd287a7 	.word	0x3fd287a7
 8008ae8:	8b60c8b3 	.word	0x8b60c8b3
 8008aec:	3fc68a28 	.word	0x3fc68a28
 8008af0:	509f79fb 	.word	0x509f79fb
 8008af4:	3fd34413 	.word	0x3fd34413
 8008af8:	0800ae49 	.word	0x0800ae49
 8008afc:	0800ae60 	.word	0x0800ae60
 8008b00:	7ff00000 	.word	0x7ff00000
 8008b04:	0800ae45 	.word	0x0800ae45
 8008b08:	0800ae3c 	.word	0x0800ae3c
 8008b0c:	0800ae19 	.word	0x0800ae19
 8008b10:	3ff80000 	.word	0x3ff80000
 8008b14:	0800af50 	.word	0x0800af50
 8008b18:	0800aebb 	.word	0x0800aebb
 8008b1c:	2501      	movs	r5, #1
 8008b1e:	2300      	movs	r3, #0
 8008b20:	9306      	str	r3, [sp, #24]
 8008b22:	9508      	str	r5, [sp, #32]
 8008b24:	f04f 33ff 	mov.w	r3, #4294967295
 8008b28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	2312      	movs	r3, #18
 8008b30:	e7b0      	b.n	8008a94 <_dtoa_r+0x26c>
 8008b32:	2301      	movs	r3, #1
 8008b34:	9308      	str	r3, [sp, #32]
 8008b36:	e7f5      	b.n	8008b24 <_dtoa_r+0x2fc>
 8008b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008b3e:	e7b8      	b.n	8008ab2 <_dtoa_r+0x28a>
 8008b40:	3101      	adds	r1, #1
 8008b42:	6041      	str	r1, [r0, #4]
 8008b44:	0052      	lsls	r2, r2, #1
 8008b46:	e7b8      	b.n	8008aba <_dtoa_r+0x292>
 8008b48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b4a:	9a01      	ldr	r2, [sp, #4]
 8008b4c:	601a      	str	r2, [r3, #0]
 8008b4e:	9b03      	ldr	r3, [sp, #12]
 8008b50:	2b0e      	cmp	r3, #14
 8008b52:	f200 809d 	bhi.w	8008c90 <_dtoa_r+0x468>
 8008b56:	2d00      	cmp	r5, #0
 8008b58:	f000 809a 	beq.w	8008c90 <_dtoa_r+0x468>
 8008b5c:	9b00      	ldr	r3, [sp, #0]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	dd32      	ble.n	8008bc8 <_dtoa_r+0x3a0>
 8008b62:	4ab7      	ldr	r2, [pc, #732]	; (8008e40 <_dtoa_r+0x618>)
 8008b64:	f003 030f 	and.w	r3, r3, #15
 8008b68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008b6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b70:	9b00      	ldr	r3, [sp, #0]
 8008b72:	05d8      	lsls	r0, r3, #23
 8008b74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008b78:	d516      	bpl.n	8008ba8 <_dtoa_r+0x380>
 8008b7a:	4bb2      	ldr	r3, [pc, #712]	; (8008e44 <_dtoa_r+0x61c>)
 8008b7c:	ec51 0b19 	vmov	r0, r1, d9
 8008b80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008b84:	f7f7 fe82 	bl	800088c <__aeabi_ddiv>
 8008b88:	f007 070f 	and.w	r7, r7, #15
 8008b8c:	4682      	mov	sl, r0
 8008b8e:	468b      	mov	fp, r1
 8008b90:	2503      	movs	r5, #3
 8008b92:	4eac      	ldr	r6, [pc, #688]	; (8008e44 <_dtoa_r+0x61c>)
 8008b94:	b957      	cbnz	r7, 8008bac <_dtoa_r+0x384>
 8008b96:	4642      	mov	r2, r8
 8008b98:	464b      	mov	r3, r9
 8008b9a:	4650      	mov	r0, sl
 8008b9c:	4659      	mov	r1, fp
 8008b9e:	f7f7 fe75 	bl	800088c <__aeabi_ddiv>
 8008ba2:	4682      	mov	sl, r0
 8008ba4:	468b      	mov	fp, r1
 8008ba6:	e028      	b.n	8008bfa <_dtoa_r+0x3d2>
 8008ba8:	2502      	movs	r5, #2
 8008baa:	e7f2      	b.n	8008b92 <_dtoa_r+0x36a>
 8008bac:	07f9      	lsls	r1, r7, #31
 8008bae:	d508      	bpl.n	8008bc2 <_dtoa_r+0x39a>
 8008bb0:	4640      	mov	r0, r8
 8008bb2:	4649      	mov	r1, r9
 8008bb4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008bb8:	f7f7 fd3e 	bl	8000638 <__aeabi_dmul>
 8008bbc:	3501      	adds	r5, #1
 8008bbe:	4680      	mov	r8, r0
 8008bc0:	4689      	mov	r9, r1
 8008bc2:	107f      	asrs	r7, r7, #1
 8008bc4:	3608      	adds	r6, #8
 8008bc6:	e7e5      	b.n	8008b94 <_dtoa_r+0x36c>
 8008bc8:	f000 809b 	beq.w	8008d02 <_dtoa_r+0x4da>
 8008bcc:	9b00      	ldr	r3, [sp, #0]
 8008bce:	4f9d      	ldr	r7, [pc, #628]	; (8008e44 <_dtoa_r+0x61c>)
 8008bd0:	425e      	negs	r6, r3
 8008bd2:	4b9b      	ldr	r3, [pc, #620]	; (8008e40 <_dtoa_r+0x618>)
 8008bd4:	f006 020f 	and.w	r2, r6, #15
 8008bd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be0:	ec51 0b19 	vmov	r0, r1, d9
 8008be4:	f7f7 fd28 	bl	8000638 <__aeabi_dmul>
 8008be8:	1136      	asrs	r6, r6, #4
 8008bea:	4682      	mov	sl, r0
 8008bec:	468b      	mov	fp, r1
 8008bee:	2300      	movs	r3, #0
 8008bf0:	2502      	movs	r5, #2
 8008bf2:	2e00      	cmp	r6, #0
 8008bf4:	d17a      	bne.n	8008cec <_dtoa_r+0x4c4>
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1d3      	bne.n	8008ba2 <_dtoa_r+0x37a>
 8008bfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	f000 8082 	beq.w	8008d06 <_dtoa_r+0x4de>
 8008c02:	4b91      	ldr	r3, [pc, #580]	; (8008e48 <_dtoa_r+0x620>)
 8008c04:	2200      	movs	r2, #0
 8008c06:	4650      	mov	r0, sl
 8008c08:	4659      	mov	r1, fp
 8008c0a:	f7f7 ff87 	bl	8000b1c <__aeabi_dcmplt>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d079      	beq.n	8008d06 <_dtoa_r+0x4de>
 8008c12:	9b03      	ldr	r3, [sp, #12]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d076      	beq.n	8008d06 <_dtoa_r+0x4de>
 8008c18:	9b02      	ldr	r3, [sp, #8]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	dd36      	ble.n	8008c8c <_dtoa_r+0x464>
 8008c1e:	9b00      	ldr	r3, [sp, #0]
 8008c20:	4650      	mov	r0, sl
 8008c22:	4659      	mov	r1, fp
 8008c24:	1e5f      	subs	r7, r3, #1
 8008c26:	2200      	movs	r2, #0
 8008c28:	4b88      	ldr	r3, [pc, #544]	; (8008e4c <_dtoa_r+0x624>)
 8008c2a:	f7f7 fd05 	bl	8000638 <__aeabi_dmul>
 8008c2e:	9e02      	ldr	r6, [sp, #8]
 8008c30:	4682      	mov	sl, r0
 8008c32:	468b      	mov	fp, r1
 8008c34:	3501      	adds	r5, #1
 8008c36:	4628      	mov	r0, r5
 8008c38:	f7f7 fc94 	bl	8000564 <__aeabi_i2d>
 8008c3c:	4652      	mov	r2, sl
 8008c3e:	465b      	mov	r3, fp
 8008c40:	f7f7 fcfa 	bl	8000638 <__aeabi_dmul>
 8008c44:	4b82      	ldr	r3, [pc, #520]	; (8008e50 <_dtoa_r+0x628>)
 8008c46:	2200      	movs	r2, #0
 8008c48:	f7f7 fb40 	bl	80002cc <__adddf3>
 8008c4c:	46d0      	mov	r8, sl
 8008c4e:	46d9      	mov	r9, fp
 8008c50:	4682      	mov	sl, r0
 8008c52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008c56:	2e00      	cmp	r6, #0
 8008c58:	d158      	bne.n	8008d0c <_dtoa_r+0x4e4>
 8008c5a:	4b7e      	ldr	r3, [pc, #504]	; (8008e54 <_dtoa_r+0x62c>)
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	4640      	mov	r0, r8
 8008c60:	4649      	mov	r1, r9
 8008c62:	f7f7 fb31 	bl	80002c8 <__aeabi_dsub>
 8008c66:	4652      	mov	r2, sl
 8008c68:	465b      	mov	r3, fp
 8008c6a:	4680      	mov	r8, r0
 8008c6c:	4689      	mov	r9, r1
 8008c6e:	f7f7 ff73 	bl	8000b58 <__aeabi_dcmpgt>
 8008c72:	2800      	cmp	r0, #0
 8008c74:	f040 8295 	bne.w	80091a2 <_dtoa_r+0x97a>
 8008c78:	4652      	mov	r2, sl
 8008c7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008c7e:	4640      	mov	r0, r8
 8008c80:	4649      	mov	r1, r9
 8008c82:	f7f7 ff4b 	bl	8000b1c <__aeabi_dcmplt>
 8008c86:	2800      	cmp	r0, #0
 8008c88:	f040 8289 	bne.w	800919e <_dtoa_r+0x976>
 8008c8c:	ec5b ab19 	vmov	sl, fp, d9
 8008c90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f2c0 8148 	blt.w	8008f28 <_dtoa_r+0x700>
 8008c98:	9a00      	ldr	r2, [sp, #0]
 8008c9a:	2a0e      	cmp	r2, #14
 8008c9c:	f300 8144 	bgt.w	8008f28 <_dtoa_r+0x700>
 8008ca0:	4b67      	ldr	r3, [pc, #412]	; (8008e40 <_dtoa_r+0x618>)
 8008ca2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ca6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f280 80d5 	bge.w	8008e5c <_dtoa_r+0x634>
 8008cb2:	9b03      	ldr	r3, [sp, #12]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f300 80d1 	bgt.w	8008e5c <_dtoa_r+0x634>
 8008cba:	f040 826f 	bne.w	800919c <_dtoa_r+0x974>
 8008cbe:	4b65      	ldr	r3, [pc, #404]	; (8008e54 <_dtoa_r+0x62c>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	4640      	mov	r0, r8
 8008cc4:	4649      	mov	r1, r9
 8008cc6:	f7f7 fcb7 	bl	8000638 <__aeabi_dmul>
 8008cca:	4652      	mov	r2, sl
 8008ccc:	465b      	mov	r3, fp
 8008cce:	f7f7 ff39 	bl	8000b44 <__aeabi_dcmpge>
 8008cd2:	9e03      	ldr	r6, [sp, #12]
 8008cd4:	4637      	mov	r7, r6
 8008cd6:	2800      	cmp	r0, #0
 8008cd8:	f040 8245 	bne.w	8009166 <_dtoa_r+0x93e>
 8008cdc:	9d01      	ldr	r5, [sp, #4]
 8008cde:	2331      	movs	r3, #49	; 0x31
 8008ce0:	f805 3b01 	strb.w	r3, [r5], #1
 8008ce4:	9b00      	ldr	r3, [sp, #0]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	9300      	str	r3, [sp, #0]
 8008cea:	e240      	b.n	800916e <_dtoa_r+0x946>
 8008cec:	07f2      	lsls	r2, r6, #31
 8008cee:	d505      	bpl.n	8008cfc <_dtoa_r+0x4d4>
 8008cf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cf4:	f7f7 fca0 	bl	8000638 <__aeabi_dmul>
 8008cf8:	3501      	adds	r5, #1
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	1076      	asrs	r6, r6, #1
 8008cfe:	3708      	adds	r7, #8
 8008d00:	e777      	b.n	8008bf2 <_dtoa_r+0x3ca>
 8008d02:	2502      	movs	r5, #2
 8008d04:	e779      	b.n	8008bfa <_dtoa_r+0x3d2>
 8008d06:	9f00      	ldr	r7, [sp, #0]
 8008d08:	9e03      	ldr	r6, [sp, #12]
 8008d0a:	e794      	b.n	8008c36 <_dtoa_r+0x40e>
 8008d0c:	9901      	ldr	r1, [sp, #4]
 8008d0e:	4b4c      	ldr	r3, [pc, #304]	; (8008e40 <_dtoa_r+0x618>)
 8008d10:	4431      	add	r1, r6
 8008d12:	910d      	str	r1, [sp, #52]	; 0x34
 8008d14:	9908      	ldr	r1, [sp, #32]
 8008d16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008d1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008d1e:	2900      	cmp	r1, #0
 8008d20:	d043      	beq.n	8008daa <_dtoa_r+0x582>
 8008d22:	494d      	ldr	r1, [pc, #308]	; (8008e58 <_dtoa_r+0x630>)
 8008d24:	2000      	movs	r0, #0
 8008d26:	f7f7 fdb1 	bl	800088c <__aeabi_ddiv>
 8008d2a:	4652      	mov	r2, sl
 8008d2c:	465b      	mov	r3, fp
 8008d2e:	f7f7 facb 	bl	80002c8 <__aeabi_dsub>
 8008d32:	9d01      	ldr	r5, [sp, #4]
 8008d34:	4682      	mov	sl, r0
 8008d36:	468b      	mov	fp, r1
 8008d38:	4649      	mov	r1, r9
 8008d3a:	4640      	mov	r0, r8
 8008d3c:	f7f7 ff2c 	bl	8000b98 <__aeabi_d2iz>
 8008d40:	4606      	mov	r6, r0
 8008d42:	f7f7 fc0f 	bl	8000564 <__aeabi_i2d>
 8008d46:	4602      	mov	r2, r0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	4640      	mov	r0, r8
 8008d4c:	4649      	mov	r1, r9
 8008d4e:	f7f7 fabb 	bl	80002c8 <__aeabi_dsub>
 8008d52:	3630      	adds	r6, #48	; 0x30
 8008d54:	f805 6b01 	strb.w	r6, [r5], #1
 8008d58:	4652      	mov	r2, sl
 8008d5a:	465b      	mov	r3, fp
 8008d5c:	4680      	mov	r8, r0
 8008d5e:	4689      	mov	r9, r1
 8008d60:	f7f7 fedc 	bl	8000b1c <__aeabi_dcmplt>
 8008d64:	2800      	cmp	r0, #0
 8008d66:	d163      	bne.n	8008e30 <_dtoa_r+0x608>
 8008d68:	4642      	mov	r2, r8
 8008d6a:	464b      	mov	r3, r9
 8008d6c:	4936      	ldr	r1, [pc, #216]	; (8008e48 <_dtoa_r+0x620>)
 8008d6e:	2000      	movs	r0, #0
 8008d70:	f7f7 faaa 	bl	80002c8 <__aeabi_dsub>
 8008d74:	4652      	mov	r2, sl
 8008d76:	465b      	mov	r3, fp
 8008d78:	f7f7 fed0 	bl	8000b1c <__aeabi_dcmplt>
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	f040 80b5 	bne.w	8008eec <_dtoa_r+0x6c4>
 8008d82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d84:	429d      	cmp	r5, r3
 8008d86:	d081      	beq.n	8008c8c <_dtoa_r+0x464>
 8008d88:	4b30      	ldr	r3, [pc, #192]	; (8008e4c <_dtoa_r+0x624>)
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	4650      	mov	r0, sl
 8008d8e:	4659      	mov	r1, fp
 8008d90:	f7f7 fc52 	bl	8000638 <__aeabi_dmul>
 8008d94:	4b2d      	ldr	r3, [pc, #180]	; (8008e4c <_dtoa_r+0x624>)
 8008d96:	4682      	mov	sl, r0
 8008d98:	468b      	mov	fp, r1
 8008d9a:	4640      	mov	r0, r8
 8008d9c:	4649      	mov	r1, r9
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f7f7 fc4a 	bl	8000638 <__aeabi_dmul>
 8008da4:	4680      	mov	r8, r0
 8008da6:	4689      	mov	r9, r1
 8008da8:	e7c6      	b.n	8008d38 <_dtoa_r+0x510>
 8008daa:	4650      	mov	r0, sl
 8008dac:	4659      	mov	r1, fp
 8008dae:	f7f7 fc43 	bl	8000638 <__aeabi_dmul>
 8008db2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008db4:	9d01      	ldr	r5, [sp, #4]
 8008db6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008db8:	4682      	mov	sl, r0
 8008dba:	468b      	mov	fp, r1
 8008dbc:	4649      	mov	r1, r9
 8008dbe:	4640      	mov	r0, r8
 8008dc0:	f7f7 feea 	bl	8000b98 <__aeabi_d2iz>
 8008dc4:	4606      	mov	r6, r0
 8008dc6:	f7f7 fbcd 	bl	8000564 <__aeabi_i2d>
 8008dca:	3630      	adds	r6, #48	; 0x30
 8008dcc:	4602      	mov	r2, r0
 8008dce:	460b      	mov	r3, r1
 8008dd0:	4640      	mov	r0, r8
 8008dd2:	4649      	mov	r1, r9
 8008dd4:	f7f7 fa78 	bl	80002c8 <__aeabi_dsub>
 8008dd8:	f805 6b01 	strb.w	r6, [r5], #1
 8008ddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008dde:	429d      	cmp	r5, r3
 8008de0:	4680      	mov	r8, r0
 8008de2:	4689      	mov	r9, r1
 8008de4:	f04f 0200 	mov.w	r2, #0
 8008de8:	d124      	bne.n	8008e34 <_dtoa_r+0x60c>
 8008dea:	4b1b      	ldr	r3, [pc, #108]	; (8008e58 <_dtoa_r+0x630>)
 8008dec:	4650      	mov	r0, sl
 8008dee:	4659      	mov	r1, fp
 8008df0:	f7f7 fa6c 	bl	80002cc <__adddf3>
 8008df4:	4602      	mov	r2, r0
 8008df6:	460b      	mov	r3, r1
 8008df8:	4640      	mov	r0, r8
 8008dfa:	4649      	mov	r1, r9
 8008dfc:	f7f7 feac 	bl	8000b58 <__aeabi_dcmpgt>
 8008e00:	2800      	cmp	r0, #0
 8008e02:	d173      	bne.n	8008eec <_dtoa_r+0x6c4>
 8008e04:	4652      	mov	r2, sl
 8008e06:	465b      	mov	r3, fp
 8008e08:	4913      	ldr	r1, [pc, #76]	; (8008e58 <_dtoa_r+0x630>)
 8008e0a:	2000      	movs	r0, #0
 8008e0c:	f7f7 fa5c 	bl	80002c8 <__aeabi_dsub>
 8008e10:	4602      	mov	r2, r0
 8008e12:	460b      	mov	r3, r1
 8008e14:	4640      	mov	r0, r8
 8008e16:	4649      	mov	r1, r9
 8008e18:	f7f7 fe80 	bl	8000b1c <__aeabi_dcmplt>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	f43f af35 	beq.w	8008c8c <_dtoa_r+0x464>
 8008e22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008e24:	1e6b      	subs	r3, r5, #1
 8008e26:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e28:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008e2c:	2b30      	cmp	r3, #48	; 0x30
 8008e2e:	d0f8      	beq.n	8008e22 <_dtoa_r+0x5fa>
 8008e30:	9700      	str	r7, [sp, #0]
 8008e32:	e049      	b.n	8008ec8 <_dtoa_r+0x6a0>
 8008e34:	4b05      	ldr	r3, [pc, #20]	; (8008e4c <_dtoa_r+0x624>)
 8008e36:	f7f7 fbff 	bl	8000638 <__aeabi_dmul>
 8008e3a:	4680      	mov	r8, r0
 8008e3c:	4689      	mov	r9, r1
 8008e3e:	e7bd      	b.n	8008dbc <_dtoa_r+0x594>
 8008e40:	0800af50 	.word	0x0800af50
 8008e44:	0800af28 	.word	0x0800af28
 8008e48:	3ff00000 	.word	0x3ff00000
 8008e4c:	40240000 	.word	0x40240000
 8008e50:	401c0000 	.word	0x401c0000
 8008e54:	40140000 	.word	0x40140000
 8008e58:	3fe00000 	.word	0x3fe00000
 8008e5c:	9d01      	ldr	r5, [sp, #4]
 8008e5e:	4656      	mov	r6, sl
 8008e60:	465f      	mov	r7, fp
 8008e62:	4642      	mov	r2, r8
 8008e64:	464b      	mov	r3, r9
 8008e66:	4630      	mov	r0, r6
 8008e68:	4639      	mov	r1, r7
 8008e6a:	f7f7 fd0f 	bl	800088c <__aeabi_ddiv>
 8008e6e:	f7f7 fe93 	bl	8000b98 <__aeabi_d2iz>
 8008e72:	4682      	mov	sl, r0
 8008e74:	f7f7 fb76 	bl	8000564 <__aeabi_i2d>
 8008e78:	4642      	mov	r2, r8
 8008e7a:	464b      	mov	r3, r9
 8008e7c:	f7f7 fbdc 	bl	8000638 <__aeabi_dmul>
 8008e80:	4602      	mov	r2, r0
 8008e82:	460b      	mov	r3, r1
 8008e84:	4630      	mov	r0, r6
 8008e86:	4639      	mov	r1, r7
 8008e88:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008e8c:	f7f7 fa1c 	bl	80002c8 <__aeabi_dsub>
 8008e90:	f805 6b01 	strb.w	r6, [r5], #1
 8008e94:	9e01      	ldr	r6, [sp, #4]
 8008e96:	9f03      	ldr	r7, [sp, #12]
 8008e98:	1bae      	subs	r6, r5, r6
 8008e9a:	42b7      	cmp	r7, r6
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	460b      	mov	r3, r1
 8008ea0:	d135      	bne.n	8008f0e <_dtoa_r+0x6e6>
 8008ea2:	f7f7 fa13 	bl	80002cc <__adddf3>
 8008ea6:	4642      	mov	r2, r8
 8008ea8:	464b      	mov	r3, r9
 8008eaa:	4606      	mov	r6, r0
 8008eac:	460f      	mov	r7, r1
 8008eae:	f7f7 fe53 	bl	8000b58 <__aeabi_dcmpgt>
 8008eb2:	b9d0      	cbnz	r0, 8008eea <_dtoa_r+0x6c2>
 8008eb4:	4642      	mov	r2, r8
 8008eb6:	464b      	mov	r3, r9
 8008eb8:	4630      	mov	r0, r6
 8008eba:	4639      	mov	r1, r7
 8008ebc:	f7f7 fe24 	bl	8000b08 <__aeabi_dcmpeq>
 8008ec0:	b110      	cbz	r0, 8008ec8 <_dtoa_r+0x6a0>
 8008ec2:	f01a 0f01 	tst.w	sl, #1
 8008ec6:	d110      	bne.n	8008eea <_dtoa_r+0x6c2>
 8008ec8:	4620      	mov	r0, r4
 8008eca:	ee18 1a10 	vmov	r1, s16
 8008ece:	f000 fae5 	bl	800949c <_Bfree>
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	9800      	ldr	r0, [sp, #0]
 8008ed6:	702b      	strb	r3, [r5, #0]
 8008ed8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008eda:	3001      	adds	r0, #1
 8008edc:	6018      	str	r0, [r3, #0]
 8008ede:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f43f acf1 	beq.w	80088c8 <_dtoa_r+0xa0>
 8008ee6:	601d      	str	r5, [r3, #0]
 8008ee8:	e4ee      	b.n	80088c8 <_dtoa_r+0xa0>
 8008eea:	9f00      	ldr	r7, [sp, #0]
 8008eec:	462b      	mov	r3, r5
 8008eee:	461d      	mov	r5, r3
 8008ef0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ef4:	2a39      	cmp	r2, #57	; 0x39
 8008ef6:	d106      	bne.n	8008f06 <_dtoa_r+0x6de>
 8008ef8:	9a01      	ldr	r2, [sp, #4]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d1f7      	bne.n	8008eee <_dtoa_r+0x6c6>
 8008efe:	9901      	ldr	r1, [sp, #4]
 8008f00:	2230      	movs	r2, #48	; 0x30
 8008f02:	3701      	adds	r7, #1
 8008f04:	700a      	strb	r2, [r1, #0]
 8008f06:	781a      	ldrb	r2, [r3, #0]
 8008f08:	3201      	adds	r2, #1
 8008f0a:	701a      	strb	r2, [r3, #0]
 8008f0c:	e790      	b.n	8008e30 <_dtoa_r+0x608>
 8008f0e:	4ba6      	ldr	r3, [pc, #664]	; (80091a8 <_dtoa_r+0x980>)
 8008f10:	2200      	movs	r2, #0
 8008f12:	f7f7 fb91 	bl	8000638 <__aeabi_dmul>
 8008f16:	2200      	movs	r2, #0
 8008f18:	2300      	movs	r3, #0
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	460f      	mov	r7, r1
 8008f1e:	f7f7 fdf3 	bl	8000b08 <__aeabi_dcmpeq>
 8008f22:	2800      	cmp	r0, #0
 8008f24:	d09d      	beq.n	8008e62 <_dtoa_r+0x63a>
 8008f26:	e7cf      	b.n	8008ec8 <_dtoa_r+0x6a0>
 8008f28:	9a08      	ldr	r2, [sp, #32]
 8008f2a:	2a00      	cmp	r2, #0
 8008f2c:	f000 80d7 	beq.w	80090de <_dtoa_r+0x8b6>
 8008f30:	9a06      	ldr	r2, [sp, #24]
 8008f32:	2a01      	cmp	r2, #1
 8008f34:	f300 80ba 	bgt.w	80090ac <_dtoa_r+0x884>
 8008f38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f3a:	2a00      	cmp	r2, #0
 8008f3c:	f000 80b2 	beq.w	80090a4 <_dtoa_r+0x87c>
 8008f40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008f44:	9e07      	ldr	r6, [sp, #28]
 8008f46:	9d04      	ldr	r5, [sp, #16]
 8008f48:	9a04      	ldr	r2, [sp, #16]
 8008f4a:	441a      	add	r2, r3
 8008f4c:	9204      	str	r2, [sp, #16]
 8008f4e:	9a05      	ldr	r2, [sp, #20]
 8008f50:	2101      	movs	r1, #1
 8008f52:	441a      	add	r2, r3
 8008f54:	4620      	mov	r0, r4
 8008f56:	9205      	str	r2, [sp, #20]
 8008f58:	f000 fb58 	bl	800960c <__i2b>
 8008f5c:	4607      	mov	r7, r0
 8008f5e:	2d00      	cmp	r5, #0
 8008f60:	dd0c      	ble.n	8008f7c <_dtoa_r+0x754>
 8008f62:	9b05      	ldr	r3, [sp, #20]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	dd09      	ble.n	8008f7c <_dtoa_r+0x754>
 8008f68:	42ab      	cmp	r3, r5
 8008f6a:	9a04      	ldr	r2, [sp, #16]
 8008f6c:	bfa8      	it	ge
 8008f6e:	462b      	movge	r3, r5
 8008f70:	1ad2      	subs	r2, r2, r3
 8008f72:	9204      	str	r2, [sp, #16]
 8008f74:	9a05      	ldr	r2, [sp, #20]
 8008f76:	1aed      	subs	r5, r5, r3
 8008f78:	1ad3      	subs	r3, r2, r3
 8008f7a:	9305      	str	r3, [sp, #20]
 8008f7c:	9b07      	ldr	r3, [sp, #28]
 8008f7e:	b31b      	cbz	r3, 8008fc8 <_dtoa_r+0x7a0>
 8008f80:	9b08      	ldr	r3, [sp, #32]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f000 80af 	beq.w	80090e6 <_dtoa_r+0x8be>
 8008f88:	2e00      	cmp	r6, #0
 8008f8a:	dd13      	ble.n	8008fb4 <_dtoa_r+0x78c>
 8008f8c:	4639      	mov	r1, r7
 8008f8e:	4632      	mov	r2, r6
 8008f90:	4620      	mov	r0, r4
 8008f92:	f000 fbfb 	bl	800978c <__pow5mult>
 8008f96:	ee18 2a10 	vmov	r2, s16
 8008f9a:	4601      	mov	r1, r0
 8008f9c:	4607      	mov	r7, r0
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	f000 fb4a 	bl	8009638 <__multiply>
 8008fa4:	ee18 1a10 	vmov	r1, s16
 8008fa8:	4680      	mov	r8, r0
 8008faa:	4620      	mov	r0, r4
 8008fac:	f000 fa76 	bl	800949c <_Bfree>
 8008fb0:	ee08 8a10 	vmov	s16, r8
 8008fb4:	9b07      	ldr	r3, [sp, #28]
 8008fb6:	1b9a      	subs	r2, r3, r6
 8008fb8:	d006      	beq.n	8008fc8 <_dtoa_r+0x7a0>
 8008fba:	ee18 1a10 	vmov	r1, s16
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	f000 fbe4 	bl	800978c <__pow5mult>
 8008fc4:	ee08 0a10 	vmov	s16, r0
 8008fc8:	2101      	movs	r1, #1
 8008fca:	4620      	mov	r0, r4
 8008fcc:	f000 fb1e 	bl	800960c <__i2b>
 8008fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	4606      	mov	r6, r0
 8008fd6:	f340 8088 	ble.w	80090ea <_dtoa_r+0x8c2>
 8008fda:	461a      	mov	r2, r3
 8008fdc:	4601      	mov	r1, r0
 8008fde:	4620      	mov	r0, r4
 8008fe0:	f000 fbd4 	bl	800978c <__pow5mult>
 8008fe4:	9b06      	ldr	r3, [sp, #24]
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	4606      	mov	r6, r0
 8008fea:	f340 8081 	ble.w	80090f0 <_dtoa_r+0x8c8>
 8008fee:	f04f 0800 	mov.w	r8, #0
 8008ff2:	6933      	ldr	r3, [r6, #16]
 8008ff4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008ff8:	6918      	ldr	r0, [r3, #16]
 8008ffa:	f000 fab7 	bl	800956c <__hi0bits>
 8008ffe:	f1c0 0020 	rsb	r0, r0, #32
 8009002:	9b05      	ldr	r3, [sp, #20]
 8009004:	4418      	add	r0, r3
 8009006:	f010 001f 	ands.w	r0, r0, #31
 800900a:	f000 8092 	beq.w	8009132 <_dtoa_r+0x90a>
 800900e:	f1c0 0320 	rsb	r3, r0, #32
 8009012:	2b04      	cmp	r3, #4
 8009014:	f340 808a 	ble.w	800912c <_dtoa_r+0x904>
 8009018:	f1c0 001c 	rsb	r0, r0, #28
 800901c:	9b04      	ldr	r3, [sp, #16]
 800901e:	4403      	add	r3, r0
 8009020:	9304      	str	r3, [sp, #16]
 8009022:	9b05      	ldr	r3, [sp, #20]
 8009024:	4403      	add	r3, r0
 8009026:	4405      	add	r5, r0
 8009028:	9305      	str	r3, [sp, #20]
 800902a:	9b04      	ldr	r3, [sp, #16]
 800902c:	2b00      	cmp	r3, #0
 800902e:	dd07      	ble.n	8009040 <_dtoa_r+0x818>
 8009030:	ee18 1a10 	vmov	r1, s16
 8009034:	461a      	mov	r2, r3
 8009036:	4620      	mov	r0, r4
 8009038:	f000 fc02 	bl	8009840 <__lshift>
 800903c:	ee08 0a10 	vmov	s16, r0
 8009040:	9b05      	ldr	r3, [sp, #20]
 8009042:	2b00      	cmp	r3, #0
 8009044:	dd05      	ble.n	8009052 <_dtoa_r+0x82a>
 8009046:	4631      	mov	r1, r6
 8009048:	461a      	mov	r2, r3
 800904a:	4620      	mov	r0, r4
 800904c:	f000 fbf8 	bl	8009840 <__lshift>
 8009050:	4606      	mov	r6, r0
 8009052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009054:	2b00      	cmp	r3, #0
 8009056:	d06e      	beq.n	8009136 <_dtoa_r+0x90e>
 8009058:	ee18 0a10 	vmov	r0, s16
 800905c:	4631      	mov	r1, r6
 800905e:	f000 fc5f 	bl	8009920 <__mcmp>
 8009062:	2800      	cmp	r0, #0
 8009064:	da67      	bge.n	8009136 <_dtoa_r+0x90e>
 8009066:	9b00      	ldr	r3, [sp, #0]
 8009068:	3b01      	subs	r3, #1
 800906a:	ee18 1a10 	vmov	r1, s16
 800906e:	9300      	str	r3, [sp, #0]
 8009070:	220a      	movs	r2, #10
 8009072:	2300      	movs	r3, #0
 8009074:	4620      	mov	r0, r4
 8009076:	f000 fa33 	bl	80094e0 <__multadd>
 800907a:	9b08      	ldr	r3, [sp, #32]
 800907c:	ee08 0a10 	vmov	s16, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	f000 81b1 	beq.w	80093e8 <_dtoa_r+0xbc0>
 8009086:	2300      	movs	r3, #0
 8009088:	4639      	mov	r1, r7
 800908a:	220a      	movs	r2, #10
 800908c:	4620      	mov	r0, r4
 800908e:	f000 fa27 	bl	80094e0 <__multadd>
 8009092:	9b02      	ldr	r3, [sp, #8]
 8009094:	2b00      	cmp	r3, #0
 8009096:	4607      	mov	r7, r0
 8009098:	f300 808e 	bgt.w	80091b8 <_dtoa_r+0x990>
 800909c:	9b06      	ldr	r3, [sp, #24]
 800909e:	2b02      	cmp	r3, #2
 80090a0:	dc51      	bgt.n	8009146 <_dtoa_r+0x91e>
 80090a2:	e089      	b.n	80091b8 <_dtoa_r+0x990>
 80090a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80090a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80090aa:	e74b      	b.n	8008f44 <_dtoa_r+0x71c>
 80090ac:	9b03      	ldr	r3, [sp, #12]
 80090ae:	1e5e      	subs	r6, r3, #1
 80090b0:	9b07      	ldr	r3, [sp, #28]
 80090b2:	42b3      	cmp	r3, r6
 80090b4:	bfbf      	itttt	lt
 80090b6:	9b07      	ldrlt	r3, [sp, #28]
 80090b8:	9607      	strlt	r6, [sp, #28]
 80090ba:	1af2      	sublt	r2, r6, r3
 80090bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80090be:	bfb6      	itet	lt
 80090c0:	189b      	addlt	r3, r3, r2
 80090c2:	1b9e      	subge	r6, r3, r6
 80090c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80090c6:	9b03      	ldr	r3, [sp, #12]
 80090c8:	bfb8      	it	lt
 80090ca:	2600      	movlt	r6, #0
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	bfb7      	itett	lt
 80090d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80090d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80090d8:	1a9d      	sublt	r5, r3, r2
 80090da:	2300      	movlt	r3, #0
 80090dc:	e734      	b.n	8008f48 <_dtoa_r+0x720>
 80090de:	9e07      	ldr	r6, [sp, #28]
 80090e0:	9d04      	ldr	r5, [sp, #16]
 80090e2:	9f08      	ldr	r7, [sp, #32]
 80090e4:	e73b      	b.n	8008f5e <_dtoa_r+0x736>
 80090e6:	9a07      	ldr	r2, [sp, #28]
 80090e8:	e767      	b.n	8008fba <_dtoa_r+0x792>
 80090ea:	9b06      	ldr	r3, [sp, #24]
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	dc18      	bgt.n	8009122 <_dtoa_r+0x8fa>
 80090f0:	f1ba 0f00 	cmp.w	sl, #0
 80090f4:	d115      	bne.n	8009122 <_dtoa_r+0x8fa>
 80090f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090fa:	b993      	cbnz	r3, 8009122 <_dtoa_r+0x8fa>
 80090fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009100:	0d1b      	lsrs	r3, r3, #20
 8009102:	051b      	lsls	r3, r3, #20
 8009104:	b183      	cbz	r3, 8009128 <_dtoa_r+0x900>
 8009106:	9b04      	ldr	r3, [sp, #16]
 8009108:	3301      	adds	r3, #1
 800910a:	9304      	str	r3, [sp, #16]
 800910c:	9b05      	ldr	r3, [sp, #20]
 800910e:	3301      	adds	r3, #1
 8009110:	9305      	str	r3, [sp, #20]
 8009112:	f04f 0801 	mov.w	r8, #1
 8009116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009118:	2b00      	cmp	r3, #0
 800911a:	f47f af6a 	bne.w	8008ff2 <_dtoa_r+0x7ca>
 800911e:	2001      	movs	r0, #1
 8009120:	e76f      	b.n	8009002 <_dtoa_r+0x7da>
 8009122:	f04f 0800 	mov.w	r8, #0
 8009126:	e7f6      	b.n	8009116 <_dtoa_r+0x8ee>
 8009128:	4698      	mov	r8, r3
 800912a:	e7f4      	b.n	8009116 <_dtoa_r+0x8ee>
 800912c:	f43f af7d 	beq.w	800902a <_dtoa_r+0x802>
 8009130:	4618      	mov	r0, r3
 8009132:	301c      	adds	r0, #28
 8009134:	e772      	b.n	800901c <_dtoa_r+0x7f4>
 8009136:	9b03      	ldr	r3, [sp, #12]
 8009138:	2b00      	cmp	r3, #0
 800913a:	dc37      	bgt.n	80091ac <_dtoa_r+0x984>
 800913c:	9b06      	ldr	r3, [sp, #24]
 800913e:	2b02      	cmp	r3, #2
 8009140:	dd34      	ble.n	80091ac <_dtoa_r+0x984>
 8009142:	9b03      	ldr	r3, [sp, #12]
 8009144:	9302      	str	r3, [sp, #8]
 8009146:	9b02      	ldr	r3, [sp, #8]
 8009148:	b96b      	cbnz	r3, 8009166 <_dtoa_r+0x93e>
 800914a:	4631      	mov	r1, r6
 800914c:	2205      	movs	r2, #5
 800914e:	4620      	mov	r0, r4
 8009150:	f000 f9c6 	bl	80094e0 <__multadd>
 8009154:	4601      	mov	r1, r0
 8009156:	4606      	mov	r6, r0
 8009158:	ee18 0a10 	vmov	r0, s16
 800915c:	f000 fbe0 	bl	8009920 <__mcmp>
 8009160:	2800      	cmp	r0, #0
 8009162:	f73f adbb 	bgt.w	8008cdc <_dtoa_r+0x4b4>
 8009166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009168:	9d01      	ldr	r5, [sp, #4]
 800916a:	43db      	mvns	r3, r3
 800916c:	9300      	str	r3, [sp, #0]
 800916e:	f04f 0800 	mov.w	r8, #0
 8009172:	4631      	mov	r1, r6
 8009174:	4620      	mov	r0, r4
 8009176:	f000 f991 	bl	800949c <_Bfree>
 800917a:	2f00      	cmp	r7, #0
 800917c:	f43f aea4 	beq.w	8008ec8 <_dtoa_r+0x6a0>
 8009180:	f1b8 0f00 	cmp.w	r8, #0
 8009184:	d005      	beq.n	8009192 <_dtoa_r+0x96a>
 8009186:	45b8      	cmp	r8, r7
 8009188:	d003      	beq.n	8009192 <_dtoa_r+0x96a>
 800918a:	4641      	mov	r1, r8
 800918c:	4620      	mov	r0, r4
 800918e:	f000 f985 	bl	800949c <_Bfree>
 8009192:	4639      	mov	r1, r7
 8009194:	4620      	mov	r0, r4
 8009196:	f000 f981 	bl	800949c <_Bfree>
 800919a:	e695      	b.n	8008ec8 <_dtoa_r+0x6a0>
 800919c:	2600      	movs	r6, #0
 800919e:	4637      	mov	r7, r6
 80091a0:	e7e1      	b.n	8009166 <_dtoa_r+0x93e>
 80091a2:	9700      	str	r7, [sp, #0]
 80091a4:	4637      	mov	r7, r6
 80091a6:	e599      	b.n	8008cdc <_dtoa_r+0x4b4>
 80091a8:	40240000 	.word	0x40240000
 80091ac:	9b08      	ldr	r3, [sp, #32]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	f000 80ca 	beq.w	8009348 <_dtoa_r+0xb20>
 80091b4:	9b03      	ldr	r3, [sp, #12]
 80091b6:	9302      	str	r3, [sp, #8]
 80091b8:	2d00      	cmp	r5, #0
 80091ba:	dd05      	ble.n	80091c8 <_dtoa_r+0x9a0>
 80091bc:	4639      	mov	r1, r7
 80091be:	462a      	mov	r2, r5
 80091c0:	4620      	mov	r0, r4
 80091c2:	f000 fb3d 	bl	8009840 <__lshift>
 80091c6:	4607      	mov	r7, r0
 80091c8:	f1b8 0f00 	cmp.w	r8, #0
 80091cc:	d05b      	beq.n	8009286 <_dtoa_r+0xa5e>
 80091ce:	6879      	ldr	r1, [r7, #4]
 80091d0:	4620      	mov	r0, r4
 80091d2:	f000 f923 	bl	800941c <_Balloc>
 80091d6:	4605      	mov	r5, r0
 80091d8:	b928      	cbnz	r0, 80091e6 <_dtoa_r+0x9be>
 80091da:	4b87      	ldr	r3, [pc, #540]	; (80093f8 <_dtoa_r+0xbd0>)
 80091dc:	4602      	mov	r2, r0
 80091de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80091e2:	f7ff bb3b 	b.w	800885c <_dtoa_r+0x34>
 80091e6:	693a      	ldr	r2, [r7, #16]
 80091e8:	3202      	adds	r2, #2
 80091ea:	0092      	lsls	r2, r2, #2
 80091ec:	f107 010c 	add.w	r1, r7, #12
 80091f0:	300c      	adds	r0, #12
 80091f2:	f7fe fdeb 	bl	8007dcc <memcpy>
 80091f6:	2201      	movs	r2, #1
 80091f8:	4629      	mov	r1, r5
 80091fa:	4620      	mov	r0, r4
 80091fc:	f000 fb20 	bl	8009840 <__lshift>
 8009200:	9b01      	ldr	r3, [sp, #4]
 8009202:	f103 0901 	add.w	r9, r3, #1
 8009206:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800920a:	4413      	add	r3, r2
 800920c:	9305      	str	r3, [sp, #20]
 800920e:	f00a 0301 	and.w	r3, sl, #1
 8009212:	46b8      	mov	r8, r7
 8009214:	9304      	str	r3, [sp, #16]
 8009216:	4607      	mov	r7, r0
 8009218:	4631      	mov	r1, r6
 800921a:	ee18 0a10 	vmov	r0, s16
 800921e:	f7ff fa75 	bl	800870c <quorem>
 8009222:	4641      	mov	r1, r8
 8009224:	9002      	str	r0, [sp, #8]
 8009226:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800922a:	ee18 0a10 	vmov	r0, s16
 800922e:	f000 fb77 	bl	8009920 <__mcmp>
 8009232:	463a      	mov	r2, r7
 8009234:	9003      	str	r0, [sp, #12]
 8009236:	4631      	mov	r1, r6
 8009238:	4620      	mov	r0, r4
 800923a:	f000 fb8d 	bl	8009958 <__mdiff>
 800923e:	68c2      	ldr	r2, [r0, #12]
 8009240:	f109 3bff 	add.w	fp, r9, #4294967295
 8009244:	4605      	mov	r5, r0
 8009246:	bb02      	cbnz	r2, 800928a <_dtoa_r+0xa62>
 8009248:	4601      	mov	r1, r0
 800924a:	ee18 0a10 	vmov	r0, s16
 800924e:	f000 fb67 	bl	8009920 <__mcmp>
 8009252:	4602      	mov	r2, r0
 8009254:	4629      	mov	r1, r5
 8009256:	4620      	mov	r0, r4
 8009258:	9207      	str	r2, [sp, #28]
 800925a:	f000 f91f 	bl	800949c <_Bfree>
 800925e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009262:	ea43 0102 	orr.w	r1, r3, r2
 8009266:	9b04      	ldr	r3, [sp, #16]
 8009268:	430b      	orrs	r3, r1
 800926a:	464d      	mov	r5, r9
 800926c:	d10f      	bne.n	800928e <_dtoa_r+0xa66>
 800926e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009272:	d02a      	beq.n	80092ca <_dtoa_r+0xaa2>
 8009274:	9b03      	ldr	r3, [sp, #12]
 8009276:	2b00      	cmp	r3, #0
 8009278:	dd02      	ble.n	8009280 <_dtoa_r+0xa58>
 800927a:	9b02      	ldr	r3, [sp, #8]
 800927c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009280:	f88b a000 	strb.w	sl, [fp]
 8009284:	e775      	b.n	8009172 <_dtoa_r+0x94a>
 8009286:	4638      	mov	r0, r7
 8009288:	e7ba      	b.n	8009200 <_dtoa_r+0x9d8>
 800928a:	2201      	movs	r2, #1
 800928c:	e7e2      	b.n	8009254 <_dtoa_r+0xa2c>
 800928e:	9b03      	ldr	r3, [sp, #12]
 8009290:	2b00      	cmp	r3, #0
 8009292:	db04      	blt.n	800929e <_dtoa_r+0xa76>
 8009294:	9906      	ldr	r1, [sp, #24]
 8009296:	430b      	orrs	r3, r1
 8009298:	9904      	ldr	r1, [sp, #16]
 800929a:	430b      	orrs	r3, r1
 800929c:	d122      	bne.n	80092e4 <_dtoa_r+0xabc>
 800929e:	2a00      	cmp	r2, #0
 80092a0:	ddee      	ble.n	8009280 <_dtoa_r+0xa58>
 80092a2:	ee18 1a10 	vmov	r1, s16
 80092a6:	2201      	movs	r2, #1
 80092a8:	4620      	mov	r0, r4
 80092aa:	f000 fac9 	bl	8009840 <__lshift>
 80092ae:	4631      	mov	r1, r6
 80092b0:	ee08 0a10 	vmov	s16, r0
 80092b4:	f000 fb34 	bl	8009920 <__mcmp>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	dc03      	bgt.n	80092c4 <_dtoa_r+0xa9c>
 80092bc:	d1e0      	bne.n	8009280 <_dtoa_r+0xa58>
 80092be:	f01a 0f01 	tst.w	sl, #1
 80092c2:	d0dd      	beq.n	8009280 <_dtoa_r+0xa58>
 80092c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80092c8:	d1d7      	bne.n	800927a <_dtoa_r+0xa52>
 80092ca:	2339      	movs	r3, #57	; 0x39
 80092cc:	f88b 3000 	strb.w	r3, [fp]
 80092d0:	462b      	mov	r3, r5
 80092d2:	461d      	mov	r5, r3
 80092d4:	3b01      	subs	r3, #1
 80092d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80092da:	2a39      	cmp	r2, #57	; 0x39
 80092dc:	d071      	beq.n	80093c2 <_dtoa_r+0xb9a>
 80092de:	3201      	adds	r2, #1
 80092e0:	701a      	strb	r2, [r3, #0]
 80092e2:	e746      	b.n	8009172 <_dtoa_r+0x94a>
 80092e4:	2a00      	cmp	r2, #0
 80092e6:	dd07      	ble.n	80092f8 <_dtoa_r+0xad0>
 80092e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80092ec:	d0ed      	beq.n	80092ca <_dtoa_r+0xaa2>
 80092ee:	f10a 0301 	add.w	r3, sl, #1
 80092f2:	f88b 3000 	strb.w	r3, [fp]
 80092f6:	e73c      	b.n	8009172 <_dtoa_r+0x94a>
 80092f8:	9b05      	ldr	r3, [sp, #20]
 80092fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80092fe:	4599      	cmp	r9, r3
 8009300:	d047      	beq.n	8009392 <_dtoa_r+0xb6a>
 8009302:	ee18 1a10 	vmov	r1, s16
 8009306:	2300      	movs	r3, #0
 8009308:	220a      	movs	r2, #10
 800930a:	4620      	mov	r0, r4
 800930c:	f000 f8e8 	bl	80094e0 <__multadd>
 8009310:	45b8      	cmp	r8, r7
 8009312:	ee08 0a10 	vmov	s16, r0
 8009316:	f04f 0300 	mov.w	r3, #0
 800931a:	f04f 020a 	mov.w	r2, #10
 800931e:	4641      	mov	r1, r8
 8009320:	4620      	mov	r0, r4
 8009322:	d106      	bne.n	8009332 <_dtoa_r+0xb0a>
 8009324:	f000 f8dc 	bl	80094e0 <__multadd>
 8009328:	4680      	mov	r8, r0
 800932a:	4607      	mov	r7, r0
 800932c:	f109 0901 	add.w	r9, r9, #1
 8009330:	e772      	b.n	8009218 <_dtoa_r+0x9f0>
 8009332:	f000 f8d5 	bl	80094e0 <__multadd>
 8009336:	4639      	mov	r1, r7
 8009338:	4680      	mov	r8, r0
 800933a:	2300      	movs	r3, #0
 800933c:	220a      	movs	r2, #10
 800933e:	4620      	mov	r0, r4
 8009340:	f000 f8ce 	bl	80094e0 <__multadd>
 8009344:	4607      	mov	r7, r0
 8009346:	e7f1      	b.n	800932c <_dtoa_r+0xb04>
 8009348:	9b03      	ldr	r3, [sp, #12]
 800934a:	9302      	str	r3, [sp, #8]
 800934c:	9d01      	ldr	r5, [sp, #4]
 800934e:	ee18 0a10 	vmov	r0, s16
 8009352:	4631      	mov	r1, r6
 8009354:	f7ff f9da 	bl	800870c <quorem>
 8009358:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800935c:	9b01      	ldr	r3, [sp, #4]
 800935e:	f805 ab01 	strb.w	sl, [r5], #1
 8009362:	1aea      	subs	r2, r5, r3
 8009364:	9b02      	ldr	r3, [sp, #8]
 8009366:	4293      	cmp	r3, r2
 8009368:	dd09      	ble.n	800937e <_dtoa_r+0xb56>
 800936a:	ee18 1a10 	vmov	r1, s16
 800936e:	2300      	movs	r3, #0
 8009370:	220a      	movs	r2, #10
 8009372:	4620      	mov	r0, r4
 8009374:	f000 f8b4 	bl	80094e0 <__multadd>
 8009378:	ee08 0a10 	vmov	s16, r0
 800937c:	e7e7      	b.n	800934e <_dtoa_r+0xb26>
 800937e:	9b02      	ldr	r3, [sp, #8]
 8009380:	2b00      	cmp	r3, #0
 8009382:	bfc8      	it	gt
 8009384:	461d      	movgt	r5, r3
 8009386:	9b01      	ldr	r3, [sp, #4]
 8009388:	bfd8      	it	le
 800938a:	2501      	movle	r5, #1
 800938c:	441d      	add	r5, r3
 800938e:	f04f 0800 	mov.w	r8, #0
 8009392:	ee18 1a10 	vmov	r1, s16
 8009396:	2201      	movs	r2, #1
 8009398:	4620      	mov	r0, r4
 800939a:	f000 fa51 	bl	8009840 <__lshift>
 800939e:	4631      	mov	r1, r6
 80093a0:	ee08 0a10 	vmov	s16, r0
 80093a4:	f000 fabc 	bl	8009920 <__mcmp>
 80093a8:	2800      	cmp	r0, #0
 80093aa:	dc91      	bgt.n	80092d0 <_dtoa_r+0xaa8>
 80093ac:	d102      	bne.n	80093b4 <_dtoa_r+0xb8c>
 80093ae:	f01a 0f01 	tst.w	sl, #1
 80093b2:	d18d      	bne.n	80092d0 <_dtoa_r+0xaa8>
 80093b4:	462b      	mov	r3, r5
 80093b6:	461d      	mov	r5, r3
 80093b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093bc:	2a30      	cmp	r2, #48	; 0x30
 80093be:	d0fa      	beq.n	80093b6 <_dtoa_r+0xb8e>
 80093c0:	e6d7      	b.n	8009172 <_dtoa_r+0x94a>
 80093c2:	9a01      	ldr	r2, [sp, #4]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d184      	bne.n	80092d2 <_dtoa_r+0xaaa>
 80093c8:	9b00      	ldr	r3, [sp, #0]
 80093ca:	3301      	adds	r3, #1
 80093cc:	9300      	str	r3, [sp, #0]
 80093ce:	2331      	movs	r3, #49	; 0x31
 80093d0:	7013      	strb	r3, [r2, #0]
 80093d2:	e6ce      	b.n	8009172 <_dtoa_r+0x94a>
 80093d4:	4b09      	ldr	r3, [pc, #36]	; (80093fc <_dtoa_r+0xbd4>)
 80093d6:	f7ff ba95 	b.w	8008904 <_dtoa_r+0xdc>
 80093da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f47f aa6e 	bne.w	80088be <_dtoa_r+0x96>
 80093e2:	4b07      	ldr	r3, [pc, #28]	; (8009400 <_dtoa_r+0xbd8>)
 80093e4:	f7ff ba8e 	b.w	8008904 <_dtoa_r+0xdc>
 80093e8:	9b02      	ldr	r3, [sp, #8]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	dcae      	bgt.n	800934c <_dtoa_r+0xb24>
 80093ee:	9b06      	ldr	r3, [sp, #24]
 80093f0:	2b02      	cmp	r3, #2
 80093f2:	f73f aea8 	bgt.w	8009146 <_dtoa_r+0x91e>
 80093f6:	e7a9      	b.n	800934c <_dtoa_r+0xb24>
 80093f8:	0800aebb 	.word	0x0800aebb
 80093fc:	0800ae18 	.word	0x0800ae18
 8009400:	0800ae3c 	.word	0x0800ae3c

08009404 <_localeconv_r>:
 8009404:	4800      	ldr	r0, [pc, #0]	; (8009408 <_localeconv_r+0x4>)
 8009406:	4770      	bx	lr
 8009408:	20000160 	.word	0x20000160

0800940c <malloc>:
 800940c:	4b02      	ldr	r3, [pc, #8]	; (8009418 <malloc+0xc>)
 800940e:	4601      	mov	r1, r0
 8009410:	6818      	ldr	r0, [r3, #0]
 8009412:	f000 bc09 	b.w	8009c28 <_malloc_r>
 8009416:	bf00      	nop
 8009418:	2000000c 	.word	0x2000000c

0800941c <_Balloc>:
 800941c:	b570      	push	{r4, r5, r6, lr}
 800941e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009420:	4604      	mov	r4, r0
 8009422:	460d      	mov	r5, r1
 8009424:	b976      	cbnz	r6, 8009444 <_Balloc+0x28>
 8009426:	2010      	movs	r0, #16
 8009428:	f7ff fff0 	bl	800940c <malloc>
 800942c:	4602      	mov	r2, r0
 800942e:	6260      	str	r0, [r4, #36]	; 0x24
 8009430:	b920      	cbnz	r0, 800943c <_Balloc+0x20>
 8009432:	4b18      	ldr	r3, [pc, #96]	; (8009494 <_Balloc+0x78>)
 8009434:	4818      	ldr	r0, [pc, #96]	; (8009498 <_Balloc+0x7c>)
 8009436:	2166      	movs	r1, #102	; 0x66
 8009438:	f000 fdd6 	bl	8009fe8 <__assert_func>
 800943c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009440:	6006      	str	r6, [r0, #0]
 8009442:	60c6      	str	r6, [r0, #12]
 8009444:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009446:	68f3      	ldr	r3, [r6, #12]
 8009448:	b183      	cbz	r3, 800946c <_Balloc+0x50>
 800944a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800944c:	68db      	ldr	r3, [r3, #12]
 800944e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009452:	b9b8      	cbnz	r0, 8009484 <_Balloc+0x68>
 8009454:	2101      	movs	r1, #1
 8009456:	fa01 f605 	lsl.w	r6, r1, r5
 800945a:	1d72      	adds	r2, r6, #5
 800945c:	0092      	lsls	r2, r2, #2
 800945e:	4620      	mov	r0, r4
 8009460:	f000 fb60 	bl	8009b24 <_calloc_r>
 8009464:	b160      	cbz	r0, 8009480 <_Balloc+0x64>
 8009466:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800946a:	e00e      	b.n	800948a <_Balloc+0x6e>
 800946c:	2221      	movs	r2, #33	; 0x21
 800946e:	2104      	movs	r1, #4
 8009470:	4620      	mov	r0, r4
 8009472:	f000 fb57 	bl	8009b24 <_calloc_r>
 8009476:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009478:	60f0      	str	r0, [r6, #12]
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d1e4      	bne.n	800944a <_Balloc+0x2e>
 8009480:	2000      	movs	r0, #0
 8009482:	bd70      	pop	{r4, r5, r6, pc}
 8009484:	6802      	ldr	r2, [r0, #0]
 8009486:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800948a:	2300      	movs	r3, #0
 800948c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009490:	e7f7      	b.n	8009482 <_Balloc+0x66>
 8009492:	bf00      	nop
 8009494:	0800ae49 	.word	0x0800ae49
 8009498:	0800aecc 	.word	0x0800aecc

0800949c <_Bfree>:
 800949c:	b570      	push	{r4, r5, r6, lr}
 800949e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094a0:	4605      	mov	r5, r0
 80094a2:	460c      	mov	r4, r1
 80094a4:	b976      	cbnz	r6, 80094c4 <_Bfree+0x28>
 80094a6:	2010      	movs	r0, #16
 80094a8:	f7ff ffb0 	bl	800940c <malloc>
 80094ac:	4602      	mov	r2, r0
 80094ae:	6268      	str	r0, [r5, #36]	; 0x24
 80094b0:	b920      	cbnz	r0, 80094bc <_Bfree+0x20>
 80094b2:	4b09      	ldr	r3, [pc, #36]	; (80094d8 <_Bfree+0x3c>)
 80094b4:	4809      	ldr	r0, [pc, #36]	; (80094dc <_Bfree+0x40>)
 80094b6:	218a      	movs	r1, #138	; 0x8a
 80094b8:	f000 fd96 	bl	8009fe8 <__assert_func>
 80094bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094c0:	6006      	str	r6, [r0, #0]
 80094c2:	60c6      	str	r6, [r0, #12]
 80094c4:	b13c      	cbz	r4, 80094d6 <_Bfree+0x3a>
 80094c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80094c8:	6862      	ldr	r2, [r4, #4]
 80094ca:	68db      	ldr	r3, [r3, #12]
 80094cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094d0:	6021      	str	r1, [r4, #0]
 80094d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094d6:	bd70      	pop	{r4, r5, r6, pc}
 80094d8:	0800ae49 	.word	0x0800ae49
 80094dc:	0800aecc 	.word	0x0800aecc

080094e0 <__multadd>:
 80094e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094e4:	690d      	ldr	r5, [r1, #16]
 80094e6:	4607      	mov	r7, r0
 80094e8:	460c      	mov	r4, r1
 80094ea:	461e      	mov	r6, r3
 80094ec:	f101 0c14 	add.w	ip, r1, #20
 80094f0:	2000      	movs	r0, #0
 80094f2:	f8dc 3000 	ldr.w	r3, [ip]
 80094f6:	b299      	uxth	r1, r3
 80094f8:	fb02 6101 	mla	r1, r2, r1, r6
 80094fc:	0c1e      	lsrs	r6, r3, #16
 80094fe:	0c0b      	lsrs	r3, r1, #16
 8009500:	fb02 3306 	mla	r3, r2, r6, r3
 8009504:	b289      	uxth	r1, r1
 8009506:	3001      	adds	r0, #1
 8009508:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800950c:	4285      	cmp	r5, r0
 800950e:	f84c 1b04 	str.w	r1, [ip], #4
 8009512:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009516:	dcec      	bgt.n	80094f2 <__multadd+0x12>
 8009518:	b30e      	cbz	r6, 800955e <__multadd+0x7e>
 800951a:	68a3      	ldr	r3, [r4, #8]
 800951c:	42ab      	cmp	r3, r5
 800951e:	dc19      	bgt.n	8009554 <__multadd+0x74>
 8009520:	6861      	ldr	r1, [r4, #4]
 8009522:	4638      	mov	r0, r7
 8009524:	3101      	adds	r1, #1
 8009526:	f7ff ff79 	bl	800941c <_Balloc>
 800952a:	4680      	mov	r8, r0
 800952c:	b928      	cbnz	r0, 800953a <__multadd+0x5a>
 800952e:	4602      	mov	r2, r0
 8009530:	4b0c      	ldr	r3, [pc, #48]	; (8009564 <__multadd+0x84>)
 8009532:	480d      	ldr	r0, [pc, #52]	; (8009568 <__multadd+0x88>)
 8009534:	21b5      	movs	r1, #181	; 0xb5
 8009536:	f000 fd57 	bl	8009fe8 <__assert_func>
 800953a:	6922      	ldr	r2, [r4, #16]
 800953c:	3202      	adds	r2, #2
 800953e:	f104 010c 	add.w	r1, r4, #12
 8009542:	0092      	lsls	r2, r2, #2
 8009544:	300c      	adds	r0, #12
 8009546:	f7fe fc41 	bl	8007dcc <memcpy>
 800954a:	4621      	mov	r1, r4
 800954c:	4638      	mov	r0, r7
 800954e:	f7ff ffa5 	bl	800949c <_Bfree>
 8009552:	4644      	mov	r4, r8
 8009554:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009558:	3501      	adds	r5, #1
 800955a:	615e      	str	r6, [r3, #20]
 800955c:	6125      	str	r5, [r4, #16]
 800955e:	4620      	mov	r0, r4
 8009560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009564:	0800aebb 	.word	0x0800aebb
 8009568:	0800aecc 	.word	0x0800aecc

0800956c <__hi0bits>:
 800956c:	0c03      	lsrs	r3, r0, #16
 800956e:	041b      	lsls	r3, r3, #16
 8009570:	b9d3      	cbnz	r3, 80095a8 <__hi0bits+0x3c>
 8009572:	0400      	lsls	r0, r0, #16
 8009574:	2310      	movs	r3, #16
 8009576:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800957a:	bf04      	itt	eq
 800957c:	0200      	lsleq	r0, r0, #8
 800957e:	3308      	addeq	r3, #8
 8009580:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009584:	bf04      	itt	eq
 8009586:	0100      	lsleq	r0, r0, #4
 8009588:	3304      	addeq	r3, #4
 800958a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800958e:	bf04      	itt	eq
 8009590:	0080      	lsleq	r0, r0, #2
 8009592:	3302      	addeq	r3, #2
 8009594:	2800      	cmp	r0, #0
 8009596:	db05      	blt.n	80095a4 <__hi0bits+0x38>
 8009598:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800959c:	f103 0301 	add.w	r3, r3, #1
 80095a0:	bf08      	it	eq
 80095a2:	2320      	moveq	r3, #32
 80095a4:	4618      	mov	r0, r3
 80095a6:	4770      	bx	lr
 80095a8:	2300      	movs	r3, #0
 80095aa:	e7e4      	b.n	8009576 <__hi0bits+0xa>

080095ac <__lo0bits>:
 80095ac:	6803      	ldr	r3, [r0, #0]
 80095ae:	f013 0207 	ands.w	r2, r3, #7
 80095b2:	4601      	mov	r1, r0
 80095b4:	d00b      	beq.n	80095ce <__lo0bits+0x22>
 80095b6:	07da      	lsls	r2, r3, #31
 80095b8:	d423      	bmi.n	8009602 <__lo0bits+0x56>
 80095ba:	0798      	lsls	r0, r3, #30
 80095bc:	bf49      	itett	mi
 80095be:	085b      	lsrmi	r3, r3, #1
 80095c0:	089b      	lsrpl	r3, r3, #2
 80095c2:	2001      	movmi	r0, #1
 80095c4:	600b      	strmi	r3, [r1, #0]
 80095c6:	bf5c      	itt	pl
 80095c8:	600b      	strpl	r3, [r1, #0]
 80095ca:	2002      	movpl	r0, #2
 80095cc:	4770      	bx	lr
 80095ce:	b298      	uxth	r0, r3
 80095d0:	b9a8      	cbnz	r0, 80095fe <__lo0bits+0x52>
 80095d2:	0c1b      	lsrs	r3, r3, #16
 80095d4:	2010      	movs	r0, #16
 80095d6:	b2da      	uxtb	r2, r3
 80095d8:	b90a      	cbnz	r2, 80095de <__lo0bits+0x32>
 80095da:	3008      	adds	r0, #8
 80095dc:	0a1b      	lsrs	r3, r3, #8
 80095de:	071a      	lsls	r2, r3, #28
 80095e0:	bf04      	itt	eq
 80095e2:	091b      	lsreq	r3, r3, #4
 80095e4:	3004      	addeq	r0, #4
 80095e6:	079a      	lsls	r2, r3, #30
 80095e8:	bf04      	itt	eq
 80095ea:	089b      	lsreq	r3, r3, #2
 80095ec:	3002      	addeq	r0, #2
 80095ee:	07da      	lsls	r2, r3, #31
 80095f0:	d403      	bmi.n	80095fa <__lo0bits+0x4e>
 80095f2:	085b      	lsrs	r3, r3, #1
 80095f4:	f100 0001 	add.w	r0, r0, #1
 80095f8:	d005      	beq.n	8009606 <__lo0bits+0x5a>
 80095fa:	600b      	str	r3, [r1, #0]
 80095fc:	4770      	bx	lr
 80095fe:	4610      	mov	r0, r2
 8009600:	e7e9      	b.n	80095d6 <__lo0bits+0x2a>
 8009602:	2000      	movs	r0, #0
 8009604:	4770      	bx	lr
 8009606:	2020      	movs	r0, #32
 8009608:	4770      	bx	lr
	...

0800960c <__i2b>:
 800960c:	b510      	push	{r4, lr}
 800960e:	460c      	mov	r4, r1
 8009610:	2101      	movs	r1, #1
 8009612:	f7ff ff03 	bl	800941c <_Balloc>
 8009616:	4602      	mov	r2, r0
 8009618:	b928      	cbnz	r0, 8009626 <__i2b+0x1a>
 800961a:	4b05      	ldr	r3, [pc, #20]	; (8009630 <__i2b+0x24>)
 800961c:	4805      	ldr	r0, [pc, #20]	; (8009634 <__i2b+0x28>)
 800961e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009622:	f000 fce1 	bl	8009fe8 <__assert_func>
 8009626:	2301      	movs	r3, #1
 8009628:	6144      	str	r4, [r0, #20]
 800962a:	6103      	str	r3, [r0, #16]
 800962c:	bd10      	pop	{r4, pc}
 800962e:	bf00      	nop
 8009630:	0800aebb 	.word	0x0800aebb
 8009634:	0800aecc 	.word	0x0800aecc

08009638 <__multiply>:
 8009638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963c:	4691      	mov	r9, r2
 800963e:	690a      	ldr	r2, [r1, #16]
 8009640:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009644:	429a      	cmp	r2, r3
 8009646:	bfb8      	it	lt
 8009648:	460b      	movlt	r3, r1
 800964a:	460c      	mov	r4, r1
 800964c:	bfbc      	itt	lt
 800964e:	464c      	movlt	r4, r9
 8009650:	4699      	movlt	r9, r3
 8009652:	6927      	ldr	r7, [r4, #16]
 8009654:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009658:	68a3      	ldr	r3, [r4, #8]
 800965a:	6861      	ldr	r1, [r4, #4]
 800965c:	eb07 060a 	add.w	r6, r7, sl
 8009660:	42b3      	cmp	r3, r6
 8009662:	b085      	sub	sp, #20
 8009664:	bfb8      	it	lt
 8009666:	3101      	addlt	r1, #1
 8009668:	f7ff fed8 	bl	800941c <_Balloc>
 800966c:	b930      	cbnz	r0, 800967c <__multiply+0x44>
 800966e:	4602      	mov	r2, r0
 8009670:	4b44      	ldr	r3, [pc, #272]	; (8009784 <__multiply+0x14c>)
 8009672:	4845      	ldr	r0, [pc, #276]	; (8009788 <__multiply+0x150>)
 8009674:	f240 115d 	movw	r1, #349	; 0x15d
 8009678:	f000 fcb6 	bl	8009fe8 <__assert_func>
 800967c:	f100 0514 	add.w	r5, r0, #20
 8009680:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009684:	462b      	mov	r3, r5
 8009686:	2200      	movs	r2, #0
 8009688:	4543      	cmp	r3, r8
 800968a:	d321      	bcc.n	80096d0 <__multiply+0x98>
 800968c:	f104 0314 	add.w	r3, r4, #20
 8009690:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009694:	f109 0314 	add.w	r3, r9, #20
 8009698:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800969c:	9202      	str	r2, [sp, #8]
 800969e:	1b3a      	subs	r2, r7, r4
 80096a0:	3a15      	subs	r2, #21
 80096a2:	f022 0203 	bic.w	r2, r2, #3
 80096a6:	3204      	adds	r2, #4
 80096a8:	f104 0115 	add.w	r1, r4, #21
 80096ac:	428f      	cmp	r7, r1
 80096ae:	bf38      	it	cc
 80096b0:	2204      	movcc	r2, #4
 80096b2:	9201      	str	r2, [sp, #4]
 80096b4:	9a02      	ldr	r2, [sp, #8]
 80096b6:	9303      	str	r3, [sp, #12]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d80c      	bhi.n	80096d6 <__multiply+0x9e>
 80096bc:	2e00      	cmp	r6, #0
 80096be:	dd03      	ble.n	80096c8 <__multiply+0x90>
 80096c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d05a      	beq.n	800977e <__multiply+0x146>
 80096c8:	6106      	str	r6, [r0, #16]
 80096ca:	b005      	add	sp, #20
 80096cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096d0:	f843 2b04 	str.w	r2, [r3], #4
 80096d4:	e7d8      	b.n	8009688 <__multiply+0x50>
 80096d6:	f8b3 a000 	ldrh.w	sl, [r3]
 80096da:	f1ba 0f00 	cmp.w	sl, #0
 80096de:	d024      	beq.n	800972a <__multiply+0xf2>
 80096e0:	f104 0e14 	add.w	lr, r4, #20
 80096e4:	46a9      	mov	r9, r5
 80096e6:	f04f 0c00 	mov.w	ip, #0
 80096ea:	f85e 2b04 	ldr.w	r2, [lr], #4
 80096ee:	f8d9 1000 	ldr.w	r1, [r9]
 80096f2:	fa1f fb82 	uxth.w	fp, r2
 80096f6:	b289      	uxth	r1, r1
 80096f8:	fb0a 110b 	mla	r1, sl, fp, r1
 80096fc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009700:	f8d9 2000 	ldr.w	r2, [r9]
 8009704:	4461      	add	r1, ip
 8009706:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800970a:	fb0a c20b 	mla	r2, sl, fp, ip
 800970e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009712:	b289      	uxth	r1, r1
 8009714:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009718:	4577      	cmp	r7, lr
 800971a:	f849 1b04 	str.w	r1, [r9], #4
 800971e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009722:	d8e2      	bhi.n	80096ea <__multiply+0xb2>
 8009724:	9a01      	ldr	r2, [sp, #4]
 8009726:	f845 c002 	str.w	ip, [r5, r2]
 800972a:	9a03      	ldr	r2, [sp, #12]
 800972c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009730:	3304      	adds	r3, #4
 8009732:	f1b9 0f00 	cmp.w	r9, #0
 8009736:	d020      	beq.n	800977a <__multiply+0x142>
 8009738:	6829      	ldr	r1, [r5, #0]
 800973a:	f104 0c14 	add.w	ip, r4, #20
 800973e:	46ae      	mov	lr, r5
 8009740:	f04f 0a00 	mov.w	sl, #0
 8009744:	f8bc b000 	ldrh.w	fp, [ip]
 8009748:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800974c:	fb09 220b 	mla	r2, r9, fp, r2
 8009750:	4492      	add	sl, r2
 8009752:	b289      	uxth	r1, r1
 8009754:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009758:	f84e 1b04 	str.w	r1, [lr], #4
 800975c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009760:	f8be 1000 	ldrh.w	r1, [lr]
 8009764:	0c12      	lsrs	r2, r2, #16
 8009766:	fb09 1102 	mla	r1, r9, r2, r1
 800976a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800976e:	4567      	cmp	r7, ip
 8009770:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009774:	d8e6      	bhi.n	8009744 <__multiply+0x10c>
 8009776:	9a01      	ldr	r2, [sp, #4]
 8009778:	50a9      	str	r1, [r5, r2]
 800977a:	3504      	adds	r5, #4
 800977c:	e79a      	b.n	80096b4 <__multiply+0x7c>
 800977e:	3e01      	subs	r6, #1
 8009780:	e79c      	b.n	80096bc <__multiply+0x84>
 8009782:	bf00      	nop
 8009784:	0800aebb 	.word	0x0800aebb
 8009788:	0800aecc 	.word	0x0800aecc

0800978c <__pow5mult>:
 800978c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009790:	4615      	mov	r5, r2
 8009792:	f012 0203 	ands.w	r2, r2, #3
 8009796:	4606      	mov	r6, r0
 8009798:	460f      	mov	r7, r1
 800979a:	d007      	beq.n	80097ac <__pow5mult+0x20>
 800979c:	4c25      	ldr	r4, [pc, #148]	; (8009834 <__pow5mult+0xa8>)
 800979e:	3a01      	subs	r2, #1
 80097a0:	2300      	movs	r3, #0
 80097a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097a6:	f7ff fe9b 	bl	80094e0 <__multadd>
 80097aa:	4607      	mov	r7, r0
 80097ac:	10ad      	asrs	r5, r5, #2
 80097ae:	d03d      	beq.n	800982c <__pow5mult+0xa0>
 80097b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80097b2:	b97c      	cbnz	r4, 80097d4 <__pow5mult+0x48>
 80097b4:	2010      	movs	r0, #16
 80097b6:	f7ff fe29 	bl	800940c <malloc>
 80097ba:	4602      	mov	r2, r0
 80097bc:	6270      	str	r0, [r6, #36]	; 0x24
 80097be:	b928      	cbnz	r0, 80097cc <__pow5mult+0x40>
 80097c0:	4b1d      	ldr	r3, [pc, #116]	; (8009838 <__pow5mult+0xac>)
 80097c2:	481e      	ldr	r0, [pc, #120]	; (800983c <__pow5mult+0xb0>)
 80097c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80097c8:	f000 fc0e 	bl	8009fe8 <__assert_func>
 80097cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097d0:	6004      	str	r4, [r0, #0]
 80097d2:	60c4      	str	r4, [r0, #12]
 80097d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80097d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80097dc:	b94c      	cbnz	r4, 80097f2 <__pow5mult+0x66>
 80097de:	f240 2171 	movw	r1, #625	; 0x271
 80097e2:	4630      	mov	r0, r6
 80097e4:	f7ff ff12 	bl	800960c <__i2b>
 80097e8:	2300      	movs	r3, #0
 80097ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80097ee:	4604      	mov	r4, r0
 80097f0:	6003      	str	r3, [r0, #0]
 80097f2:	f04f 0900 	mov.w	r9, #0
 80097f6:	07eb      	lsls	r3, r5, #31
 80097f8:	d50a      	bpl.n	8009810 <__pow5mult+0x84>
 80097fa:	4639      	mov	r1, r7
 80097fc:	4622      	mov	r2, r4
 80097fe:	4630      	mov	r0, r6
 8009800:	f7ff ff1a 	bl	8009638 <__multiply>
 8009804:	4639      	mov	r1, r7
 8009806:	4680      	mov	r8, r0
 8009808:	4630      	mov	r0, r6
 800980a:	f7ff fe47 	bl	800949c <_Bfree>
 800980e:	4647      	mov	r7, r8
 8009810:	106d      	asrs	r5, r5, #1
 8009812:	d00b      	beq.n	800982c <__pow5mult+0xa0>
 8009814:	6820      	ldr	r0, [r4, #0]
 8009816:	b938      	cbnz	r0, 8009828 <__pow5mult+0x9c>
 8009818:	4622      	mov	r2, r4
 800981a:	4621      	mov	r1, r4
 800981c:	4630      	mov	r0, r6
 800981e:	f7ff ff0b 	bl	8009638 <__multiply>
 8009822:	6020      	str	r0, [r4, #0]
 8009824:	f8c0 9000 	str.w	r9, [r0]
 8009828:	4604      	mov	r4, r0
 800982a:	e7e4      	b.n	80097f6 <__pow5mult+0x6a>
 800982c:	4638      	mov	r0, r7
 800982e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009832:	bf00      	nop
 8009834:	0800b018 	.word	0x0800b018
 8009838:	0800ae49 	.word	0x0800ae49
 800983c:	0800aecc 	.word	0x0800aecc

08009840 <__lshift>:
 8009840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009844:	460c      	mov	r4, r1
 8009846:	6849      	ldr	r1, [r1, #4]
 8009848:	6923      	ldr	r3, [r4, #16]
 800984a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800984e:	68a3      	ldr	r3, [r4, #8]
 8009850:	4607      	mov	r7, r0
 8009852:	4691      	mov	r9, r2
 8009854:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009858:	f108 0601 	add.w	r6, r8, #1
 800985c:	42b3      	cmp	r3, r6
 800985e:	db0b      	blt.n	8009878 <__lshift+0x38>
 8009860:	4638      	mov	r0, r7
 8009862:	f7ff fddb 	bl	800941c <_Balloc>
 8009866:	4605      	mov	r5, r0
 8009868:	b948      	cbnz	r0, 800987e <__lshift+0x3e>
 800986a:	4602      	mov	r2, r0
 800986c:	4b2a      	ldr	r3, [pc, #168]	; (8009918 <__lshift+0xd8>)
 800986e:	482b      	ldr	r0, [pc, #172]	; (800991c <__lshift+0xdc>)
 8009870:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009874:	f000 fbb8 	bl	8009fe8 <__assert_func>
 8009878:	3101      	adds	r1, #1
 800987a:	005b      	lsls	r3, r3, #1
 800987c:	e7ee      	b.n	800985c <__lshift+0x1c>
 800987e:	2300      	movs	r3, #0
 8009880:	f100 0114 	add.w	r1, r0, #20
 8009884:	f100 0210 	add.w	r2, r0, #16
 8009888:	4618      	mov	r0, r3
 800988a:	4553      	cmp	r3, sl
 800988c:	db37      	blt.n	80098fe <__lshift+0xbe>
 800988e:	6920      	ldr	r0, [r4, #16]
 8009890:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009894:	f104 0314 	add.w	r3, r4, #20
 8009898:	f019 091f 	ands.w	r9, r9, #31
 800989c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80098a4:	d02f      	beq.n	8009906 <__lshift+0xc6>
 80098a6:	f1c9 0e20 	rsb	lr, r9, #32
 80098aa:	468a      	mov	sl, r1
 80098ac:	f04f 0c00 	mov.w	ip, #0
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	fa02 f209 	lsl.w	r2, r2, r9
 80098b6:	ea42 020c 	orr.w	r2, r2, ip
 80098ba:	f84a 2b04 	str.w	r2, [sl], #4
 80098be:	f853 2b04 	ldr.w	r2, [r3], #4
 80098c2:	4298      	cmp	r0, r3
 80098c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80098c8:	d8f2      	bhi.n	80098b0 <__lshift+0x70>
 80098ca:	1b03      	subs	r3, r0, r4
 80098cc:	3b15      	subs	r3, #21
 80098ce:	f023 0303 	bic.w	r3, r3, #3
 80098d2:	3304      	adds	r3, #4
 80098d4:	f104 0215 	add.w	r2, r4, #21
 80098d8:	4290      	cmp	r0, r2
 80098da:	bf38      	it	cc
 80098dc:	2304      	movcc	r3, #4
 80098de:	f841 c003 	str.w	ip, [r1, r3]
 80098e2:	f1bc 0f00 	cmp.w	ip, #0
 80098e6:	d001      	beq.n	80098ec <__lshift+0xac>
 80098e8:	f108 0602 	add.w	r6, r8, #2
 80098ec:	3e01      	subs	r6, #1
 80098ee:	4638      	mov	r0, r7
 80098f0:	612e      	str	r6, [r5, #16]
 80098f2:	4621      	mov	r1, r4
 80098f4:	f7ff fdd2 	bl	800949c <_Bfree>
 80098f8:	4628      	mov	r0, r5
 80098fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8009902:	3301      	adds	r3, #1
 8009904:	e7c1      	b.n	800988a <__lshift+0x4a>
 8009906:	3904      	subs	r1, #4
 8009908:	f853 2b04 	ldr.w	r2, [r3], #4
 800990c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009910:	4298      	cmp	r0, r3
 8009912:	d8f9      	bhi.n	8009908 <__lshift+0xc8>
 8009914:	e7ea      	b.n	80098ec <__lshift+0xac>
 8009916:	bf00      	nop
 8009918:	0800aebb 	.word	0x0800aebb
 800991c:	0800aecc 	.word	0x0800aecc

08009920 <__mcmp>:
 8009920:	b530      	push	{r4, r5, lr}
 8009922:	6902      	ldr	r2, [r0, #16]
 8009924:	690c      	ldr	r4, [r1, #16]
 8009926:	1b12      	subs	r2, r2, r4
 8009928:	d10e      	bne.n	8009948 <__mcmp+0x28>
 800992a:	f100 0314 	add.w	r3, r0, #20
 800992e:	3114      	adds	r1, #20
 8009930:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009934:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009938:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800993c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009940:	42a5      	cmp	r5, r4
 8009942:	d003      	beq.n	800994c <__mcmp+0x2c>
 8009944:	d305      	bcc.n	8009952 <__mcmp+0x32>
 8009946:	2201      	movs	r2, #1
 8009948:	4610      	mov	r0, r2
 800994a:	bd30      	pop	{r4, r5, pc}
 800994c:	4283      	cmp	r3, r0
 800994e:	d3f3      	bcc.n	8009938 <__mcmp+0x18>
 8009950:	e7fa      	b.n	8009948 <__mcmp+0x28>
 8009952:	f04f 32ff 	mov.w	r2, #4294967295
 8009956:	e7f7      	b.n	8009948 <__mcmp+0x28>

08009958 <__mdiff>:
 8009958:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995c:	460c      	mov	r4, r1
 800995e:	4606      	mov	r6, r0
 8009960:	4611      	mov	r1, r2
 8009962:	4620      	mov	r0, r4
 8009964:	4690      	mov	r8, r2
 8009966:	f7ff ffdb 	bl	8009920 <__mcmp>
 800996a:	1e05      	subs	r5, r0, #0
 800996c:	d110      	bne.n	8009990 <__mdiff+0x38>
 800996e:	4629      	mov	r1, r5
 8009970:	4630      	mov	r0, r6
 8009972:	f7ff fd53 	bl	800941c <_Balloc>
 8009976:	b930      	cbnz	r0, 8009986 <__mdiff+0x2e>
 8009978:	4b3a      	ldr	r3, [pc, #232]	; (8009a64 <__mdiff+0x10c>)
 800997a:	4602      	mov	r2, r0
 800997c:	f240 2132 	movw	r1, #562	; 0x232
 8009980:	4839      	ldr	r0, [pc, #228]	; (8009a68 <__mdiff+0x110>)
 8009982:	f000 fb31 	bl	8009fe8 <__assert_func>
 8009986:	2301      	movs	r3, #1
 8009988:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800998c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009990:	bfa4      	itt	ge
 8009992:	4643      	movge	r3, r8
 8009994:	46a0      	movge	r8, r4
 8009996:	4630      	mov	r0, r6
 8009998:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800999c:	bfa6      	itte	ge
 800999e:	461c      	movge	r4, r3
 80099a0:	2500      	movge	r5, #0
 80099a2:	2501      	movlt	r5, #1
 80099a4:	f7ff fd3a 	bl	800941c <_Balloc>
 80099a8:	b920      	cbnz	r0, 80099b4 <__mdiff+0x5c>
 80099aa:	4b2e      	ldr	r3, [pc, #184]	; (8009a64 <__mdiff+0x10c>)
 80099ac:	4602      	mov	r2, r0
 80099ae:	f44f 7110 	mov.w	r1, #576	; 0x240
 80099b2:	e7e5      	b.n	8009980 <__mdiff+0x28>
 80099b4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80099b8:	6926      	ldr	r6, [r4, #16]
 80099ba:	60c5      	str	r5, [r0, #12]
 80099bc:	f104 0914 	add.w	r9, r4, #20
 80099c0:	f108 0514 	add.w	r5, r8, #20
 80099c4:	f100 0e14 	add.w	lr, r0, #20
 80099c8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80099cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80099d0:	f108 0210 	add.w	r2, r8, #16
 80099d4:	46f2      	mov	sl, lr
 80099d6:	2100      	movs	r1, #0
 80099d8:	f859 3b04 	ldr.w	r3, [r9], #4
 80099dc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80099e0:	fa1f f883 	uxth.w	r8, r3
 80099e4:	fa11 f18b 	uxtah	r1, r1, fp
 80099e8:	0c1b      	lsrs	r3, r3, #16
 80099ea:	eba1 0808 	sub.w	r8, r1, r8
 80099ee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80099f2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80099f6:	fa1f f888 	uxth.w	r8, r8
 80099fa:	1419      	asrs	r1, r3, #16
 80099fc:	454e      	cmp	r6, r9
 80099fe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009a02:	f84a 3b04 	str.w	r3, [sl], #4
 8009a06:	d8e7      	bhi.n	80099d8 <__mdiff+0x80>
 8009a08:	1b33      	subs	r3, r6, r4
 8009a0a:	3b15      	subs	r3, #21
 8009a0c:	f023 0303 	bic.w	r3, r3, #3
 8009a10:	3304      	adds	r3, #4
 8009a12:	3415      	adds	r4, #21
 8009a14:	42a6      	cmp	r6, r4
 8009a16:	bf38      	it	cc
 8009a18:	2304      	movcc	r3, #4
 8009a1a:	441d      	add	r5, r3
 8009a1c:	4473      	add	r3, lr
 8009a1e:	469e      	mov	lr, r3
 8009a20:	462e      	mov	r6, r5
 8009a22:	4566      	cmp	r6, ip
 8009a24:	d30e      	bcc.n	8009a44 <__mdiff+0xec>
 8009a26:	f10c 0203 	add.w	r2, ip, #3
 8009a2a:	1b52      	subs	r2, r2, r5
 8009a2c:	f022 0203 	bic.w	r2, r2, #3
 8009a30:	3d03      	subs	r5, #3
 8009a32:	45ac      	cmp	ip, r5
 8009a34:	bf38      	it	cc
 8009a36:	2200      	movcc	r2, #0
 8009a38:	441a      	add	r2, r3
 8009a3a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009a3e:	b17b      	cbz	r3, 8009a60 <__mdiff+0x108>
 8009a40:	6107      	str	r7, [r0, #16]
 8009a42:	e7a3      	b.n	800998c <__mdiff+0x34>
 8009a44:	f856 8b04 	ldr.w	r8, [r6], #4
 8009a48:	fa11 f288 	uxtah	r2, r1, r8
 8009a4c:	1414      	asrs	r4, r2, #16
 8009a4e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009a52:	b292      	uxth	r2, r2
 8009a54:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009a58:	f84e 2b04 	str.w	r2, [lr], #4
 8009a5c:	1421      	asrs	r1, r4, #16
 8009a5e:	e7e0      	b.n	8009a22 <__mdiff+0xca>
 8009a60:	3f01      	subs	r7, #1
 8009a62:	e7ea      	b.n	8009a3a <__mdiff+0xe2>
 8009a64:	0800aebb 	.word	0x0800aebb
 8009a68:	0800aecc 	.word	0x0800aecc

08009a6c <__d2b>:
 8009a6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a70:	4689      	mov	r9, r1
 8009a72:	2101      	movs	r1, #1
 8009a74:	ec57 6b10 	vmov	r6, r7, d0
 8009a78:	4690      	mov	r8, r2
 8009a7a:	f7ff fccf 	bl	800941c <_Balloc>
 8009a7e:	4604      	mov	r4, r0
 8009a80:	b930      	cbnz	r0, 8009a90 <__d2b+0x24>
 8009a82:	4602      	mov	r2, r0
 8009a84:	4b25      	ldr	r3, [pc, #148]	; (8009b1c <__d2b+0xb0>)
 8009a86:	4826      	ldr	r0, [pc, #152]	; (8009b20 <__d2b+0xb4>)
 8009a88:	f240 310a 	movw	r1, #778	; 0x30a
 8009a8c:	f000 faac 	bl	8009fe8 <__assert_func>
 8009a90:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009a94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009a98:	bb35      	cbnz	r5, 8009ae8 <__d2b+0x7c>
 8009a9a:	2e00      	cmp	r6, #0
 8009a9c:	9301      	str	r3, [sp, #4]
 8009a9e:	d028      	beq.n	8009af2 <__d2b+0x86>
 8009aa0:	4668      	mov	r0, sp
 8009aa2:	9600      	str	r6, [sp, #0]
 8009aa4:	f7ff fd82 	bl	80095ac <__lo0bits>
 8009aa8:	9900      	ldr	r1, [sp, #0]
 8009aaa:	b300      	cbz	r0, 8009aee <__d2b+0x82>
 8009aac:	9a01      	ldr	r2, [sp, #4]
 8009aae:	f1c0 0320 	rsb	r3, r0, #32
 8009ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ab6:	430b      	orrs	r3, r1
 8009ab8:	40c2      	lsrs	r2, r0
 8009aba:	6163      	str	r3, [r4, #20]
 8009abc:	9201      	str	r2, [sp, #4]
 8009abe:	9b01      	ldr	r3, [sp, #4]
 8009ac0:	61a3      	str	r3, [r4, #24]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	bf14      	ite	ne
 8009ac6:	2202      	movne	r2, #2
 8009ac8:	2201      	moveq	r2, #1
 8009aca:	6122      	str	r2, [r4, #16]
 8009acc:	b1d5      	cbz	r5, 8009b04 <__d2b+0x98>
 8009ace:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ad2:	4405      	add	r5, r0
 8009ad4:	f8c9 5000 	str.w	r5, [r9]
 8009ad8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009adc:	f8c8 0000 	str.w	r0, [r8]
 8009ae0:	4620      	mov	r0, r4
 8009ae2:	b003      	add	sp, #12
 8009ae4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ae8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009aec:	e7d5      	b.n	8009a9a <__d2b+0x2e>
 8009aee:	6161      	str	r1, [r4, #20]
 8009af0:	e7e5      	b.n	8009abe <__d2b+0x52>
 8009af2:	a801      	add	r0, sp, #4
 8009af4:	f7ff fd5a 	bl	80095ac <__lo0bits>
 8009af8:	9b01      	ldr	r3, [sp, #4]
 8009afa:	6163      	str	r3, [r4, #20]
 8009afc:	2201      	movs	r2, #1
 8009afe:	6122      	str	r2, [r4, #16]
 8009b00:	3020      	adds	r0, #32
 8009b02:	e7e3      	b.n	8009acc <__d2b+0x60>
 8009b04:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009b0c:	f8c9 0000 	str.w	r0, [r9]
 8009b10:	6918      	ldr	r0, [r3, #16]
 8009b12:	f7ff fd2b 	bl	800956c <__hi0bits>
 8009b16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b1a:	e7df      	b.n	8009adc <__d2b+0x70>
 8009b1c:	0800aebb 	.word	0x0800aebb
 8009b20:	0800aecc 	.word	0x0800aecc

08009b24 <_calloc_r>:
 8009b24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b26:	fba1 2402 	umull	r2, r4, r1, r2
 8009b2a:	b94c      	cbnz	r4, 8009b40 <_calloc_r+0x1c>
 8009b2c:	4611      	mov	r1, r2
 8009b2e:	9201      	str	r2, [sp, #4]
 8009b30:	f000 f87a 	bl	8009c28 <_malloc_r>
 8009b34:	9a01      	ldr	r2, [sp, #4]
 8009b36:	4605      	mov	r5, r0
 8009b38:	b930      	cbnz	r0, 8009b48 <_calloc_r+0x24>
 8009b3a:	4628      	mov	r0, r5
 8009b3c:	b003      	add	sp, #12
 8009b3e:	bd30      	pop	{r4, r5, pc}
 8009b40:	220c      	movs	r2, #12
 8009b42:	6002      	str	r2, [r0, #0]
 8009b44:	2500      	movs	r5, #0
 8009b46:	e7f8      	b.n	8009b3a <_calloc_r+0x16>
 8009b48:	4621      	mov	r1, r4
 8009b4a:	f7fe f94d 	bl	8007de8 <memset>
 8009b4e:	e7f4      	b.n	8009b3a <_calloc_r+0x16>

08009b50 <_free_r>:
 8009b50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b52:	2900      	cmp	r1, #0
 8009b54:	d044      	beq.n	8009be0 <_free_r+0x90>
 8009b56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b5a:	9001      	str	r0, [sp, #4]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	f1a1 0404 	sub.w	r4, r1, #4
 8009b62:	bfb8      	it	lt
 8009b64:	18e4      	addlt	r4, r4, r3
 8009b66:	f000 fa9b 	bl	800a0a0 <__malloc_lock>
 8009b6a:	4a1e      	ldr	r2, [pc, #120]	; (8009be4 <_free_r+0x94>)
 8009b6c:	9801      	ldr	r0, [sp, #4]
 8009b6e:	6813      	ldr	r3, [r2, #0]
 8009b70:	b933      	cbnz	r3, 8009b80 <_free_r+0x30>
 8009b72:	6063      	str	r3, [r4, #4]
 8009b74:	6014      	str	r4, [r2, #0]
 8009b76:	b003      	add	sp, #12
 8009b78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009b7c:	f000 ba96 	b.w	800a0ac <__malloc_unlock>
 8009b80:	42a3      	cmp	r3, r4
 8009b82:	d908      	bls.n	8009b96 <_free_r+0x46>
 8009b84:	6825      	ldr	r5, [r4, #0]
 8009b86:	1961      	adds	r1, r4, r5
 8009b88:	428b      	cmp	r3, r1
 8009b8a:	bf01      	itttt	eq
 8009b8c:	6819      	ldreq	r1, [r3, #0]
 8009b8e:	685b      	ldreq	r3, [r3, #4]
 8009b90:	1949      	addeq	r1, r1, r5
 8009b92:	6021      	streq	r1, [r4, #0]
 8009b94:	e7ed      	b.n	8009b72 <_free_r+0x22>
 8009b96:	461a      	mov	r2, r3
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	b10b      	cbz	r3, 8009ba0 <_free_r+0x50>
 8009b9c:	42a3      	cmp	r3, r4
 8009b9e:	d9fa      	bls.n	8009b96 <_free_r+0x46>
 8009ba0:	6811      	ldr	r1, [r2, #0]
 8009ba2:	1855      	adds	r5, r2, r1
 8009ba4:	42a5      	cmp	r5, r4
 8009ba6:	d10b      	bne.n	8009bc0 <_free_r+0x70>
 8009ba8:	6824      	ldr	r4, [r4, #0]
 8009baa:	4421      	add	r1, r4
 8009bac:	1854      	adds	r4, r2, r1
 8009bae:	42a3      	cmp	r3, r4
 8009bb0:	6011      	str	r1, [r2, #0]
 8009bb2:	d1e0      	bne.n	8009b76 <_free_r+0x26>
 8009bb4:	681c      	ldr	r4, [r3, #0]
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	6053      	str	r3, [r2, #4]
 8009bba:	4421      	add	r1, r4
 8009bbc:	6011      	str	r1, [r2, #0]
 8009bbe:	e7da      	b.n	8009b76 <_free_r+0x26>
 8009bc0:	d902      	bls.n	8009bc8 <_free_r+0x78>
 8009bc2:	230c      	movs	r3, #12
 8009bc4:	6003      	str	r3, [r0, #0]
 8009bc6:	e7d6      	b.n	8009b76 <_free_r+0x26>
 8009bc8:	6825      	ldr	r5, [r4, #0]
 8009bca:	1961      	adds	r1, r4, r5
 8009bcc:	428b      	cmp	r3, r1
 8009bce:	bf04      	itt	eq
 8009bd0:	6819      	ldreq	r1, [r3, #0]
 8009bd2:	685b      	ldreq	r3, [r3, #4]
 8009bd4:	6063      	str	r3, [r4, #4]
 8009bd6:	bf04      	itt	eq
 8009bd8:	1949      	addeq	r1, r1, r5
 8009bda:	6021      	streq	r1, [r4, #0]
 8009bdc:	6054      	str	r4, [r2, #4]
 8009bde:	e7ca      	b.n	8009b76 <_free_r+0x26>
 8009be0:	b003      	add	sp, #12
 8009be2:	bd30      	pop	{r4, r5, pc}
 8009be4:	200003b8 	.word	0x200003b8

08009be8 <sbrk_aligned>:
 8009be8:	b570      	push	{r4, r5, r6, lr}
 8009bea:	4e0e      	ldr	r6, [pc, #56]	; (8009c24 <sbrk_aligned+0x3c>)
 8009bec:	460c      	mov	r4, r1
 8009bee:	6831      	ldr	r1, [r6, #0]
 8009bf0:	4605      	mov	r5, r0
 8009bf2:	b911      	cbnz	r1, 8009bfa <sbrk_aligned+0x12>
 8009bf4:	f000 f9e8 	bl	8009fc8 <_sbrk_r>
 8009bf8:	6030      	str	r0, [r6, #0]
 8009bfa:	4621      	mov	r1, r4
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	f000 f9e3 	bl	8009fc8 <_sbrk_r>
 8009c02:	1c43      	adds	r3, r0, #1
 8009c04:	d00a      	beq.n	8009c1c <sbrk_aligned+0x34>
 8009c06:	1cc4      	adds	r4, r0, #3
 8009c08:	f024 0403 	bic.w	r4, r4, #3
 8009c0c:	42a0      	cmp	r0, r4
 8009c0e:	d007      	beq.n	8009c20 <sbrk_aligned+0x38>
 8009c10:	1a21      	subs	r1, r4, r0
 8009c12:	4628      	mov	r0, r5
 8009c14:	f000 f9d8 	bl	8009fc8 <_sbrk_r>
 8009c18:	3001      	adds	r0, #1
 8009c1a:	d101      	bne.n	8009c20 <sbrk_aligned+0x38>
 8009c1c:	f04f 34ff 	mov.w	r4, #4294967295
 8009c20:	4620      	mov	r0, r4
 8009c22:	bd70      	pop	{r4, r5, r6, pc}
 8009c24:	200003bc 	.word	0x200003bc

08009c28 <_malloc_r>:
 8009c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c2c:	1ccd      	adds	r5, r1, #3
 8009c2e:	f025 0503 	bic.w	r5, r5, #3
 8009c32:	3508      	adds	r5, #8
 8009c34:	2d0c      	cmp	r5, #12
 8009c36:	bf38      	it	cc
 8009c38:	250c      	movcc	r5, #12
 8009c3a:	2d00      	cmp	r5, #0
 8009c3c:	4607      	mov	r7, r0
 8009c3e:	db01      	blt.n	8009c44 <_malloc_r+0x1c>
 8009c40:	42a9      	cmp	r1, r5
 8009c42:	d905      	bls.n	8009c50 <_malloc_r+0x28>
 8009c44:	230c      	movs	r3, #12
 8009c46:	603b      	str	r3, [r7, #0]
 8009c48:	2600      	movs	r6, #0
 8009c4a:	4630      	mov	r0, r6
 8009c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c50:	4e2e      	ldr	r6, [pc, #184]	; (8009d0c <_malloc_r+0xe4>)
 8009c52:	f000 fa25 	bl	800a0a0 <__malloc_lock>
 8009c56:	6833      	ldr	r3, [r6, #0]
 8009c58:	461c      	mov	r4, r3
 8009c5a:	bb34      	cbnz	r4, 8009caa <_malloc_r+0x82>
 8009c5c:	4629      	mov	r1, r5
 8009c5e:	4638      	mov	r0, r7
 8009c60:	f7ff ffc2 	bl	8009be8 <sbrk_aligned>
 8009c64:	1c43      	adds	r3, r0, #1
 8009c66:	4604      	mov	r4, r0
 8009c68:	d14d      	bne.n	8009d06 <_malloc_r+0xde>
 8009c6a:	6834      	ldr	r4, [r6, #0]
 8009c6c:	4626      	mov	r6, r4
 8009c6e:	2e00      	cmp	r6, #0
 8009c70:	d140      	bne.n	8009cf4 <_malloc_r+0xcc>
 8009c72:	6823      	ldr	r3, [r4, #0]
 8009c74:	4631      	mov	r1, r6
 8009c76:	4638      	mov	r0, r7
 8009c78:	eb04 0803 	add.w	r8, r4, r3
 8009c7c:	f000 f9a4 	bl	8009fc8 <_sbrk_r>
 8009c80:	4580      	cmp	r8, r0
 8009c82:	d13a      	bne.n	8009cfa <_malloc_r+0xd2>
 8009c84:	6821      	ldr	r1, [r4, #0]
 8009c86:	3503      	adds	r5, #3
 8009c88:	1a6d      	subs	r5, r5, r1
 8009c8a:	f025 0503 	bic.w	r5, r5, #3
 8009c8e:	3508      	adds	r5, #8
 8009c90:	2d0c      	cmp	r5, #12
 8009c92:	bf38      	it	cc
 8009c94:	250c      	movcc	r5, #12
 8009c96:	4629      	mov	r1, r5
 8009c98:	4638      	mov	r0, r7
 8009c9a:	f7ff ffa5 	bl	8009be8 <sbrk_aligned>
 8009c9e:	3001      	adds	r0, #1
 8009ca0:	d02b      	beq.n	8009cfa <_malloc_r+0xd2>
 8009ca2:	6823      	ldr	r3, [r4, #0]
 8009ca4:	442b      	add	r3, r5
 8009ca6:	6023      	str	r3, [r4, #0]
 8009ca8:	e00e      	b.n	8009cc8 <_malloc_r+0xa0>
 8009caa:	6822      	ldr	r2, [r4, #0]
 8009cac:	1b52      	subs	r2, r2, r5
 8009cae:	d41e      	bmi.n	8009cee <_malloc_r+0xc6>
 8009cb0:	2a0b      	cmp	r2, #11
 8009cb2:	d916      	bls.n	8009ce2 <_malloc_r+0xba>
 8009cb4:	1961      	adds	r1, r4, r5
 8009cb6:	42a3      	cmp	r3, r4
 8009cb8:	6025      	str	r5, [r4, #0]
 8009cba:	bf18      	it	ne
 8009cbc:	6059      	strne	r1, [r3, #4]
 8009cbe:	6863      	ldr	r3, [r4, #4]
 8009cc0:	bf08      	it	eq
 8009cc2:	6031      	streq	r1, [r6, #0]
 8009cc4:	5162      	str	r2, [r4, r5]
 8009cc6:	604b      	str	r3, [r1, #4]
 8009cc8:	4638      	mov	r0, r7
 8009cca:	f104 060b 	add.w	r6, r4, #11
 8009cce:	f000 f9ed 	bl	800a0ac <__malloc_unlock>
 8009cd2:	f026 0607 	bic.w	r6, r6, #7
 8009cd6:	1d23      	adds	r3, r4, #4
 8009cd8:	1af2      	subs	r2, r6, r3
 8009cda:	d0b6      	beq.n	8009c4a <_malloc_r+0x22>
 8009cdc:	1b9b      	subs	r3, r3, r6
 8009cde:	50a3      	str	r3, [r4, r2]
 8009ce0:	e7b3      	b.n	8009c4a <_malloc_r+0x22>
 8009ce2:	6862      	ldr	r2, [r4, #4]
 8009ce4:	42a3      	cmp	r3, r4
 8009ce6:	bf0c      	ite	eq
 8009ce8:	6032      	streq	r2, [r6, #0]
 8009cea:	605a      	strne	r2, [r3, #4]
 8009cec:	e7ec      	b.n	8009cc8 <_malloc_r+0xa0>
 8009cee:	4623      	mov	r3, r4
 8009cf0:	6864      	ldr	r4, [r4, #4]
 8009cf2:	e7b2      	b.n	8009c5a <_malloc_r+0x32>
 8009cf4:	4634      	mov	r4, r6
 8009cf6:	6876      	ldr	r6, [r6, #4]
 8009cf8:	e7b9      	b.n	8009c6e <_malloc_r+0x46>
 8009cfa:	230c      	movs	r3, #12
 8009cfc:	603b      	str	r3, [r7, #0]
 8009cfe:	4638      	mov	r0, r7
 8009d00:	f000 f9d4 	bl	800a0ac <__malloc_unlock>
 8009d04:	e7a1      	b.n	8009c4a <_malloc_r+0x22>
 8009d06:	6025      	str	r5, [r4, #0]
 8009d08:	e7de      	b.n	8009cc8 <_malloc_r+0xa0>
 8009d0a:	bf00      	nop
 8009d0c:	200003b8 	.word	0x200003b8

08009d10 <__ssputs_r>:
 8009d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d14:	688e      	ldr	r6, [r1, #8]
 8009d16:	429e      	cmp	r6, r3
 8009d18:	4682      	mov	sl, r0
 8009d1a:	460c      	mov	r4, r1
 8009d1c:	4690      	mov	r8, r2
 8009d1e:	461f      	mov	r7, r3
 8009d20:	d838      	bhi.n	8009d94 <__ssputs_r+0x84>
 8009d22:	898a      	ldrh	r2, [r1, #12]
 8009d24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d28:	d032      	beq.n	8009d90 <__ssputs_r+0x80>
 8009d2a:	6825      	ldr	r5, [r4, #0]
 8009d2c:	6909      	ldr	r1, [r1, #16]
 8009d2e:	eba5 0901 	sub.w	r9, r5, r1
 8009d32:	6965      	ldr	r5, [r4, #20]
 8009d34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	444b      	add	r3, r9
 8009d40:	106d      	asrs	r5, r5, #1
 8009d42:	429d      	cmp	r5, r3
 8009d44:	bf38      	it	cc
 8009d46:	461d      	movcc	r5, r3
 8009d48:	0553      	lsls	r3, r2, #21
 8009d4a:	d531      	bpl.n	8009db0 <__ssputs_r+0xa0>
 8009d4c:	4629      	mov	r1, r5
 8009d4e:	f7ff ff6b 	bl	8009c28 <_malloc_r>
 8009d52:	4606      	mov	r6, r0
 8009d54:	b950      	cbnz	r0, 8009d6c <__ssputs_r+0x5c>
 8009d56:	230c      	movs	r3, #12
 8009d58:	f8ca 3000 	str.w	r3, [sl]
 8009d5c:	89a3      	ldrh	r3, [r4, #12]
 8009d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d62:	81a3      	strh	r3, [r4, #12]
 8009d64:	f04f 30ff 	mov.w	r0, #4294967295
 8009d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d6c:	6921      	ldr	r1, [r4, #16]
 8009d6e:	464a      	mov	r2, r9
 8009d70:	f7fe f82c 	bl	8007dcc <memcpy>
 8009d74:	89a3      	ldrh	r3, [r4, #12]
 8009d76:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009d7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d7e:	81a3      	strh	r3, [r4, #12]
 8009d80:	6126      	str	r6, [r4, #16]
 8009d82:	6165      	str	r5, [r4, #20]
 8009d84:	444e      	add	r6, r9
 8009d86:	eba5 0509 	sub.w	r5, r5, r9
 8009d8a:	6026      	str	r6, [r4, #0]
 8009d8c:	60a5      	str	r5, [r4, #8]
 8009d8e:	463e      	mov	r6, r7
 8009d90:	42be      	cmp	r6, r7
 8009d92:	d900      	bls.n	8009d96 <__ssputs_r+0x86>
 8009d94:	463e      	mov	r6, r7
 8009d96:	6820      	ldr	r0, [r4, #0]
 8009d98:	4632      	mov	r2, r6
 8009d9a:	4641      	mov	r1, r8
 8009d9c:	f000 f966 	bl	800a06c <memmove>
 8009da0:	68a3      	ldr	r3, [r4, #8]
 8009da2:	1b9b      	subs	r3, r3, r6
 8009da4:	60a3      	str	r3, [r4, #8]
 8009da6:	6823      	ldr	r3, [r4, #0]
 8009da8:	4433      	add	r3, r6
 8009daa:	6023      	str	r3, [r4, #0]
 8009dac:	2000      	movs	r0, #0
 8009dae:	e7db      	b.n	8009d68 <__ssputs_r+0x58>
 8009db0:	462a      	mov	r2, r5
 8009db2:	f000 f981 	bl	800a0b8 <_realloc_r>
 8009db6:	4606      	mov	r6, r0
 8009db8:	2800      	cmp	r0, #0
 8009dba:	d1e1      	bne.n	8009d80 <__ssputs_r+0x70>
 8009dbc:	6921      	ldr	r1, [r4, #16]
 8009dbe:	4650      	mov	r0, sl
 8009dc0:	f7ff fec6 	bl	8009b50 <_free_r>
 8009dc4:	e7c7      	b.n	8009d56 <__ssputs_r+0x46>
	...

08009dc8 <_svfiprintf_r>:
 8009dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dcc:	4698      	mov	r8, r3
 8009dce:	898b      	ldrh	r3, [r1, #12]
 8009dd0:	061b      	lsls	r3, r3, #24
 8009dd2:	b09d      	sub	sp, #116	; 0x74
 8009dd4:	4607      	mov	r7, r0
 8009dd6:	460d      	mov	r5, r1
 8009dd8:	4614      	mov	r4, r2
 8009dda:	d50e      	bpl.n	8009dfa <_svfiprintf_r+0x32>
 8009ddc:	690b      	ldr	r3, [r1, #16]
 8009dde:	b963      	cbnz	r3, 8009dfa <_svfiprintf_r+0x32>
 8009de0:	2140      	movs	r1, #64	; 0x40
 8009de2:	f7ff ff21 	bl	8009c28 <_malloc_r>
 8009de6:	6028      	str	r0, [r5, #0]
 8009de8:	6128      	str	r0, [r5, #16]
 8009dea:	b920      	cbnz	r0, 8009df6 <_svfiprintf_r+0x2e>
 8009dec:	230c      	movs	r3, #12
 8009dee:	603b      	str	r3, [r7, #0]
 8009df0:	f04f 30ff 	mov.w	r0, #4294967295
 8009df4:	e0d1      	b.n	8009f9a <_svfiprintf_r+0x1d2>
 8009df6:	2340      	movs	r3, #64	; 0x40
 8009df8:	616b      	str	r3, [r5, #20]
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8009dfe:	2320      	movs	r3, #32
 8009e00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e04:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e08:	2330      	movs	r3, #48	; 0x30
 8009e0a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009fb4 <_svfiprintf_r+0x1ec>
 8009e0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e12:	f04f 0901 	mov.w	r9, #1
 8009e16:	4623      	mov	r3, r4
 8009e18:	469a      	mov	sl, r3
 8009e1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e1e:	b10a      	cbz	r2, 8009e24 <_svfiprintf_r+0x5c>
 8009e20:	2a25      	cmp	r2, #37	; 0x25
 8009e22:	d1f9      	bne.n	8009e18 <_svfiprintf_r+0x50>
 8009e24:	ebba 0b04 	subs.w	fp, sl, r4
 8009e28:	d00b      	beq.n	8009e42 <_svfiprintf_r+0x7a>
 8009e2a:	465b      	mov	r3, fp
 8009e2c:	4622      	mov	r2, r4
 8009e2e:	4629      	mov	r1, r5
 8009e30:	4638      	mov	r0, r7
 8009e32:	f7ff ff6d 	bl	8009d10 <__ssputs_r>
 8009e36:	3001      	adds	r0, #1
 8009e38:	f000 80aa 	beq.w	8009f90 <_svfiprintf_r+0x1c8>
 8009e3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e3e:	445a      	add	r2, fp
 8009e40:	9209      	str	r2, [sp, #36]	; 0x24
 8009e42:	f89a 3000 	ldrb.w	r3, [sl]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	f000 80a2 	beq.w	8009f90 <_svfiprintf_r+0x1c8>
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e56:	f10a 0a01 	add.w	sl, sl, #1
 8009e5a:	9304      	str	r3, [sp, #16]
 8009e5c:	9307      	str	r3, [sp, #28]
 8009e5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e62:	931a      	str	r3, [sp, #104]	; 0x68
 8009e64:	4654      	mov	r4, sl
 8009e66:	2205      	movs	r2, #5
 8009e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e6c:	4851      	ldr	r0, [pc, #324]	; (8009fb4 <_svfiprintf_r+0x1ec>)
 8009e6e:	f7f6 f9d7 	bl	8000220 <memchr>
 8009e72:	9a04      	ldr	r2, [sp, #16]
 8009e74:	b9d8      	cbnz	r0, 8009eae <_svfiprintf_r+0xe6>
 8009e76:	06d0      	lsls	r0, r2, #27
 8009e78:	bf44      	itt	mi
 8009e7a:	2320      	movmi	r3, #32
 8009e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e80:	0711      	lsls	r1, r2, #28
 8009e82:	bf44      	itt	mi
 8009e84:	232b      	movmi	r3, #43	; 0x2b
 8009e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009e8e:	2b2a      	cmp	r3, #42	; 0x2a
 8009e90:	d015      	beq.n	8009ebe <_svfiprintf_r+0xf6>
 8009e92:	9a07      	ldr	r2, [sp, #28]
 8009e94:	4654      	mov	r4, sl
 8009e96:	2000      	movs	r0, #0
 8009e98:	f04f 0c0a 	mov.w	ip, #10
 8009e9c:	4621      	mov	r1, r4
 8009e9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ea2:	3b30      	subs	r3, #48	; 0x30
 8009ea4:	2b09      	cmp	r3, #9
 8009ea6:	d94e      	bls.n	8009f46 <_svfiprintf_r+0x17e>
 8009ea8:	b1b0      	cbz	r0, 8009ed8 <_svfiprintf_r+0x110>
 8009eaa:	9207      	str	r2, [sp, #28]
 8009eac:	e014      	b.n	8009ed8 <_svfiprintf_r+0x110>
 8009eae:	eba0 0308 	sub.w	r3, r0, r8
 8009eb2:	fa09 f303 	lsl.w	r3, r9, r3
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	9304      	str	r3, [sp, #16]
 8009eba:	46a2      	mov	sl, r4
 8009ebc:	e7d2      	b.n	8009e64 <_svfiprintf_r+0x9c>
 8009ebe:	9b03      	ldr	r3, [sp, #12]
 8009ec0:	1d19      	adds	r1, r3, #4
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	9103      	str	r1, [sp, #12]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	bfbb      	ittet	lt
 8009eca:	425b      	neglt	r3, r3
 8009ecc:	f042 0202 	orrlt.w	r2, r2, #2
 8009ed0:	9307      	strge	r3, [sp, #28]
 8009ed2:	9307      	strlt	r3, [sp, #28]
 8009ed4:	bfb8      	it	lt
 8009ed6:	9204      	strlt	r2, [sp, #16]
 8009ed8:	7823      	ldrb	r3, [r4, #0]
 8009eda:	2b2e      	cmp	r3, #46	; 0x2e
 8009edc:	d10c      	bne.n	8009ef8 <_svfiprintf_r+0x130>
 8009ede:	7863      	ldrb	r3, [r4, #1]
 8009ee0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ee2:	d135      	bne.n	8009f50 <_svfiprintf_r+0x188>
 8009ee4:	9b03      	ldr	r3, [sp, #12]
 8009ee6:	1d1a      	adds	r2, r3, #4
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	9203      	str	r2, [sp, #12]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	bfb8      	it	lt
 8009ef0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ef4:	3402      	adds	r4, #2
 8009ef6:	9305      	str	r3, [sp, #20]
 8009ef8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009fc4 <_svfiprintf_r+0x1fc>
 8009efc:	7821      	ldrb	r1, [r4, #0]
 8009efe:	2203      	movs	r2, #3
 8009f00:	4650      	mov	r0, sl
 8009f02:	f7f6 f98d 	bl	8000220 <memchr>
 8009f06:	b140      	cbz	r0, 8009f1a <_svfiprintf_r+0x152>
 8009f08:	2340      	movs	r3, #64	; 0x40
 8009f0a:	eba0 000a 	sub.w	r0, r0, sl
 8009f0e:	fa03 f000 	lsl.w	r0, r3, r0
 8009f12:	9b04      	ldr	r3, [sp, #16]
 8009f14:	4303      	orrs	r3, r0
 8009f16:	3401      	adds	r4, #1
 8009f18:	9304      	str	r3, [sp, #16]
 8009f1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f1e:	4826      	ldr	r0, [pc, #152]	; (8009fb8 <_svfiprintf_r+0x1f0>)
 8009f20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f24:	2206      	movs	r2, #6
 8009f26:	f7f6 f97b 	bl	8000220 <memchr>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	d038      	beq.n	8009fa0 <_svfiprintf_r+0x1d8>
 8009f2e:	4b23      	ldr	r3, [pc, #140]	; (8009fbc <_svfiprintf_r+0x1f4>)
 8009f30:	bb1b      	cbnz	r3, 8009f7a <_svfiprintf_r+0x1b2>
 8009f32:	9b03      	ldr	r3, [sp, #12]
 8009f34:	3307      	adds	r3, #7
 8009f36:	f023 0307 	bic.w	r3, r3, #7
 8009f3a:	3308      	adds	r3, #8
 8009f3c:	9303      	str	r3, [sp, #12]
 8009f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f40:	4433      	add	r3, r6
 8009f42:	9309      	str	r3, [sp, #36]	; 0x24
 8009f44:	e767      	b.n	8009e16 <_svfiprintf_r+0x4e>
 8009f46:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f4a:	460c      	mov	r4, r1
 8009f4c:	2001      	movs	r0, #1
 8009f4e:	e7a5      	b.n	8009e9c <_svfiprintf_r+0xd4>
 8009f50:	2300      	movs	r3, #0
 8009f52:	3401      	adds	r4, #1
 8009f54:	9305      	str	r3, [sp, #20]
 8009f56:	4619      	mov	r1, r3
 8009f58:	f04f 0c0a 	mov.w	ip, #10
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f62:	3a30      	subs	r2, #48	; 0x30
 8009f64:	2a09      	cmp	r2, #9
 8009f66:	d903      	bls.n	8009f70 <_svfiprintf_r+0x1a8>
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d0c5      	beq.n	8009ef8 <_svfiprintf_r+0x130>
 8009f6c:	9105      	str	r1, [sp, #20]
 8009f6e:	e7c3      	b.n	8009ef8 <_svfiprintf_r+0x130>
 8009f70:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f74:	4604      	mov	r4, r0
 8009f76:	2301      	movs	r3, #1
 8009f78:	e7f0      	b.n	8009f5c <_svfiprintf_r+0x194>
 8009f7a:	ab03      	add	r3, sp, #12
 8009f7c:	9300      	str	r3, [sp, #0]
 8009f7e:	462a      	mov	r2, r5
 8009f80:	4b0f      	ldr	r3, [pc, #60]	; (8009fc0 <_svfiprintf_r+0x1f8>)
 8009f82:	a904      	add	r1, sp, #16
 8009f84:	4638      	mov	r0, r7
 8009f86:	f7fd ffd7 	bl	8007f38 <_printf_float>
 8009f8a:	1c42      	adds	r2, r0, #1
 8009f8c:	4606      	mov	r6, r0
 8009f8e:	d1d6      	bne.n	8009f3e <_svfiprintf_r+0x176>
 8009f90:	89ab      	ldrh	r3, [r5, #12]
 8009f92:	065b      	lsls	r3, r3, #25
 8009f94:	f53f af2c 	bmi.w	8009df0 <_svfiprintf_r+0x28>
 8009f98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f9a:	b01d      	add	sp, #116	; 0x74
 8009f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa0:	ab03      	add	r3, sp, #12
 8009fa2:	9300      	str	r3, [sp, #0]
 8009fa4:	462a      	mov	r2, r5
 8009fa6:	4b06      	ldr	r3, [pc, #24]	; (8009fc0 <_svfiprintf_r+0x1f8>)
 8009fa8:	a904      	add	r1, sp, #16
 8009faa:	4638      	mov	r0, r7
 8009fac:	f7fe fa68 	bl	8008480 <_printf_i>
 8009fb0:	e7eb      	b.n	8009f8a <_svfiprintf_r+0x1c2>
 8009fb2:	bf00      	nop
 8009fb4:	0800b024 	.word	0x0800b024
 8009fb8:	0800b02e 	.word	0x0800b02e
 8009fbc:	08007f39 	.word	0x08007f39
 8009fc0:	08009d11 	.word	0x08009d11
 8009fc4:	0800b02a 	.word	0x0800b02a

08009fc8 <_sbrk_r>:
 8009fc8:	b538      	push	{r3, r4, r5, lr}
 8009fca:	4d06      	ldr	r5, [pc, #24]	; (8009fe4 <_sbrk_r+0x1c>)
 8009fcc:	2300      	movs	r3, #0
 8009fce:	4604      	mov	r4, r0
 8009fd0:	4608      	mov	r0, r1
 8009fd2:	602b      	str	r3, [r5, #0]
 8009fd4:	f7f7 fafe 	bl	80015d4 <_sbrk>
 8009fd8:	1c43      	adds	r3, r0, #1
 8009fda:	d102      	bne.n	8009fe2 <_sbrk_r+0x1a>
 8009fdc:	682b      	ldr	r3, [r5, #0]
 8009fde:	b103      	cbz	r3, 8009fe2 <_sbrk_r+0x1a>
 8009fe0:	6023      	str	r3, [r4, #0]
 8009fe2:	bd38      	pop	{r3, r4, r5, pc}
 8009fe4:	200003c0 	.word	0x200003c0

08009fe8 <__assert_func>:
 8009fe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009fea:	4614      	mov	r4, r2
 8009fec:	461a      	mov	r2, r3
 8009fee:	4b09      	ldr	r3, [pc, #36]	; (800a014 <__assert_func+0x2c>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	4605      	mov	r5, r0
 8009ff4:	68d8      	ldr	r0, [r3, #12]
 8009ff6:	b14c      	cbz	r4, 800a00c <__assert_func+0x24>
 8009ff8:	4b07      	ldr	r3, [pc, #28]	; (800a018 <__assert_func+0x30>)
 8009ffa:	9100      	str	r1, [sp, #0]
 8009ffc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a000:	4906      	ldr	r1, [pc, #24]	; (800a01c <__assert_func+0x34>)
 800a002:	462b      	mov	r3, r5
 800a004:	f000 f80e 	bl	800a024 <fiprintf>
 800a008:	f000 faac 	bl	800a564 <abort>
 800a00c:	4b04      	ldr	r3, [pc, #16]	; (800a020 <__assert_func+0x38>)
 800a00e:	461c      	mov	r4, r3
 800a010:	e7f3      	b.n	8009ffa <__assert_func+0x12>
 800a012:	bf00      	nop
 800a014:	2000000c 	.word	0x2000000c
 800a018:	0800b035 	.word	0x0800b035
 800a01c:	0800b042 	.word	0x0800b042
 800a020:	0800b070 	.word	0x0800b070

0800a024 <fiprintf>:
 800a024:	b40e      	push	{r1, r2, r3}
 800a026:	b503      	push	{r0, r1, lr}
 800a028:	4601      	mov	r1, r0
 800a02a:	ab03      	add	r3, sp, #12
 800a02c:	4805      	ldr	r0, [pc, #20]	; (800a044 <fiprintf+0x20>)
 800a02e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a032:	6800      	ldr	r0, [r0, #0]
 800a034:	9301      	str	r3, [sp, #4]
 800a036:	f000 f897 	bl	800a168 <_vfiprintf_r>
 800a03a:	b002      	add	sp, #8
 800a03c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a040:	b003      	add	sp, #12
 800a042:	4770      	bx	lr
 800a044:	2000000c 	.word	0x2000000c

0800a048 <__ascii_mbtowc>:
 800a048:	b082      	sub	sp, #8
 800a04a:	b901      	cbnz	r1, 800a04e <__ascii_mbtowc+0x6>
 800a04c:	a901      	add	r1, sp, #4
 800a04e:	b142      	cbz	r2, 800a062 <__ascii_mbtowc+0x1a>
 800a050:	b14b      	cbz	r3, 800a066 <__ascii_mbtowc+0x1e>
 800a052:	7813      	ldrb	r3, [r2, #0]
 800a054:	600b      	str	r3, [r1, #0]
 800a056:	7812      	ldrb	r2, [r2, #0]
 800a058:	1e10      	subs	r0, r2, #0
 800a05a:	bf18      	it	ne
 800a05c:	2001      	movne	r0, #1
 800a05e:	b002      	add	sp, #8
 800a060:	4770      	bx	lr
 800a062:	4610      	mov	r0, r2
 800a064:	e7fb      	b.n	800a05e <__ascii_mbtowc+0x16>
 800a066:	f06f 0001 	mvn.w	r0, #1
 800a06a:	e7f8      	b.n	800a05e <__ascii_mbtowc+0x16>

0800a06c <memmove>:
 800a06c:	4288      	cmp	r0, r1
 800a06e:	b510      	push	{r4, lr}
 800a070:	eb01 0402 	add.w	r4, r1, r2
 800a074:	d902      	bls.n	800a07c <memmove+0x10>
 800a076:	4284      	cmp	r4, r0
 800a078:	4623      	mov	r3, r4
 800a07a:	d807      	bhi.n	800a08c <memmove+0x20>
 800a07c:	1e43      	subs	r3, r0, #1
 800a07e:	42a1      	cmp	r1, r4
 800a080:	d008      	beq.n	800a094 <memmove+0x28>
 800a082:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a086:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a08a:	e7f8      	b.n	800a07e <memmove+0x12>
 800a08c:	4402      	add	r2, r0
 800a08e:	4601      	mov	r1, r0
 800a090:	428a      	cmp	r2, r1
 800a092:	d100      	bne.n	800a096 <memmove+0x2a>
 800a094:	bd10      	pop	{r4, pc}
 800a096:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a09a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a09e:	e7f7      	b.n	800a090 <memmove+0x24>

0800a0a0 <__malloc_lock>:
 800a0a0:	4801      	ldr	r0, [pc, #4]	; (800a0a8 <__malloc_lock+0x8>)
 800a0a2:	f000 bc1f 	b.w	800a8e4 <__retarget_lock_acquire_recursive>
 800a0a6:	bf00      	nop
 800a0a8:	200003c4 	.word	0x200003c4

0800a0ac <__malloc_unlock>:
 800a0ac:	4801      	ldr	r0, [pc, #4]	; (800a0b4 <__malloc_unlock+0x8>)
 800a0ae:	f000 bc1a 	b.w	800a8e6 <__retarget_lock_release_recursive>
 800a0b2:	bf00      	nop
 800a0b4:	200003c4 	.word	0x200003c4

0800a0b8 <_realloc_r>:
 800a0b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0bc:	4680      	mov	r8, r0
 800a0be:	4614      	mov	r4, r2
 800a0c0:	460e      	mov	r6, r1
 800a0c2:	b921      	cbnz	r1, 800a0ce <_realloc_r+0x16>
 800a0c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0c8:	4611      	mov	r1, r2
 800a0ca:	f7ff bdad 	b.w	8009c28 <_malloc_r>
 800a0ce:	b92a      	cbnz	r2, 800a0dc <_realloc_r+0x24>
 800a0d0:	f7ff fd3e 	bl	8009b50 <_free_r>
 800a0d4:	4625      	mov	r5, r4
 800a0d6:	4628      	mov	r0, r5
 800a0d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0dc:	f000 fc6a 	bl	800a9b4 <_malloc_usable_size_r>
 800a0e0:	4284      	cmp	r4, r0
 800a0e2:	4607      	mov	r7, r0
 800a0e4:	d802      	bhi.n	800a0ec <_realloc_r+0x34>
 800a0e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a0ea:	d812      	bhi.n	800a112 <_realloc_r+0x5a>
 800a0ec:	4621      	mov	r1, r4
 800a0ee:	4640      	mov	r0, r8
 800a0f0:	f7ff fd9a 	bl	8009c28 <_malloc_r>
 800a0f4:	4605      	mov	r5, r0
 800a0f6:	2800      	cmp	r0, #0
 800a0f8:	d0ed      	beq.n	800a0d6 <_realloc_r+0x1e>
 800a0fa:	42bc      	cmp	r4, r7
 800a0fc:	4622      	mov	r2, r4
 800a0fe:	4631      	mov	r1, r6
 800a100:	bf28      	it	cs
 800a102:	463a      	movcs	r2, r7
 800a104:	f7fd fe62 	bl	8007dcc <memcpy>
 800a108:	4631      	mov	r1, r6
 800a10a:	4640      	mov	r0, r8
 800a10c:	f7ff fd20 	bl	8009b50 <_free_r>
 800a110:	e7e1      	b.n	800a0d6 <_realloc_r+0x1e>
 800a112:	4635      	mov	r5, r6
 800a114:	e7df      	b.n	800a0d6 <_realloc_r+0x1e>

0800a116 <__sfputc_r>:
 800a116:	6893      	ldr	r3, [r2, #8]
 800a118:	3b01      	subs	r3, #1
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	b410      	push	{r4}
 800a11e:	6093      	str	r3, [r2, #8]
 800a120:	da08      	bge.n	800a134 <__sfputc_r+0x1e>
 800a122:	6994      	ldr	r4, [r2, #24]
 800a124:	42a3      	cmp	r3, r4
 800a126:	db01      	blt.n	800a12c <__sfputc_r+0x16>
 800a128:	290a      	cmp	r1, #10
 800a12a:	d103      	bne.n	800a134 <__sfputc_r+0x1e>
 800a12c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a130:	f000 b94a 	b.w	800a3c8 <__swbuf_r>
 800a134:	6813      	ldr	r3, [r2, #0]
 800a136:	1c58      	adds	r0, r3, #1
 800a138:	6010      	str	r0, [r2, #0]
 800a13a:	7019      	strb	r1, [r3, #0]
 800a13c:	4608      	mov	r0, r1
 800a13e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a142:	4770      	bx	lr

0800a144 <__sfputs_r>:
 800a144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a146:	4606      	mov	r6, r0
 800a148:	460f      	mov	r7, r1
 800a14a:	4614      	mov	r4, r2
 800a14c:	18d5      	adds	r5, r2, r3
 800a14e:	42ac      	cmp	r4, r5
 800a150:	d101      	bne.n	800a156 <__sfputs_r+0x12>
 800a152:	2000      	movs	r0, #0
 800a154:	e007      	b.n	800a166 <__sfputs_r+0x22>
 800a156:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a15a:	463a      	mov	r2, r7
 800a15c:	4630      	mov	r0, r6
 800a15e:	f7ff ffda 	bl	800a116 <__sfputc_r>
 800a162:	1c43      	adds	r3, r0, #1
 800a164:	d1f3      	bne.n	800a14e <__sfputs_r+0xa>
 800a166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a168 <_vfiprintf_r>:
 800a168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a16c:	460d      	mov	r5, r1
 800a16e:	b09d      	sub	sp, #116	; 0x74
 800a170:	4614      	mov	r4, r2
 800a172:	4698      	mov	r8, r3
 800a174:	4606      	mov	r6, r0
 800a176:	b118      	cbz	r0, 800a180 <_vfiprintf_r+0x18>
 800a178:	6983      	ldr	r3, [r0, #24]
 800a17a:	b90b      	cbnz	r3, 800a180 <_vfiprintf_r+0x18>
 800a17c:	f000 fb14 	bl	800a7a8 <__sinit>
 800a180:	4b89      	ldr	r3, [pc, #548]	; (800a3a8 <_vfiprintf_r+0x240>)
 800a182:	429d      	cmp	r5, r3
 800a184:	d11b      	bne.n	800a1be <_vfiprintf_r+0x56>
 800a186:	6875      	ldr	r5, [r6, #4]
 800a188:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a18a:	07d9      	lsls	r1, r3, #31
 800a18c:	d405      	bmi.n	800a19a <_vfiprintf_r+0x32>
 800a18e:	89ab      	ldrh	r3, [r5, #12]
 800a190:	059a      	lsls	r2, r3, #22
 800a192:	d402      	bmi.n	800a19a <_vfiprintf_r+0x32>
 800a194:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a196:	f000 fba5 	bl	800a8e4 <__retarget_lock_acquire_recursive>
 800a19a:	89ab      	ldrh	r3, [r5, #12]
 800a19c:	071b      	lsls	r3, r3, #28
 800a19e:	d501      	bpl.n	800a1a4 <_vfiprintf_r+0x3c>
 800a1a0:	692b      	ldr	r3, [r5, #16]
 800a1a2:	b9eb      	cbnz	r3, 800a1e0 <_vfiprintf_r+0x78>
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	f000 f96e 	bl	800a488 <__swsetup_r>
 800a1ac:	b1c0      	cbz	r0, 800a1e0 <_vfiprintf_r+0x78>
 800a1ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1b0:	07dc      	lsls	r4, r3, #31
 800a1b2:	d50e      	bpl.n	800a1d2 <_vfiprintf_r+0x6a>
 800a1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b8:	b01d      	add	sp, #116	; 0x74
 800a1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1be:	4b7b      	ldr	r3, [pc, #492]	; (800a3ac <_vfiprintf_r+0x244>)
 800a1c0:	429d      	cmp	r5, r3
 800a1c2:	d101      	bne.n	800a1c8 <_vfiprintf_r+0x60>
 800a1c4:	68b5      	ldr	r5, [r6, #8]
 800a1c6:	e7df      	b.n	800a188 <_vfiprintf_r+0x20>
 800a1c8:	4b79      	ldr	r3, [pc, #484]	; (800a3b0 <_vfiprintf_r+0x248>)
 800a1ca:	429d      	cmp	r5, r3
 800a1cc:	bf08      	it	eq
 800a1ce:	68f5      	ldreq	r5, [r6, #12]
 800a1d0:	e7da      	b.n	800a188 <_vfiprintf_r+0x20>
 800a1d2:	89ab      	ldrh	r3, [r5, #12]
 800a1d4:	0598      	lsls	r0, r3, #22
 800a1d6:	d4ed      	bmi.n	800a1b4 <_vfiprintf_r+0x4c>
 800a1d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1da:	f000 fb84 	bl	800a8e6 <__retarget_lock_release_recursive>
 800a1de:	e7e9      	b.n	800a1b4 <_vfiprintf_r+0x4c>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	9309      	str	r3, [sp, #36]	; 0x24
 800a1e4:	2320      	movs	r3, #32
 800a1e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a1ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1ee:	2330      	movs	r3, #48	; 0x30
 800a1f0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a3b4 <_vfiprintf_r+0x24c>
 800a1f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a1f8:	f04f 0901 	mov.w	r9, #1
 800a1fc:	4623      	mov	r3, r4
 800a1fe:	469a      	mov	sl, r3
 800a200:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a204:	b10a      	cbz	r2, 800a20a <_vfiprintf_r+0xa2>
 800a206:	2a25      	cmp	r2, #37	; 0x25
 800a208:	d1f9      	bne.n	800a1fe <_vfiprintf_r+0x96>
 800a20a:	ebba 0b04 	subs.w	fp, sl, r4
 800a20e:	d00b      	beq.n	800a228 <_vfiprintf_r+0xc0>
 800a210:	465b      	mov	r3, fp
 800a212:	4622      	mov	r2, r4
 800a214:	4629      	mov	r1, r5
 800a216:	4630      	mov	r0, r6
 800a218:	f7ff ff94 	bl	800a144 <__sfputs_r>
 800a21c:	3001      	adds	r0, #1
 800a21e:	f000 80aa 	beq.w	800a376 <_vfiprintf_r+0x20e>
 800a222:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a224:	445a      	add	r2, fp
 800a226:	9209      	str	r2, [sp, #36]	; 0x24
 800a228:	f89a 3000 	ldrb.w	r3, [sl]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	f000 80a2 	beq.w	800a376 <_vfiprintf_r+0x20e>
 800a232:	2300      	movs	r3, #0
 800a234:	f04f 32ff 	mov.w	r2, #4294967295
 800a238:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a23c:	f10a 0a01 	add.w	sl, sl, #1
 800a240:	9304      	str	r3, [sp, #16]
 800a242:	9307      	str	r3, [sp, #28]
 800a244:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a248:	931a      	str	r3, [sp, #104]	; 0x68
 800a24a:	4654      	mov	r4, sl
 800a24c:	2205      	movs	r2, #5
 800a24e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a252:	4858      	ldr	r0, [pc, #352]	; (800a3b4 <_vfiprintf_r+0x24c>)
 800a254:	f7f5 ffe4 	bl	8000220 <memchr>
 800a258:	9a04      	ldr	r2, [sp, #16]
 800a25a:	b9d8      	cbnz	r0, 800a294 <_vfiprintf_r+0x12c>
 800a25c:	06d1      	lsls	r1, r2, #27
 800a25e:	bf44      	itt	mi
 800a260:	2320      	movmi	r3, #32
 800a262:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a266:	0713      	lsls	r3, r2, #28
 800a268:	bf44      	itt	mi
 800a26a:	232b      	movmi	r3, #43	; 0x2b
 800a26c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a270:	f89a 3000 	ldrb.w	r3, [sl]
 800a274:	2b2a      	cmp	r3, #42	; 0x2a
 800a276:	d015      	beq.n	800a2a4 <_vfiprintf_r+0x13c>
 800a278:	9a07      	ldr	r2, [sp, #28]
 800a27a:	4654      	mov	r4, sl
 800a27c:	2000      	movs	r0, #0
 800a27e:	f04f 0c0a 	mov.w	ip, #10
 800a282:	4621      	mov	r1, r4
 800a284:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a288:	3b30      	subs	r3, #48	; 0x30
 800a28a:	2b09      	cmp	r3, #9
 800a28c:	d94e      	bls.n	800a32c <_vfiprintf_r+0x1c4>
 800a28e:	b1b0      	cbz	r0, 800a2be <_vfiprintf_r+0x156>
 800a290:	9207      	str	r2, [sp, #28]
 800a292:	e014      	b.n	800a2be <_vfiprintf_r+0x156>
 800a294:	eba0 0308 	sub.w	r3, r0, r8
 800a298:	fa09 f303 	lsl.w	r3, r9, r3
 800a29c:	4313      	orrs	r3, r2
 800a29e:	9304      	str	r3, [sp, #16]
 800a2a0:	46a2      	mov	sl, r4
 800a2a2:	e7d2      	b.n	800a24a <_vfiprintf_r+0xe2>
 800a2a4:	9b03      	ldr	r3, [sp, #12]
 800a2a6:	1d19      	adds	r1, r3, #4
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	9103      	str	r1, [sp, #12]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	bfbb      	ittet	lt
 800a2b0:	425b      	neglt	r3, r3
 800a2b2:	f042 0202 	orrlt.w	r2, r2, #2
 800a2b6:	9307      	strge	r3, [sp, #28]
 800a2b8:	9307      	strlt	r3, [sp, #28]
 800a2ba:	bfb8      	it	lt
 800a2bc:	9204      	strlt	r2, [sp, #16]
 800a2be:	7823      	ldrb	r3, [r4, #0]
 800a2c0:	2b2e      	cmp	r3, #46	; 0x2e
 800a2c2:	d10c      	bne.n	800a2de <_vfiprintf_r+0x176>
 800a2c4:	7863      	ldrb	r3, [r4, #1]
 800a2c6:	2b2a      	cmp	r3, #42	; 0x2a
 800a2c8:	d135      	bne.n	800a336 <_vfiprintf_r+0x1ce>
 800a2ca:	9b03      	ldr	r3, [sp, #12]
 800a2cc:	1d1a      	adds	r2, r3, #4
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	9203      	str	r2, [sp, #12]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	bfb8      	it	lt
 800a2d6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2da:	3402      	adds	r4, #2
 800a2dc:	9305      	str	r3, [sp, #20]
 800a2de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a3c4 <_vfiprintf_r+0x25c>
 800a2e2:	7821      	ldrb	r1, [r4, #0]
 800a2e4:	2203      	movs	r2, #3
 800a2e6:	4650      	mov	r0, sl
 800a2e8:	f7f5 ff9a 	bl	8000220 <memchr>
 800a2ec:	b140      	cbz	r0, 800a300 <_vfiprintf_r+0x198>
 800a2ee:	2340      	movs	r3, #64	; 0x40
 800a2f0:	eba0 000a 	sub.w	r0, r0, sl
 800a2f4:	fa03 f000 	lsl.w	r0, r3, r0
 800a2f8:	9b04      	ldr	r3, [sp, #16]
 800a2fa:	4303      	orrs	r3, r0
 800a2fc:	3401      	adds	r4, #1
 800a2fe:	9304      	str	r3, [sp, #16]
 800a300:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a304:	482c      	ldr	r0, [pc, #176]	; (800a3b8 <_vfiprintf_r+0x250>)
 800a306:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a30a:	2206      	movs	r2, #6
 800a30c:	f7f5 ff88 	bl	8000220 <memchr>
 800a310:	2800      	cmp	r0, #0
 800a312:	d03f      	beq.n	800a394 <_vfiprintf_r+0x22c>
 800a314:	4b29      	ldr	r3, [pc, #164]	; (800a3bc <_vfiprintf_r+0x254>)
 800a316:	bb1b      	cbnz	r3, 800a360 <_vfiprintf_r+0x1f8>
 800a318:	9b03      	ldr	r3, [sp, #12]
 800a31a:	3307      	adds	r3, #7
 800a31c:	f023 0307 	bic.w	r3, r3, #7
 800a320:	3308      	adds	r3, #8
 800a322:	9303      	str	r3, [sp, #12]
 800a324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a326:	443b      	add	r3, r7
 800a328:	9309      	str	r3, [sp, #36]	; 0x24
 800a32a:	e767      	b.n	800a1fc <_vfiprintf_r+0x94>
 800a32c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a330:	460c      	mov	r4, r1
 800a332:	2001      	movs	r0, #1
 800a334:	e7a5      	b.n	800a282 <_vfiprintf_r+0x11a>
 800a336:	2300      	movs	r3, #0
 800a338:	3401      	adds	r4, #1
 800a33a:	9305      	str	r3, [sp, #20]
 800a33c:	4619      	mov	r1, r3
 800a33e:	f04f 0c0a 	mov.w	ip, #10
 800a342:	4620      	mov	r0, r4
 800a344:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a348:	3a30      	subs	r2, #48	; 0x30
 800a34a:	2a09      	cmp	r2, #9
 800a34c:	d903      	bls.n	800a356 <_vfiprintf_r+0x1ee>
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d0c5      	beq.n	800a2de <_vfiprintf_r+0x176>
 800a352:	9105      	str	r1, [sp, #20]
 800a354:	e7c3      	b.n	800a2de <_vfiprintf_r+0x176>
 800a356:	fb0c 2101 	mla	r1, ip, r1, r2
 800a35a:	4604      	mov	r4, r0
 800a35c:	2301      	movs	r3, #1
 800a35e:	e7f0      	b.n	800a342 <_vfiprintf_r+0x1da>
 800a360:	ab03      	add	r3, sp, #12
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	462a      	mov	r2, r5
 800a366:	4b16      	ldr	r3, [pc, #88]	; (800a3c0 <_vfiprintf_r+0x258>)
 800a368:	a904      	add	r1, sp, #16
 800a36a:	4630      	mov	r0, r6
 800a36c:	f7fd fde4 	bl	8007f38 <_printf_float>
 800a370:	4607      	mov	r7, r0
 800a372:	1c78      	adds	r0, r7, #1
 800a374:	d1d6      	bne.n	800a324 <_vfiprintf_r+0x1bc>
 800a376:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a378:	07d9      	lsls	r1, r3, #31
 800a37a:	d405      	bmi.n	800a388 <_vfiprintf_r+0x220>
 800a37c:	89ab      	ldrh	r3, [r5, #12]
 800a37e:	059a      	lsls	r2, r3, #22
 800a380:	d402      	bmi.n	800a388 <_vfiprintf_r+0x220>
 800a382:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a384:	f000 faaf 	bl	800a8e6 <__retarget_lock_release_recursive>
 800a388:	89ab      	ldrh	r3, [r5, #12]
 800a38a:	065b      	lsls	r3, r3, #25
 800a38c:	f53f af12 	bmi.w	800a1b4 <_vfiprintf_r+0x4c>
 800a390:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a392:	e711      	b.n	800a1b8 <_vfiprintf_r+0x50>
 800a394:	ab03      	add	r3, sp, #12
 800a396:	9300      	str	r3, [sp, #0]
 800a398:	462a      	mov	r2, r5
 800a39a:	4b09      	ldr	r3, [pc, #36]	; (800a3c0 <_vfiprintf_r+0x258>)
 800a39c:	a904      	add	r1, sp, #16
 800a39e:	4630      	mov	r0, r6
 800a3a0:	f7fe f86e 	bl	8008480 <_printf_i>
 800a3a4:	e7e4      	b.n	800a370 <_vfiprintf_r+0x208>
 800a3a6:	bf00      	nop
 800a3a8:	0800b19c 	.word	0x0800b19c
 800a3ac:	0800b1bc 	.word	0x0800b1bc
 800a3b0:	0800b17c 	.word	0x0800b17c
 800a3b4:	0800b024 	.word	0x0800b024
 800a3b8:	0800b02e 	.word	0x0800b02e
 800a3bc:	08007f39 	.word	0x08007f39
 800a3c0:	0800a145 	.word	0x0800a145
 800a3c4:	0800b02a 	.word	0x0800b02a

0800a3c8 <__swbuf_r>:
 800a3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ca:	460e      	mov	r6, r1
 800a3cc:	4614      	mov	r4, r2
 800a3ce:	4605      	mov	r5, r0
 800a3d0:	b118      	cbz	r0, 800a3da <__swbuf_r+0x12>
 800a3d2:	6983      	ldr	r3, [r0, #24]
 800a3d4:	b90b      	cbnz	r3, 800a3da <__swbuf_r+0x12>
 800a3d6:	f000 f9e7 	bl	800a7a8 <__sinit>
 800a3da:	4b21      	ldr	r3, [pc, #132]	; (800a460 <__swbuf_r+0x98>)
 800a3dc:	429c      	cmp	r4, r3
 800a3de:	d12b      	bne.n	800a438 <__swbuf_r+0x70>
 800a3e0:	686c      	ldr	r4, [r5, #4]
 800a3e2:	69a3      	ldr	r3, [r4, #24]
 800a3e4:	60a3      	str	r3, [r4, #8]
 800a3e6:	89a3      	ldrh	r3, [r4, #12]
 800a3e8:	071a      	lsls	r2, r3, #28
 800a3ea:	d52f      	bpl.n	800a44c <__swbuf_r+0x84>
 800a3ec:	6923      	ldr	r3, [r4, #16]
 800a3ee:	b36b      	cbz	r3, 800a44c <__swbuf_r+0x84>
 800a3f0:	6923      	ldr	r3, [r4, #16]
 800a3f2:	6820      	ldr	r0, [r4, #0]
 800a3f4:	1ac0      	subs	r0, r0, r3
 800a3f6:	6963      	ldr	r3, [r4, #20]
 800a3f8:	b2f6      	uxtb	r6, r6
 800a3fa:	4283      	cmp	r3, r0
 800a3fc:	4637      	mov	r7, r6
 800a3fe:	dc04      	bgt.n	800a40a <__swbuf_r+0x42>
 800a400:	4621      	mov	r1, r4
 800a402:	4628      	mov	r0, r5
 800a404:	f000 f93c 	bl	800a680 <_fflush_r>
 800a408:	bb30      	cbnz	r0, 800a458 <__swbuf_r+0x90>
 800a40a:	68a3      	ldr	r3, [r4, #8]
 800a40c:	3b01      	subs	r3, #1
 800a40e:	60a3      	str	r3, [r4, #8]
 800a410:	6823      	ldr	r3, [r4, #0]
 800a412:	1c5a      	adds	r2, r3, #1
 800a414:	6022      	str	r2, [r4, #0]
 800a416:	701e      	strb	r6, [r3, #0]
 800a418:	6963      	ldr	r3, [r4, #20]
 800a41a:	3001      	adds	r0, #1
 800a41c:	4283      	cmp	r3, r0
 800a41e:	d004      	beq.n	800a42a <__swbuf_r+0x62>
 800a420:	89a3      	ldrh	r3, [r4, #12]
 800a422:	07db      	lsls	r3, r3, #31
 800a424:	d506      	bpl.n	800a434 <__swbuf_r+0x6c>
 800a426:	2e0a      	cmp	r6, #10
 800a428:	d104      	bne.n	800a434 <__swbuf_r+0x6c>
 800a42a:	4621      	mov	r1, r4
 800a42c:	4628      	mov	r0, r5
 800a42e:	f000 f927 	bl	800a680 <_fflush_r>
 800a432:	b988      	cbnz	r0, 800a458 <__swbuf_r+0x90>
 800a434:	4638      	mov	r0, r7
 800a436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a438:	4b0a      	ldr	r3, [pc, #40]	; (800a464 <__swbuf_r+0x9c>)
 800a43a:	429c      	cmp	r4, r3
 800a43c:	d101      	bne.n	800a442 <__swbuf_r+0x7a>
 800a43e:	68ac      	ldr	r4, [r5, #8]
 800a440:	e7cf      	b.n	800a3e2 <__swbuf_r+0x1a>
 800a442:	4b09      	ldr	r3, [pc, #36]	; (800a468 <__swbuf_r+0xa0>)
 800a444:	429c      	cmp	r4, r3
 800a446:	bf08      	it	eq
 800a448:	68ec      	ldreq	r4, [r5, #12]
 800a44a:	e7ca      	b.n	800a3e2 <__swbuf_r+0x1a>
 800a44c:	4621      	mov	r1, r4
 800a44e:	4628      	mov	r0, r5
 800a450:	f000 f81a 	bl	800a488 <__swsetup_r>
 800a454:	2800      	cmp	r0, #0
 800a456:	d0cb      	beq.n	800a3f0 <__swbuf_r+0x28>
 800a458:	f04f 37ff 	mov.w	r7, #4294967295
 800a45c:	e7ea      	b.n	800a434 <__swbuf_r+0x6c>
 800a45e:	bf00      	nop
 800a460:	0800b19c 	.word	0x0800b19c
 800a464:	0800b1bc 	.word	0x0800b1bc
 800a468:	0800b17c 	.word	0x0800b17c

0800a46c <__ascii_wctomb>:
 800a46c:	b149      	cbz	r1, 800a482 <__ascii_wctomb+0x16>
 800a46e:	2aff      	cmp	r2, #255	; 0xff
 800a470:	bf85      	ittet	hi
 800a472:	238a      	movhi	r3, #138	; 0x8a
 800a474:	6003      	strhi	r3, [r0, #0]
 800a476:	700a      	strbls	r2, [r1, #0]
 800a478:	f04f 30ff 	movhi.w	r0, #4294967295
 800a47c:	bf98      	it	ls
 800a47e:	2001      	movls	r0, #1
 800a480:	4770      	bx	lr
 800a482:	4608      	mov	r0, r1
 800a484:	4770      	bx	lr
	...

0800a488 <__swsetup_r>:
 800a488:	4b32      	ldr	r3, [pc, #200]	; (800a554 <__swsetup_r+0xcc>)
 800a48a:	b570      	push	{r4, r5, r6, lr}
 800a48c:	681d      	ldr	r5, [r3, #0]
 800a48e:	4606      	mov	r6, r0
 800a490:	460c      	mov	r4, r1
 800a492:	b125      	cbz	r5, 800a49e <__swsetup_r+0x16>
 800a494:	69ab      	ldr	r3, [r5, #24]
 800a496:	b913      	cbnz	r3, 800a49e <__swsetup_r+0x16>
 800a498:	4628      	mov	r0, r5
 800a49a:	f000 f985 	bl	800a7a8 <__sinit>
 800a49e:	4b2e      	ldr	r3, [pc, #184]	; (800a558 <__swsetup_r+0xd0>)
 800a4a0:	429c      	cmp	r4, r3
 800a4a2:	d10f      	bne.n	800a4c4 <__swsetup_r+0x3c>
 800a4a4:	686c      	ldr	r4, [r5, #4]
 800a4a6:	89a3      	ldrh	r3, [r4, #12]
 800a4a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4ac:	0719      	lsls	r1, r3, #28
 800a4ae:	d42c      	bmi.n	800a50a <__swsetup_r+0x82>
 800a4b0:	06dd      	lsls	r5, r3, #27
 800a4b2:	d411      	bmi.n	800a4d8 <__swsetup_r+0x50>
 800a4b4:	2309      	movs	r3, #9
 800a4b6:	6033      	str	r3, [r6, #0]
 800a4b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a4bc:	81a3      	strh	r3, [r4, #12]
 800a4be:	f04f 30ff 	mov.w	r0, #4294967295
 800a4c2:	e03e      	b.n	800a542 <__swsetup_r+0xba>
 800a4c4:	4b25      	ldr	r3, [pc, #148]	; (800a55c <__swsetup_r+0xd4>)
 800a4c6:	429c      	cmp	r4, r3
 800a4c8:	d101      	bne.n	800a4ce <__swsetup_r+0x46>
 800a4ca:	68ac      	ldr	r4, [r5, #8]
 800a4cc:	e7eb      	b.n	800a4a6 <__swsetup_r+0x1e>
 800a4ce:	4b24      	ldr	r3, [pc, #144]	; (800a560 <__swsetup_r+0xd8>)
 800a4d0:	429c      	cmp	r4, r3
 800a4d2:	bf08      	it	eq
 800a4d4:	68ec      	ldreq	r4, [r5, #12]
 800a4d6:	e7e6      	b.n	800a4a6 <__swsetup_r+0x1e>
 800a4d8:	0758      	lsls	r0, r3, #29
 800a4da:	d512      	bpl.n	800a502 <__swsetup_r+0x7a>
 800a4dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4de:	b141      	cbz	r1, 800a4f2 <__swsetup_r+0x6a>
 800a4e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4e4:	4299      	cmp	r1, r3
 800a4e6:	d002      	beq.n	800a4ee <__swsetup_r+0x66>
 800a4e8:	4630      	mov	r0, r6
 800a4ea:	f7ff fb31 	bl	8009b50 <_free_r>
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	6363      	str	r3, [r4, #52]	; 0x34
 800a4f2:	89a3      	ldrh	r3, [r4, #12]
 800a4f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a4f8:	81a3      	strh	r3, [r4, #12]
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	6063      	str	r3, [r4, #4]
 800a4fe:	6923      	ldr	r3, [r4, #16]
 800a500:	6023      	str	r3, [r4, #0]
 800a502:	89a3      	ldrh	r3, [r4, #12]
 800a504:	f043 0308 	orr.w	r3, r3, #8
 800a508:	81a3      	strh	r3, [r4, #12]
 800a50a:	6923      	ldr	r3, [r4, #16]
 800a50c:	b94b      	cbnz	r3, 800a522 <__swsetup_r+0x9a>
 800a50e:	89a3      	ldrh	r3, [r4, #12]
 800a510:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a518:	d003      	beq.n	800a522 <__swsetup_r+0x9a>
 800a51a:	4621      	mov	r1, r4
 800a51c:	4630      	mov	r0, r6
 800a51e:	f000 fa09 	bl	800a934 <__smakebuf_r>
 800a522:	89a0      	ldrh	r0, [r4, #12]
 800a524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a528:	f010 0301 	ands.w	r3, r0, #1
 800a52c:	d00a      	beq.n	800a544 <__swsetup_r+0xbc>
 800a52e:	2300      	movs	r3, #0
 800a530:	60a3      	str	r3, [r4, #8]
 800a532:	6963      	ldr	r3, [r4, #20]
 800a534:	425b      	negs	r3, r3
 800a536:	61a3      	str	r3, [r4, #24]
 800a538:	6923      	ldr	r3, [r4, #16]
 800a53a:	b943      	cbnz	r3, 800a54e <__swsetup_r+0xc6>
 800a53c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a540:	d1ba      	bne.n	800a4b8 <__swsetup_r+0x30>
 800a542:	bd70      	pop	{r4, r5, r6, pc}
 800a544:	0781      	lsls	r1, r0, #30
 800a546:	bf58      	it	pl
 800a548:	6963      	ldrpl	r3, [r4, #20]
 800a54a:	60a3      	str	r3, [r4, #8]
 800a54c:	e7f4      	b.n	800a538 <__swsetup_r+0xb0>
 800a54e:	2000      	movs	r0, #0
 800a550:	e7f7      	b.n	800a542 <__swsetup_r+0xba>
 800a552:	bf00      	nop
 800a554:	2000000c 	.word	0x2000000c
 800a558:	0800b19c 	.word	0x0800b19c
 800a55c:	0800b1bc 	.word	0x0800b1bc
 800a560:	0800b17c 	.word	0x0800b17c

0800a564 <abort>:
 800a564:	b508      	push	{r3, lr}
 800a566:	2006      	movs	r0, #6
 800a568:	f000 fa54 	bl	800aa14 <raise>
 800a56c:	2001      	movs	r0, #1
 800a56e:	f7f6 ffb9 	bl	80014e4 <_exit>
	...

0800a574 <__sflush_r>:
 800a574:	898a      	ldrh	r2, [r1, #12]
 800a576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a57a:	4605      	mov	r5, r0
 800a57c:	0710      	lsls	r0, r2, #28
 800a57e:	460c      	mov	r4, r1
 800a580:	d458      	bmi.n	800a634 <__sflush_r+0xc0>
 800a582:	684b      	ldr	r3, [r1, #4]
 800a584:	2b00      	cmp	r3, #0
 800a586:	dc05      	bgt.n	800a594 <__sflush_r+0x20>
 800a588:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	dc02      	bgt.n	800a594 <__sflush_r+0x20>
 800a58e:	2000      	movs	r0, #0
 800a590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a596:	2e00      	cmp	r6, #0
 800a598:	d0f9      	beq.n	800a58e <__sflush_r+0x1a>
 800a59a:	2300      	movs	r3, #0
 800a59c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a5a0:	682f      	ldr	r7, [r5, #0]
 800a5a2:	602b      	str	r3, [r5, #0]
 800a5a4:	d032      	beq.n	800a60c <__sflush_r+0x98>
 800a5a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a5a8:	89a3      	ldrh	r3, [r4, #12]
 800a5aa:	075a      	lsls	r2, r3, #29
 800a5ac:	d505      	bpl.n	800a5ba <__sflush_r+0x46>
 800a5ae:	6863      	ldr	r3, [r4, #4]
 800a5b0:	1ac0      	subs	r0, r0, r3
 800a5b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a5b4:	b10b      	cbz	r3, 800a5ba <__sflush_r+0x46>
 800a5b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a5b8:	1ac0      	subs	r0, r0, r3
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	4602      	mov	r2, r0
 800a5be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5c0:	6a21      	ldr	r1, [r4, #32]
 800a5c2:	4628      	mov	r0, r5
 800a5c4:	47b0      	blx	r6
 800a5c6:	1c43      	adds	r3, r0, #1
 800a5c8:	89a3      	ldrh	r3, [r4, #12]
 800a5ca:	d106      	bne.n	800a5da <__sflush_r+0x66>
 800a5cc:	6829      	ldr	r1, [r5, #0]
 800a5ce:	291d      	cmp	r1, #29
 800a5d0:	d82c      	bhi.n	800a62c <__sflush_r+0xb8>
 800a5d2:	4a2a      	ldr	r2, [pc, #168]	; (800a67c <__sflush_r+0x108>)
 800a5d4:	40ca      	lsrs	r2, r1
 800a5d6:	07d6      	lsls	r6, r2, #31
 800a5d8:	d528      	bpl.n	800a62c <__sflush_r+0xb8>
 800a5da:	2200      	movs	r2, #0
 800a5dc:	6062      	str	r2, [r4, #4]
 800a5de:	04d9      	lsls	r1, r3, #19
 800a5e0:	6922      	ldr	r2, [r4, #16]
 800a5e2:	6022      	str	r2, [r4, #0]
 800a5e4:	d504      	bpl.n	800a5f0 <__sflush_r+0x7c>
 800a5e6:	1c42      	adds	r2, r0, #1
 800a5e8:	d101      	bne.n	800a5ee <__sflush_r+0x7a>
 800a5ea:	682b      	ldr	r3, [r5, #0]
 800a5ec:	b903      	cbnz	r3, 800a5f0 <__sflush_r+0x7c>
 800a5ee:	6560      	str	r0, [r4, #84]	; 0x54
 800a5f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5f2:	602f      	str	r7, [r5, #0]
 800a5f4:	2900      	cmp	r1, #0
 800a5f6:	d0ca      	beq.n	800a58e <__sflush_r+0x1a>
 800a5f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5fc:	4299      	cmp	r1, r3
 800a5fe:	d002      	beq.n	800a606 <__sflush_r+0x92>
 800a600:	4628      	mov	r0, r5
 800a602:	f7ff faa5 	bl	8009b50 <_free_r>
 800a606:	2000      	movs	r0, #0
 800a608:	6360      	str	r0, [r4, #52]	; 0x34
 800a60a:	e7c1      	b.n	800a590 <__sflush_r+0x1c>
 800a60c:	6a21      	ldr	r1, [r4, #32]
 800a60e:	2301      	movs	r3, #1
 800a610:	4628      	mov	r0, r5
 800a612:	47b0      	blx	r6
 800a614:	1c41      	adds	r1, r0, #1
 800a616:	d1c7      	bne.n	800a5a8 <__sflush_r+0x34>
 800a618:	682b      	ldr	r3, [r5, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d0c4      	beq.n	800a5a8 <__sflush_r+0x34>
 800a61e:	2b1d      	cmp	r3, #29
 800a620:	d001      	beq.n	800a626 <__sflush_r+0xb2>
 800a622:	2b16      	cmp	r3, #22
 800a624:	d101      	bne.n	800a62a <__sflush_r+0xb6>
 800a626:	602f      	str	r7, [r5, #0]
 800a628:	e7b1      	b.n	800a58e <__sflush_r+0x1a>
 800a62a:	89a3      	ldrh	r3, [r4, #12]
 800a62c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a630:	81a3      	strh	r3, [r4, #12]
 800a632:	e7ad      	b.n	800a590 <__sflush_r+0x1c>
 800a634:	690f      	ldr	r7, [r1, #16]
 800a636:	2f00      	cmp	r7, #0
 800a638:	d0a9      	beq.n	800a58e <__sflush_r+0x1a>
 800a63a:	0793      	lsls	r3, r2, #30
 800a63c:	680e      	ldr	r6, [r1, #0]
 800a63e:	bf08      	it	eq
 800a640:	694b      	ldreq	r3, [r1, #20]
 800a642:	600f      	str	r7, [r1, #0]
 800a644:	bf18      	it	ne
 800a646:	2300      	movne	r3, #0
 800a648:	eba6 0807 	sub.w	r8, r6, r7
 800a64c:	608b      	str	r3, [r1, #8]
 800a64e:	f1b8 0f00 	cmp.w	r8, #0
 800a652:	dd9c      	ble.n	800a58e <__sflush_r+0x1a>
 800a654:	6a21      	ldr	r1, [r4, #32]
 800a656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a658:	4643      	mov	r3, r8
 800a65a:	463a      	mov	r2, r7
 800a65c:	4628      	mov	r0, r5
 800a65e:	47b0      	blx	r6
 800a660:	2800      	cmp	r0, #0
 800a662:	dc06      	bgt.n	800a672 <__sflush_r+0xfe>
 800a664:	89a3      	ldrh	r3, [r4, #12]
 800a666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a66a:	81a3      	strh	r3, [r4, #12]
 800a66c:	f04f 30ff 	mov.w	r0, #4294967295
 800a670:	e78e      	b.n	800a590 <__sflush_r+0x1c>
 800a672:	4407      	add	r7, r0
 800a674:	eba8 0800 	sub.w	r8, r8, r0
 800a678:	e7e9      	b.n	800a64e <__sflush_r+0xda>
 800a67a:	bf00      	nop
 800a67c:	20400001 	.word	0x20400001

0800a680 <_fflush_r>:
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	690b      	ldr	r3, [r1, #16]
 800a684:	4605      	mov	r5, r0
 800a686:	460c      	mov	r4, r1
 800a688:	b913      	cbnz	r3, 800a690 <_fflush_r+0x10>
 800a68a:	2500      	movs	r5, #0
 800a68c:	4628      	mov	r0, r5
 800a68e:	bd38      	pop	{r3, r4, r5, pc}
 800a690:	b118      	cbz	r0, 800a69a <_fflush_r+0x1a>
 800a692:	6983      	ldr	r3, [r0, #24]
 800a694:	b90b      	cbnz	r3, 800a69a <_fflush_r+0x1a>
 800a696:	f000 f887 	bl	800a7a8 <__sinit>
 800a69a:	4b14      	ldr	r3, [pc, #80]	; (800a6ec <_fflush_r+0x6c>)
 800a69c:	429c      	cmp	r4, r3
 800a69e:	d11b      	bne.n	800a6d8 <_fflush_r+0x58>
 800a6a0:	686c      	ldr	r4, [r5, #4]
 800a6a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d0ef      	beq.n	800a68a <_fflush_r+0xa>
 800a6aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a6ac:	07d0      	lsls	r0, r2, #31
 800a6ae:	d404      	bmi.n	800a6ba <_fflush_r+0x3a>
 800a6b0:	0599      	lsls	r1, r3, #22
 800a6b2:	d402      	bmi.n	800a6ba <_fflush_r+0x3a>
 800a6b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6b6:	f000 f915 	bl	800a8e4 <__retarget_lock_acquire_recursive>
 800a6ba:	4628      	mov	r0, r5
 800a6bc:	4621      	mov	r1, r4
 800a6be:	f7ff ff59 	bl	800a574 <__sflush_r>
 800a6c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6c4:	07da      	lsls	r2, r3, #31
 800a6c6:	4605      	mov	r5, r0
 800a6c8:	d4e0      	bmi.n	800a68c <_fflush_r+0xc>
 800a6ca:	89a3      	ldrh	r3, [r4, #12]
 800a6cc:	059b      	lsls	r3, r3, #22
 800a6ce:	d4dd      	bmi.n	800a68c <_fflush_r+0xc>
 800a6d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6d2:	f000 f908 	bl	800a8e6 <__retarget_lock_release_recursive>
 800a6d6:	e7d9      	b.n	800a68c <_fflush_r+0xc>
 800a6d8:	4b05      	ldr	r3, [pc, #20]	; (800a6f0 <_fflush_r+0x70>)
 800a6da:	429c      	cmp	r4, r3
 800a6dc:	d101      	bne.n	800a6e2 <_fflush_r+0x62>
 800a6de:	68ac      	ldr	r4, [r5, #8]
 800a6e0:	e7df      	b.n	800a6a2 <_fflush_r+0x22>
 800a6e2:	4b04      	ldr	r3, [pc, #16]	; (800a6f4 <_fflush_r+0x74>)
 800a6e4:	429c      	cmp	r4, r3
 800a6e6:	bf08      	it	eq
 800a6e8:	68ec      	ldreq	r4, [r5, #12]
 800a6ea:	e7da      	b.n	800a6a2 <_fflush_r+0x22>
 800a6ec:	0800b19c 	.word	0x0800b19c
 800a6f0:	0800b1bc 	.word	0x0800b1bc
 800a6f4:	0800b17c 	.word	0x0800b17c

0800a6f8 <std>:
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	b510      	push	{r4, lr}
 800a6fc:	4604      	mov	r4, r0
 800a6fe:	e9c0 3300 	strd	r3, r3, [r0]
 800a702:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a706:	6083      	str	r3, [r0, #8]
 800a708:	8181      	strh	r1, [r0, #12]
 800a70a:	6643      	str	r3, [r0, #100]	; 0x64
 800a70c:	81c2      	strh	r2, [r0, #14]
 800a70e:	6183      	str	r3, [r0, #24]
 800a710:	4619      	mov	r1, r3
 800a712:	2208      	movs	r2, #8
 800a714:	305c      	adds	r0, #92	; 0x5c
 800a716:	f7fd fb67 	bl	8007de8 <memset>
 800a71a:	4b05      	ldr	r3, [pc, #20]	; (800a730 <std+0x38>)
 800a71c:	6263      	str	r3, [r4, #36]	; 0x24
 800a71e:	4b05      	ldr	r3, [pc, #20]	; (800a734 <std+0x3c>)
 800a720:	62a3      	str	r3, [r4, #40]	; 0x28
 800a722:	4b05      	ldr	r3, [pc, #20]	; (800a738 <std+0x40>)
 800a724:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a726:	4b05      	ldr	r3, [pc, #20]	; (800a73c <std+0x44>)
 800a728:	6224      	str	r4, [r4, #32]
 800a72a:	6323      	str	r3, [r4, #48]	; 0x30
 800a72c:	bd10      	pop	{r4, pc}
 800a72e:	bf00      	nop
 800a730:	0800aa4d 	.word	0x0800aa4d
 800a734:	0800aa6f 	.word	0x0800aa6f
 800a738:	0800aaa7 	.word	0x0800aaa7
 800a73c:	0800aacb 	.word	0x0800aacb

0800a740 <_cleanup_r>:
 800a740:	4901      	ldr	r1, [pc, #4]	; (800a748 <_cleanup_r+0x8>)
 800a742:	f000 b8af 	b.w	800a8a4 <_fwalk_reent>
 800a746:	bf00      	nop
 800a748:	0800a681 	.word	0x0800a681

0800a74c <__sfmoreglue>:
 800a74c:	b570      	push	{r4, r5, r6, lr}
 800a74e:	2268      	movs	r2, #104	; 0x68
 800a750:	1e4d      	subs	r5, r1, #1
 800a752:	4355      	muls	r5, r2
 800a754:	460e      	mov	r6, r1
 800a756:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a75a:	f7ff fa65 	bl	8009c28 <_malloc_r>
 800a75e:	4604      	mov	r4, r0
 800a760:	b140      	cbz	r0, 800a774 <__sfmoreglue+0x28>
 800a762:	2100      	movs	r1, #0
 800a764:	e9c0 1600 	strd	r1, r6, [r0]
 800a768:	300c      	adds	r0, #12
 800a76a:	60a0      	str	r0, [r4, #8]
 800a76c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a770:	f7fd fb3a 	bl	8007de8 <memset>
 800a774:	4620      	mov	r0, r4
 800a776:	bd70      	pop	{r4, r5, r6, pc}

0800a778 <__sfp_lock_acquire>:
 800a778:	4801      	ldr	r0, [pc, #4]	; (800a780 <__sfp_lock_acquire+0x8>)
 800a77a:	f000 b8b3 	b.w	800a8e4 <__retarget_lock_acquire_recursive>
 800a77e:	bf00      	nop
 800a780:	200003c5 	.word	0x200003c5

0800a784 <__sfp_lock_release>:
 800a784:	4801      	ldr	r0, [pc, #4]	; (800a78c <__sfp_lock_release+0x8>)
 800a786:	f000 b8ae 	b.w	800a8e6 <__retarget_lock_release_recursive>
 800a78a:	bf00      	nop
 800a78c:	200003c5 	.word	0x200003c5

0800a790 <__sinit_lock_acquire>:
 800a790:	4801      	ldr	r0, [pc, #4]	; (800a798 <__sinit_lock_acquire+0x8>)
 800a792:	f000 b8a7 	b.w	800a8e4 <__retarget_lock_acquire_recursive>
 800a796:	bf00      	nop
 800a798:	200003c6 	.word	0x200003c6

0800a79c <__sinit_lock_release>:
 800a79c:	4801      	ldr	r0, [pc, #4]	; (800a7a4 <__sinit_lock_release+0x8>)
 800a79e:	f000 b8a2 	b.w	800a8e6 <__retarget_lock_release_recursive>
 800a7a2:	bf00      	nop
 800a7a4:	200003c6 	.word	0x200003c6

0800a7a8 <__sinit>:
 800a7a8:	b510      	push	{r4, lr}
 800a7aa:	4604      	mov	r4, r0
 800a7ac:	f7ff fff0 	bl	800a790 <__sinit_lock_acquire>
 800a7b0:	69a3      	ldr	r3, [r4, #24]
 800a7b2:	b11b      	cbz	r3, 800a7bc <__sinit+0x14>
 800a7b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7b8:	f7ff bff0 	b.w	800a79c <__sinit_lock_release>
 800a7bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a7c0:	6523      	str	r3, [r4, #80]	; 0x50
 800a7c2:	4b13      	ldr	r3, [pc, #76]	; (800a810 <__sinit+0x68>)
 800a7c4:	4a13      	ldr	r2, [pc, #76]	; (800a814 <__sinit+0x6c>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	62a2      	str	r2, [r4, #40]	; 0x28
 800a7ca:	42a3      	cmp	r3, r4
 800a7cc:	bf04      	itt	eq
 800a7ce:	2301      	moveq	r3, #1
 800a7d0:	61a3      	streq	r3, [r4, #24]
 800a7d2:	4620      	mov	r0, r4
 800a7d4:	f000 f820 	bl	800a818 <__sfp>
 800a7d8:	6060      	str	r0, [r4, #4]
 800a7da:	4620      	mov	r0, r4
 800a7dc:	f000 f81c 	bl	800a818 <__sfp>
 800a7e0:	60a0      	str	r0, [r4, #8]
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	f000 f818 	bl	800a818 <__sfp>
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	60e0      	str	r0, [r4, #12]
 800a7ec:	2104      	movs	r1, #4
 800a7ee:	6860      	ldr	r0, [r4, #4]
 800a7f0:	f7ff ff82 	bl	800a6f8 <std>
 800a7f4:	68a0      	ldr	r0, [r4, #8]
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	2109      	movs	r1, #9
 800a7fa:	f7ff ff7d 	bl	800a6f8 <std>
 800a7fe:	68e0      	ldr	r0, [r4, #12]
 800a800:	2202      	movs	r2, #2
 800a802:	2112      	movs	r1, #18
 800a804:	f7ff ff78 	bl	800a6f8 <std>
 800a808:	2301      	movs	r3, #1
 800a80a:	61a3      	str	r3, [r4, #24]
 800a80c:	e7d2      	b.n	800a7b4 <__sinit+0xc>
 800a80e:	bf00      	nop
 800a810:	0800ae04 	.word	0x0800ae04
 800a814:	0800a741 	.word	0x0800a741

0800a818 <__sfp>:
 800a818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a81a:	4607      	mov	r7, r0
 800a81c:	f7ff ffac 	bl	800a778 <__sfp_lock_acquire>
 800a820:	4b1e      	ldr	r3, [pc, #120]	; (800a89c <__sfp+0x84>)
 800a822:	681e      	ldr	r6, [r3, #0]
 800a824:	69b3      	ldr	r3, [r6, #24]
 800a826:	b913      	cbnz	r3, 800a82e <__sfp+0x16>
 800a828:	4630      	mov	r0, r6
 800a82a:	f7ff ffbd 	bl	800a7a8 <__sinit>
 800a82e:	3648      	adds	r6, #72	; 0x48
 800a830:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a834:	3b01      	subs	r3, #1
 800a836:	d503      	bpl.n	800a840 <__sfp+0x28>
 800a838:	6833      	ldr	r3, [r6, #0]
 800a83a:	b30b      	cbz	r3, 800a880 <__sfp+0x68>
 800a83c:	6836      	ldr	r6, [r6, #0]
 800a83e:	e7f7      	b.n	800a830 <__sfp+0x18>
 800a840:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a844:	b9d5      	cbnz	r5, 800a87c <__sfp+0x64>
 800a846:	4b16      	ldr	r3, [pc, #88]	; (800a8a0 <__sfp+0x88>)
 800a848:	60e3      	str	r3, [r4, #12]
 800a84a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a84e:	6665      	str	r5, [r4, #100]	; 0x64
 800a850:	f000 f847 	bl	800a8e2 <__retarget_lock_init_recursive>
 800a854:	f7ff ff96 	bl	800a784 <__sfp_lock_release>
 800a858:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a85c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a860:	6025      	str	r5, [r4, #0]
 800a862:	61a5      	str	r5, [r4, #24]
 800a864:	2208      	movs	r2, #8
 800a866:	4629      	mov	r1, r5
 800a868:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a86c:	f7fd fabc 	bl	8007de8 <memset>
 800a870:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a874:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a878:	4620      	mov	r0, r4
 800a87a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a87c:	3468      	adds	r4, #104	; 0x68
 800a87e:	e7d9      	b.n	800a834 <__sfp+0x1c>
 800a880:	2104      	movs	r1, #4
 800a882:	4638      	mov	r0, r7
 800a884:	f7ff ff62 	bl	800a74c <__sfmoreglue>
 800a888:	4604      	mov	r4, r0
 800a88a:	6030      	str	r0, [r6, #0]
 800a88c:	2800      	cmp	r0, #0
 800a88e:	d1d5      	bne.n	800a83c <__sfp+0x24>
 800a890:	f7ff ff78 	bl	800a784 <__sfp_lock_release>
 800a894:	230c      	movs	r3, #12
 800a896:	603b      	str	r3, [r7, #0]
 800a898:	e7ee      	b.n	800a878 <__sfp+0x60>
 800a89a:	bf00      	nop
 800a89c:	0800ae04 	.word	0x0800ae04
 800a8a0:	ffff0001 	.word	0xffff0001

0800a8a4 <_fwalk_reent>:
 800a8a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8a8:	4606      	mov	r6, r0
 800a8aa:	4688      	mov	r8, r1
 800a8ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a8b0:	2700      	movs	r7, #0
 800a8b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a8b6:	f1b9 0901 	subs.w	r9, r9, #1
 800a8ba:	d505      	bpl.n	800a8c8 <_fwalk_reent+0x24>
 800a8bc:	6824      	ldr	r4, [r4, #0]
 800a8be:	2c00      	cmp	r4, #0
 800a8c0:	d1f7      	bne.n	800a8b2 <_fwalk_reent+0xe>
 800a8c2:	4638      	mov	r0, r7
 800a8c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8c8:	89ab      	ldrh	r3, [r5, #12]
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d907      	bls.n	800a8de <_fwalk_reent+0x3a>
 800a8ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a8d2:	3301      	adds	r3, #1
 800a8d4:	d003      	beq.n	800a8de <_fwalk_reent+0x3a>
 800a8d6:	4629      	mov	r1, r5
 800a8d8:	4630      	mov	r0, r6
 800a8da:	47c0      	blx	r8
 800a8dc:	4307      	orrs	r7, r0
 800a8de:	3568      	adds	r5, #104	; 0x68
 800a8e0:	e7e9      	b.n	800a8b6 <_fwalk_reent+0x12>

0800a8e2 <__retarget_lock_init_recursive>:
 800a8e2:	4770      	bx	lr

0800a8e4 <__retarget_lock_acquire_recursive>:
 800a8e4:	4770      	bx	lr

0800a8e6 <__retarget_lock_release_recursive>:
 800a8e6:	4770      	bx	lr

0800a8e8 <__swhatbuf_r>:
 800a8e8:	b570      	push	{r4, r5, r6, lr}
 800a8ea:	460e      	mov	r6, r1
 800a8ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8f0:	2900      	cmp	r1, #0
 800a8f2:	b096      	sub	sp, #88	; 0x58
 800a8f4:	4614      	mov	r4, r2
 800a8f6:	461d      	mov	r5, r3
 800a8f8:	da08      	bge.n	800a90c <__swhatbuf_r+0x24>
 800a8fa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a8fe:	2200      	movs	r2, #0
 800a900:	602a      	str	r2, [r5, #0]
 800a902:	061a      	lsls	r2, r3, #24
 800a904:	d410      	bmi.n	800a928 <__swhatbuf_r+0x40>
 800a906:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a90a:	e00e      	b.n	800a92a <__swhatbuf_r+0x42>
 800a90c:	466a      	mov	r2, sp
 800a90e:	f000 f903 	bl	800ab18 <_fstat_r>
 800a912:	2800      	cmp	r0, #0
 800a914:	dbf1      	blt.n	800a8fa <__swhatbuf_r+0x12>
 800a916:	9a01      	ldr	r2, [sp, #4]
 800a918:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a91c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a920:	425a      	negs	r2, r3
 800a922:	415a      	adcs	r2, r3
 800a924:	602a      	str	r2, [r5, #0]
 800a926:	e7ee      	b.n	800a906 <__swhatbuf_r+0x1e>
 800a928:	2340      	movs	r3, #64	; 0x40
 800a92a:	2000      	movs	r0, #0
 800a92c:	6023      	str	r3, [r4, #0]
 800a92e:	b016      	add	sp, #88	; 0x58
 800a930:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a934 <__smakebuf_r>:
 800a934:	898b      	ldrh	r3, [r1, #12]
 800a936:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a938:	079d      	lsls	r5, r3, #30
 800a93a:	4606      	mov	r6, r0
 800a93c:	460c      	mov	r4, r1
 800a93e:	d507      	bpl.n	800a950 <__smakebuf_r+0x1c>
 800a940:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a944:	6023      	str	r3, [r4, #0]
 800a946:	6123      	str	r3, [r4, #16]
 800a948:	2301      	movs	r3, #1
 800a94a:	6163      	str	r3, [r4, #20]
 800a94c:	b002      	add	sp, #8
 800a94e:	bd70      	pop	{r4, r5, r6, pc}
 800a950:	ab01      	add	r3, sp, #4
 800a952:	466a      	mov	r2, sp
 800a954:	f7ff ffc8 	bl	800a8e8 <__swhatbuf_r>
 800a958:	9900      	ldr	r1, [sp, #0]
 800a95a:	4605      	mov	r5, r0
 800a95c:	4630      	mov	r0, r6
 800a95e:	f7ff f963 	bl	8009c28 <_malloc_r>
 800a962:	b948      	cbnz	r0, 800a978 <__smakebuf_r+0x44>
 800a964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a968:	059a      	lsls	r2, r3, #22
 800a96a:	d4ef      	bmi.n	800a94c <__smakebuf_r+0x18>
 800a96c:	f023 0303 	bic.w	r3, r3, #3
 800a970:	f043 0302 	orr.w	r3, r3, #2
 800a974:	81a3      	strh	r3, [r4, #12]
 800a976:	e7e3      	b.n	800a940 <__smakebuf_r+0xc>
 800a978:	4b0d      	ldr	r3, [pc, #52]	; (800a9b0 <__smakebuf_r+0x7c>)
 800a97a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a97c:	89a3      	ldrh	r3, [r4, #12]
 800a97e:	6020      	str	r0, [r4, #0]
 800a980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a984:	81a3      	strh	r3, [r4, #12]
 800a986:	9b00      	ldr	r3, [sp, #0]
 800a988:	6163      	str	r3, [r4, #20]
 800a98a:	9b01      	ldr	r3, [sp, #4]
 800a98c:	6120      	str	r0, [r4, #16]
 800a98e:	b15b      	cbz	r3, 800a9a8 <__smakebuf_r+0x74>
 800a990:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a994:	4630      	mov	r0, r6
 800a996:	f000 f8d1 	bl	800ab3c <_isatty_r>
 800a99a:	b128      	cbz	r0, 800a9a8 <__smakebuf_r+0x74>
 800a99c:	89a3      	ldrh	r3, [r4, #12]
 800a99e:	f023 0303 	bic.w	r3, r3, #3
 800a9a2:	f043 0301 	orr.w	r3, r3, #1
 800a9a6:	81a3      	strh	r3, [r4, #12]
 800a9a8:	89a0      	ldrh	r0, [r4, #12]
 800a9aa:	4305      	orrs	r5, r0
 800a9ac:	81a5      	strh	r5, [r4, #12]
 800a9ae:	e7cd      	b.n	800a94c <__smakebuf_r+0x18>
 800a9b0:	0800a741 	.word	0x0800a741

0800a9b4 <_malloc_usable_size_r>:
 800a9b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9b8:	1f18      	subs	r0, r3, #4
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	bfbc      	itt	lt
 800a9be:	580b      	ldrlt	r3, [r1, r0]
 800a9c0:	18c0      	addlt	r0, r0, r3
 800a9c2:	4770      	bx	lr

0800a9c4 <_raise_r>:
 800a9c4:	291f      	cmp	r1, #31
 800a9c6:	b538      	push	{r3, r4, r5, lr}
 800a9c8:	4604      	mov	r4, r0
 800a9ca:	460d      	mov	r5, r1
 800a9cc:	d904      	bls.n	800a9d8 <_raise_r+0x14>
 800a9ce:	2316      	movs	r3, #22
 800a9d0:	6003      	str	r3, [r0, #0]
 800a9d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d6:	bd38      	pop	{r3, r4, r5, pc}
 800a9d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a9da:	b112      	cbz	r2, 800a9e2 <_raise_r+0x1e>
 800a9dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a9e0:	b94b      	cbnz	r3, 800a9f6 <_raise_r+0x32>
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f000 f830 	bl	800aa48 <_getpid_r>
 800a9e8:	462a      	mov	r2, r5
 800a9ea:	4601      	mov	r1, r0
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9f2:	f000 b817 	b.w	800aa24 <_kill_r>
 800a9f6:	2b01      	cmp	r3, #1
 800a9f8:	d00a      	beq.n	800aa10 <_raise_r+0x4c>
 800a9fa:	1c59      	adds	r1, r3, #1
 800a9fc:	d103      	bne.n	800aa06 <_raise_r+0x42>
 800a9fe:	2316      	movs	r3, #22
 800aa00:	6003      	str	r3, [r0, #0]
 800aa02:	2001      	movs	r0, #1
 800aa04:	e7e7      	b.n	800a9d6 <_raise_r+0x12>
 800aa06:	2400      	movs	r4, #0
 800aa08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aa0c:	4628      	mov	r0, r5
 800aa0e:	4798      	blx	r3
 800aa10:	2000      	movs	r0, #0
 800aa12:	e7e0      	b.n	800a9d6 <_raise_r+0x12>

0800aa14 <raise>:
 800aa14:	4b02      	ldr	r3, [pc, #8]	; (800aa20 <raise+0xc>)
 800aa16:	4601      	mov	r1, r0
 800aa18:	6818      	ldr	r0, [r3, #0]
 800aa1a:	f7ff bfd3 	b.w	800a9c4 <_raise_r>
 800aa1e:	bf00      	nop
 800aa20:	2000000c 	.word	0x2000000c

0800aa24 <_kill_r>:
 800aa24:	b538      	push	{r3, r4, r5, lr}
 800aa26:	4d07      	ldr	r5, [pc, #28]	; (800aa44 <_kill_r+0x20>)
 800aa28:	2300      	movs	r3, #0
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	4608      	mov	r0, r1
 800aa2e:	4611      	mov	r1, r2
 800aa30:	602b      	str	r3, [r5, #0]
 800aa32:	f7f6 fd47 	bl	80014c4 <_kill>
 800aa36:	1c43      	adds	r3, r0, #1
 800aa38:	d102      	bne.n	800aa40 <_kill_r+0x1c>
 800aa3a:	682b      	ldr	r3, [r5, #0]
 800aa3c:	b103      	cbz	r3, 800aa40 <_kill_r+0x1c>
 800aa3e:	6023      	str	r3, [r4, #0]
 800aa40:	bd38      	pop	{r3, r4, r5, pc}
 800aa42:	bf00      	nop
 800aa44:	200003c0 	.word	0x200003c0

0800aa48 <_getpid_r>:
 800aa48:	f7f6 bd34 	b.w	80014b4 <_getpid>

0800aa4c <__sread>:
 800aa4c:	b510      	push	{r4, lr}
 800aa4e:	460c      	mov	r4, r1
 800aa50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa54:	f000 f894 	bl	800ab80 <_read_r>
 800aa58:	2800      	cmp	r0, #0
 800aa5a:	bfab      	itete	ge
 800aa5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa5e:	89a3      	ldrhlt	r3, [r4, #12]
 800aa60:	181b      	addge	r3, r3, r0
 800aa62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa66:	bfac      	ite	ge
 800aa68:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa6a:	81a3      	strhlt	r3, [r4, #12]
 800aa6c:	bd10      	pop	{r4, pc}

0800aa6e <__swrite>:
 800aa6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa72:	461f      	mov	r7, r3
 800aa74:	898b      	ldrh	r3, [r1, #12]
 800aa76:	05db      	lsls	r3, r3, #23
 800aa78:	4605      	mov	r5, r0
 800aa7a:	460c      	mov	r4, r1
 800aa7c:	4616      	mov	r6, r2
 800aa7e:	d505      	bpl.n	800aa8c <__swrite+0x1e>
 800aa80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa84:	2302      	movs	r3, #2
 800aa86:	2200      	movs	r2, #0
 800aa88:	f000 f868 	bl	800ab5c <_lseek_r>
 800aa8c:	89a3      	ldrh	r3, [r4, #12]
 800aa8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa96:	81a3      	strh	r3, [r4, #12]
 800aa98:	4632      	mov	r2, r6
 800aa9a:	463b      	mov	r3, r7
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa2:	f000 b817 	b.w	800aad4 <_write_r>

0800aaa6 <__sseek>:
 800aaa6:	b510      	push	{r4, lr}
 800aaa8:	460c      	mov	r4, r1
 800aaaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaae:	f000 f855 	bl	800ab5c <_lseek_r>
 800aab2:	1c43      	adds	r3, r0, #1
 800aab4:	89a3      	ldrh	r3, [r4, #12]
 800aab6:	bf15      	itete	ne
 800aab8:	6560      	strne	r0, [r4, #84]	; 0x54
 800aaba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aabe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aac2:	81a3      	strheq	r3, [r4, #12]
 800aac4:	bf18      	it	ne
 800aac6:	81a3      	strhne	r3, [r4, #12]
 800aac8:	bd10      	pop	{r4, pc}

0800aaca <__sclose>:
 800aaca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aace:	f000 b813 	b.w	800aaf8 <_close_r>
	...

0800aad4 <_write_r>:
 800aad4:	b538      	push	{r3, r4, r5, lr}
 800aad6:	4d07      	ldr	r5, [pc, #28]	; (800aaf4 <_write_r+0x20>)
 800aad8:	4604      	mov	r4, r0
 800aada:	4608      	mov	r0, r1
 800aadc:	4611      	mov	r1, r2
 800aade:	2200      	movs	r2, #0
 800aae0:	602a      	str	r2, [r5, #0]
 800aae2:	461a      	mov	r2, r3
 800aae4:	f7f6 fd25 	bl	8001532 <_write>
 800aae8:	1c43      	adds	r3, r0, #1
 800aaea:	d102      	bne.n	800aaf2 <_write_r+0x1e>
 800aaec:	682b      	ldr	r3, [r5, #0]
 800aaee:	b103      	cbz	r3, 800aaf2 <_write_r+0x1e>
 800aaf0:	6023      	str	r3, [r4, #0]
 800aaf2:	bd38      	pop	{r3, r4, r5, pc}
 800aaf4:	200003c0 	.word	0x200003c0

0800aaf8 <_close_r>:
 800aaf8:	b538      	push	{r3, r4, r5, lr}
 800aafa:	4d06      	ldr	r5, [pc, #24]	; (800ab14 <_close_r+0x1c>)
 800aafc:	2300      	movs	r3, #0
 800aafe:	4604      	mov	r4, r0
 800ab00:	4608      	mov	r0, r1
 800ab02:	602b      	str	r3, [r5, #0]
 800ab04:	f7f6 fd31 	bl	800156a <_close>
 800ab08:	1c43      	adds	r3, r0, #1
 800ab0a:	d102      	bne.n	800ab12 <_close_r+0x1a>
 800ab0c:	682b      	ldr	r3, [r5, #0]
 800ab0e:	b103      	cbz	r3, 800ab12 <_close_r+0x1a>
 800ab10:	6023      	str	r3, [r4, #0]
 800ab12:	bd38      	pop	{r3, r4, r5, pc}
 800ab14:	200003c0 	.word	0x200003c0

0800ab18 <_fstat_r>:
 800ab18:	b538      	push	{r3, r4, r5, lr}
 800ab1a:	4d07      	ldr	r5, [pc, #28]	; (800ab38 <_fstat_r+0x20>)
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	4604      	mov	r4, r0
 800ab20:	4608      	mov	r0, r1
 800ab22:	4611      	mov	r1, r2
 800ab24:	602b      	str	r3, [r5, #0]
 800ab26:	f7f6 fd2c 	bl	8001582 <_fstat>
 800ab2a:	1c43      	adds	r3, r0, #1
 800ab2c:	d102      	bne.n	800ab34 <_fstat_r+0x1c>
 800ab2e:	682b      	ldr	r3, [r5, #0]
 800ab30:	b103      	cbz	r3, 800ab34 <_fstat_r+0x1c>
 800ab32:	6023      	str	r3, [r4, #0]
 800ab34:	bd38      	pop	{r3, r4, r5, pc}
 800ab36:	bf00      	nop
 800ab38:	200003c0 	.word	0x200003c0

0800ab3c <_isatty_r>:
 800ab3c:	b538      	push	{r3, r4, r5, lr}
 800ab3e:	4d06      	ldr	r5, [pc, #24]	; (800ab58 <_isatty_r+0x1c>)
 800ab40:	2300      	movs	r3, #0
 800ab42:	4604      	mov	r4, r0
 800ab44:	4608      	mov	r0, r1
 800ab46:	602b      	str	r3, [r5, #0]
 800ab48:	f7f6 fd2b 	bl	80015a2 <_isatty>
 800ab4c:	1c43      	adds	r3, r0, #1
 800ab4e:	d102      	bne.n	800ab56 <_isatty_r+0x1a>
 800ab50:	682b      	ldr	r3, [r5, #0]
 800ab52:	b103      	cbz	r3, 800ab56 <_isatty_r+0x1a>
 800ab54:	6023      	str	r3, [r4, #0]
 800ab56:	bd38      	pop	{r3, r4, r5, pc}
 800ab58:	200003c0 	.word	0x200003c0

0800ab5c <_lseek_r>:
 800ab5c:	b538      	push	{r3, r4, r5, lr}
 800ab5e:	4d07      	ldr	r5, [pc, #28]	; (800ab7c <_lseek_r+0x20>)
 800ab60:	4604      	mov	r4, r0
 800ab62:	4608      	mov	r0, r1
 800ab64:	4611      	mov	r1, r2
 800ab66:	2200      	movs	r2, #0
 800ab68:	602a      	str	r2, [r5, #0]
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	f7f6 fd24 	bl	80015b8 <_lseek>
 800ab70:	1c43      	adds	r3, r0, #1
 800ab72:	d102      	bne.n	800ab7a <_lseek_r+0x1e>
 800ab74:	682b      	ldr	r3, [r5, #0]
 800ab76:	b103      	cbz	r3, 800ab7a <_lseek_r+0x1e>
 800ab78:	6023      	str	r3, [r4, #0]
 800ab7a:	bd38      	pop	{r3, r4, r5, pc}
 800ab7c:	200003c0 	.word	0x200003c0

0800ab80 <_read_r>:
 800ab80:	b538      	push	{r3, r4, r5, lr}
 800ab82:	4d07      	ldr	r5, [pc, #28]	; (800aba0 <_read_r+0x20>)
 800ab84:	4604      	mov	r4, r0
 800ab86:	4608      	mov	r0, r1
 800ab88:	4611      	mov	r1, r2
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	602a      	str	r2, [r5, #0]
 800ab8e:	461a      	mov	r2, r3
 800ab90:	f7f6 fcb2 	bl	80014f8 <_read>
 800ab94:	1c43      	adds	r3, r0, #1
 800ab96:	d102      	bne.n	800ab9e <_read_r+0x1e>
 800ab98:	682b      	ldr	r3, [r5, #0]
 800ab9a:	b103      	cbz	r3, 800ab9e <_read_r+0x1e>
 800ab9c:	6023      	str	r3, [r4, #0]
 800ab9e:	bd38      	pop	{r3, r4, r5, pc}
 800aba0:	200003c0 	.word	0x200003c0

0800aba4 <_init>:
 800aba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aba6:	bf00      	nop
 800aba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abaa:	bc08      	pop	{r3}
 800abac:	469e      	mov	lr, r3
 800abae:	4770      	bx	lr

0800abb0 <_fini>:
 800abb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abb2:	bf00      	nop
 800abb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abb6:	bc08      	pop	{r3}
 800abb8:	469e      	mov	lr, r3
 800abba:	4770      	bx	lr
