4 /*n_tbl*/
6 /*nreg*/
176 /*n_entry*/
0 /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
63 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x30
0x02
0
0x30
0x03
0
0x30
0x04
0
0x30
0x05
0
0x30
0x1E
0
0x30
0x1F
0
/*loop1 for n_burst_tbl*/
176 /*n_entry_burst*/
6 /*nbyte_entry*/
0 /*burstidx_min*/
6 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
16  /*lsb left shift*/
8 /*nbit_mask*/
1 /*reg1 in template*/
8 /*lsb right shift*/
16 /*lsb left shift*/
8 /*nbit_mask*/
2 /*reg2 in template*/
16 /*lsb right shift*/
16 /*lsb left shift*/
8 /*nbit_mask*/
3 /*reg3 in template*/
24 /*lsb right shift*/
16 /*reg3 in template*/
8 /*nbit_mask*/
4 /*reg3 in template*/
32 /*lsb right shift*/
16 /*reg3 in template*/
8 /*nbit_mask*/
5 /*reg3 in template*/
40 /*lsb right shift*/
16 /*reg3 in template*/
8 /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
3
190
0
0
3
232
3
107
0
0
3
232
3
27
0
0
3
232
2
207
0
0
3
232
2
134
0
0
3
232
2
64
0
0
3
232
1
253
0
0
3
232
3
177
0
0
1
244
3
116
0
0
1
244
3
57
0
0
1
244
3
1
0
0
1
244
2
203
0
0
1
244
3
196
0
0
0
200
3
146
0
0
0
200
3
99
0
0
0
200
3
54
0
0
0
200
3
211
0
0
0
0
3
169
0
0
0
0
3
129
0
0
0
0
3
91
0
0
0
0
3
55
0
0
0
0
3
20
0
0
0
0
2
242
6
116
0
0
2
210
6
105
0
0
2
180
1
217
0
0
2
150
6
107
0
0
2
122
5
174
0
0
2
95
6
73
0
0
2
70
0
218
0
0
2
45
3
26
0
0
2
21
5
173
0
0
1
255
1
60
0
0
1
233
3
139
0
0
1
212
5
70
0
0
1
192
6
42
0
0
1
173
5
243
0
0
1
155
4
95
0
0
1
138
1
51
0
0
1
121
3
58
0
0
1
105
3
53
0
0
1
90
0
237
0
0
1
75
3
54
0
0
1
61
2
215
0
0
1
47
6
169
0
0
1
35
0
109
0
0
1
22
5
17
0
0
1
10
6
91
0
0
0
255
4
34
0
0
0
244
5
74
0
0
0
234
2
163
0
0
0
224
3
21
0
0
0
214
6
126
0
0
0
205
5
180
0
0
0
197
0
154
0
0
0
188
5
33
0
0
0
180
5
31
0
0
0
173
0
119
0
0
0
165
5
31
0
0
0
158
4
240
0
0
0
151
6
217
0
0
0
145
3
187
0
0
0
139
2
137
0
0
0
133
3
46
0
0
0
127
5
149
0
0
0
122
2
165
0
0
0
117
1
82
0
0
0
112
1
139
0
0
0
107
3
63
0
0
0
102
6
94
0
0
0
98
3
209
0
0
0
94
2
145
0
0
0
90
2
144
0
0
0
86
3
192
0
0
0
82
6
20
0
0
0
79
2
120
0
0
0
75
6
241
0
0
0
72
5
98
0
0
0
69
4
201
0
0
0
66
5
27
0
0
0
63
6
79
0
0
0
61
1
83
0
0
0
58
4
45
0
0
0
56
0
198
0
0
0
53
5
36
0
0
0
51
3
47
0
0
0
49
1
233
0
0
0
47
1
73
0
0
0
45
1
72
0
0
0
43
1
224
0
0
0
41
3
10
0
0
0
39
4
192
0
0
0
37
6
253
0
0
0
36
2
177
0
0
0
34
5
233
0
0
0
33
2
142
0
0
0
31
6
172
0
0
0
30
4
46
0
0
0
29
2
23
0
0
0
28
0
99
0
0
0
26
6
22
0
0
0
25
5
28
0
0
0
24
4
121
0
0
0
23
4
41
0
0
0
22
4
40
0
0
0
21
4
116
0
0
0
20
5
9
0
0
0
19
5
228
0
0
0
18
7
3
0
0
0
18
1
89
0
0
0
17
2
245
0
0
0
16
4
203
0
0
0
15
6
218
0
0
0
15
2
23
0
0
0
14
4
144
0
0
0
14
0
50
0
0
0
13
3
11
0
0
0
12
6
18
0
0
0
12
2
61
0
0
0
11
5
153
0
0
0
11
2
20
0
0
0
10
5
190
0
0
0
10
2
133
0
0
0
9
6
118
0
0
0
9
3
130
0
0
0
9
0
173
0
0
0
8
4
255
0
0
0
8
2
102
0
0
0
7
6
241
0
0
0
7
4
144
0
0
0
7
2
72
0
0
0
7
0
25
0
0
0
6
5
10
0
0
0
6
3
9
0
0
0
6
1
31
0
0
0
5
6
81
0
0
0
5
4
142
0
0
0
5
2
223
0
0
0
5
1
67
0
0
0
4
6
191
0
0
0
4
5
69
0
0
0
4
3
219
0
0
0
4
2
128
0
0
0
4
1
51
0
0
0
3
6
253
0
0
0
3
5
204
0
0
0
3
4
168
0
0
0
3
3
145
0
0
0
3
2
133
0
0
0
3
1
133
0
0
0
3
0
144
0
0
0
2
6
173
0
0
0
2
5
203
0
0
0
2
4
244
0
0
0
2
4
38
0
0
0
2
3
96
0
0
0
2
2
163
0
0
0
2
1
238
0
0
0
2
1
64
0
0
0
2
0
154
0
0
0
1
7
3
0
0
0
1
6
106
0
0
0
1
5
216
0
0
0
1
5
77
0
0
0
1
4
199
0
0
0
1
4
71
0
0
0
1
3
204
0
0
0
1
3
87
0
0
0
1
2
230
0
0
0
1
2
122
0
0
0
1
2
19
0
0
0
1
1
176
0
0
0
1
1
82
0
0
0
1
0
247
0
0
0
1
0
160
0
0
0
1
0
77
0
0
0
0
7
6
0
0
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
80 /*for n_vtbl*/
0
0 /*Min Table index in evtbl*/
2 /*vtable End*/
176 /*error table entry*/
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
1
1
0
0
1
0
0
0
0
0
1
1
1
0
1
1
2
2
2
1
1
0
2
0
2
0
1
2
3
0
1
1
2
2
2
1
1
0
4
3
2
0
4
2
6
4
1
5
2
6
2
6
1
5
9
3
7
0
4
8
12
4
8
12
2
6
10
14
1
5
9
13
17
0
4
8
12
16
20
24
2
6
10
14
18
22
26
30
34
0
4
8
12
16
20
24
28
32
36
40
44
48
52
56
60
0
/*end Tbl=1*/
/*Tbl =2 VGA Preview*/
176 /*n_entry*/
0 /*tblidx_min*/
0x31 /*sensorMode of this tbl*/
63 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x30
0x02
0
0x30
0x03
0
0x30
0x04
0
0x30
0x05
0
0x30
0x1E
0
0x30
0x1F
0
176 /*n_entry_burst*/
6 /*nbyte_entry*/
0 /*burstidx_min*/
6 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
16 /*lsb left shift*/
8 /*nbit_mask*/
1
8
16
8 /*nbit_mask*/
2
16
16
8 /*nbit_mask*/
3 
24
16
8 /*nbit_mask*/
4
32
16
8 /*nbit_mask*/
5 
40
16
8 /*nbit_mask*/
1
217
1
16
6
12
2
4
2
239
5
139
1
178
2
148
5
139
1
213
5
33
5
25
1
239
3
161
4
180
2
2
3
72
4
89
1
189
3
68
4
89
1
204
2
205
4
8
1
215
1
34
3
190
1
221
3
153
3
123
1
224
3
116
3
62
1
225
0
10
3
6
1
223
4
213
2
210
1
219
5
31
2
163
2
1
0
83
2
77
1
248
2
0
2
39
1
238
3
143
2
4
2
4
4
127
1
195
1
248
4
81
1
166
1
237
2
145
1
138
1
249
4
216
1
88
2
3
4
171
1
42
1
245
1
162
1
22
1
251
1
103
0
239
1
254
3
152
0
204
2
0
1
205
0
172
2
1
1
186
0
142
2
0
3
12
0
115
1
253
5
114
0
91
1
251
2
144
0
68
2
3
0
42
0
36
1
254
4
7
0
17
1
249
1
200
0
0
1
227
5
71
0
0
1
207
2
41
0
0
1
187
4
80
0
0
1
168
5
115
0
0
1
150
5
93
0
0
1
133
3
216
0
0
1
117
0
180
0
0
1
101
1
204
0
0
1
86
0
231
0
0
1
71
3
228
0
0
1
57
4
141
0
0
1
44
2
185
0
0
1
31
4
79
0
0
1
19
3
28
0
0
1
7
5
11
0
0
0
252
3
235
0
0
0
241
5
170
0
0
0
231
4
28
0
0
0
221
5
47
0
0
0
212
2
186
0
0
0
203
2
175
0
0
0
194
4
243
0
0
0
186
3
97
0
0
0
178
3
237
0
0
0
171
0
116
0
0
0
163
4
249
0
0
0
156
5
78
0
0
0
150
1
93
0
0
0
143
5
47
0
0
0
137
4
149
0
0
0
131
5
141
0
0
0
126
1
246
0
0
0
120
5
220
0
0
0
115
5
21
0
0
0
110
5
159
0
0
0
106
1
93
0
0
0
101
4
95
0
0
0
97
2
122
0
0
0
93
1
177
0
0
0
89
1
247
0
0
0
85
3
65
0
0
0
81
5
132
0
0
0
78
2
167
0
0
0
75
0
175
0
0
0
71
5
159
0
0
0
68
5
82
0
0
0
65
5
206
0
0
0
63
0
251
0
0
0
60
2
239
0
0
0
57
5
146
0
0
0
55
2
208
0
0
0
53
0
175
0
0
0
50
5
55
0
0
0
48
4
68
0
0
0
46
3
224
0
0
0
44
4
3
0
0
0
42
4
168
0
0
0
40
5
201
0
0
0
39
1
84
0
0
0
37
3
95
0
0
0
35
5
215
0
0
0
34
2
169
0
0
0
32
5
238
0
0
0
31
3
133
0
0
0
30
1
119
0
0
0
28
5
208
0
0
0
27
4
111
0
0
0
26
3
95
0
0
0
25
2
156
0
0
0
24
2
34
0
0
0
23
1
240
0
0
0
22
2
2
0
0
0
21
2
84
0
0
0
20
2
229
0
0
0
19
3
177
0
0
0
18
4
183
0
0
0
17
5
243
0
0
0
17
1
85
0
0
0
16
2
247
0
0
0
15
4
202
0
0
0
15
0
188
0
0
0
14
2
232
0
0
0
13
5
63
0
0
0
13
1
176
0
0
0
12
4
85
0
0
0
12
1
17
0
0
0
11
3
255
0
0
0
11
1
1
0
0
0
10
4
49
0
0
0
10
1
115
0
0
0
9
4
224
0
0
0
9
2
92
0
0
0
8
6
1
0
0
0
8
3
178
0
0
0
8
1
124
0
0
0
7
5
108
0
0
0
7
3
101
0
0
0
7
1
116
0
0
0
6
5
167
0
0
0
6
3
223
0
0
0
6
2
43
0
0
0
6
0
137
0
0
0
5
5
7
0
0
0
5
3
136
0
0
0
5
2
25
0
0
0
5
0
186
0
0
0
4
5
119
0
0
0
4
4
53
0
0
0
4
3
1
0
0
0
4
1
217
0
0
0
4
0
190
0
0
0
3
5
189
0
0
0
3
4
186
0
0
0
3
3
193
0
0
0
3
2
212
0
0
0
3
1
240
0
0
0
3
1
22
0
0
0
3
0
69
0
0
0
2
5
139
0
0
0
2
4
203
0
0
0
2
4
20
0
0
0
2
3
100
0
0
0
2
2
188
0
0
0
2
2
27
0
0
0
2
1
129
0
0
0
2
0
237
0
0
0
2
0
95
0
0
0
1
5
230
0
0
0
1
5
100
0
0
0
1
4
232
0
0
0
1
4
113
0
0
0
1
3
255
0
0
0
1
3
146
0
0
0
1
3
42
0
0
0
1
2
198
0
0
0
1
2
102
0
0
0
1
2
10
0
0
0
1
1
178
0
0
0
1
1
94
0
0
0
1
1
14
0
0
0
1
0
193
0
0
0
1
0
119
0
0
0
1
0
48
0
0
/*end contains*/
/*vtable Start*/
1
2
/*loop2 for n_vtbl*/
80
0
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
2 
/*vtable End*/
/*error table Start*/
176 
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
0
0
-1
0
-1
0
0
1
1
1
0
0
-1
1
0
-1
0
1
-1
0
1
2
-2
-1
-1
-1
-2
-2
2
1
0
-1
-3
1
-1
-3
1
-2
2
-1
3
-1
3
-2
2
-4
0
4
-3
1
5
-3
1
5
-5
-1
3
7
-6
-2
2
6
-11
-7
-3
1
5
9
-13
-9
-5
-1
3
7
11
15
-19
-15
-11
-7
-3
1
5
9
13
17
21
25
-35
-31
-27
-23
-19
-15
-11
-7
-3
/*end table2 VGA Preview*/
/* Table3 Still Mshutter*/
223 /*n_entry*/
0  /*tblidx_min*/
0x41 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x30 
0x02
0
0x30
0x03
0
0x30
0x04
0
0x30
0x05
0
0x30
0x1E
0
0x30
0x1F
0
223 /*n_entry_burst*/
6 /*nbyte_entry*/
0 /*burstidx_min*/
6 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
16 /*lsb left shift*/
8 /*nbit_mask*/
1
8
16
8 /*nbit_mask*/
2
16
16
8 /*nbit_mask*/
3
24
16
8 /*nbit_mask*/
4
32
16
8 /*nbit_mask*/
5
40
16
8 /*nbit_mask*/
/*contains for n_entry_burst*/
7
190
7
8
59
89
7
190
4
186
56
129
7
190
0
219
53
200
7
190
3
233
51
44
7
190
10
199
48
172
7
190
6
183
46
72
7
190
2
45
43
254
7
190
8
50
41
204
7
190
11
215
39
178
7
190
0
180
37
176
7
190
12
12
35
194
7
190
9
241
33
234
7
190
8
17
32
38
7
190
8
70
30
117
7
190
0
149
28
215
7
190
0
1
27
74
7
190
9
168
25
205
7
190
8
129
24
97
7
190
0
110
23
5
7
190
1
245
21
183
7
190
5
100
20
119
7
190
3
92
19
69
7
190
1
23
18
32
7
190
4
25
17
7
7
190
5
236
15
250
7
190
0
90
14
249
7
190
6
6
14
2
7
190
4
249
13
22
7
190
4
9
12
52
7
190
10
71
11
91
7
190
6
111
10
140
7
190
0
1
9
198
7
190
10
248
9
7
7
190
10
101
8
81
7
190
6
91
7
163
7
190
7
31
6
252
7
190
8
214
6
92
7
190
7
210
5
195
7
190
0
140
5
49
7
190
8
49
4
164
7
190
2
246
4
30
7
190
6
81
3
157
7
190
3
3
3
34
7
190
2
125
2
172
7
190
2
5
2
59
7
190
11
72
1
206
7
190
3
56
1
103
7
190
0
1
1
4
7
190
11
160
0
164
7
190
11
87
0
73
7
176
9
82
0
0
7
93
3
144
0
0
7
13
4
107
0
0
6
192
10
13
0
0
6
119
6
106
0
0
6
49
4
25
0
0
5
238
1
123
0
0
5
173
9
77
0
0
5
112
1
130
0
0
5
53
1
63
0
0
4
252
7
39
0
0
4
198
5
164
0
0
4
146
7
192
0
0
4
97
0
1
0
0
4
49
5
208
0
0
4
3
11
208
0
0
3
216
4
169
0
0
3
174
7
236
0
0
3
134
8
90
0
0
3
96
5
7
0
0
3
59
9
89
0
0
3
24
8
49
0
0
2
247
0
190
0
0
2
214
10
203
0
0
2
184
0
193
0
0
2
154
6
196
0
0
2
126
3
148
0
0
2
99
2
210
0
0
2
73
3
224
0
0
2
48
6
37
0
0
2
24
9
12
0
0
2
1
12
12
0
0
1
236
2
85
0
0
1
215
3
246
0
0
1
195
4
45
0
0
1
176
2
132
0
0
1
157
10
209
0
0
1
140
4
25
0
0
1
123
6
131
0
0
1
107
5
102
0
0
1
92
0
97
0
0
1
77
3
98
0
0
1
63
1
202
0
0
1
49
7
141
0
0
1
36
8
20
0
0
1
24
3
19
0
0
1
12
4
134
0
0
1
0
12
42
0
0
0
246
1
43
0
0
0
235
8
31
0
0
0
225
8
59
0
0
0
216
1
66
0
0
0
206
11
141
0
0
0
198
2
13
0
0
0
189
9
102
0
0
0
181
8
215
0
0
0
174
0
49
0
0
0
166
7
213
0
0
0
159
7
9
0
0
0
152
9
235
0
0
0
146
4
10
0
0
0
140
1
138
0
0
0
134
2
67
0
0
0
128
6
21
0
0
0
123
0
150
0
0
0
117
10
52
0
0
0
112
10
66
0
0
0
108
0
161
0
0
0
103
5
199
0
0
0
99
1
7
0
0
0
94
10
215
0
0
0
90
10
144
0
0
0
87
0
25
0
0
0
83
3
235
0
0
0
79
9
169
0
0
0
76
4
246
0
0
0
73
2
5
0
0
0
70
0
197
0
0
0
67
1
34
0
0
0
64
3
11
0
0
0
61
6
111
0
0
0
58
11
62
0
0
0
56
5
33
0
0
0
54
0
81
0
0
0
51
9
8
0
0
0
49
6
168
0
0
0
47
5
108
0
0
0
45
5
72
0
0
0
43
6
49
0
0
0
41
8
26
0
0
0
39
10
249
0
0
0
38
2
123
0
0
0
36
7
39
0
0
0
35
0
99
0
0
0
33
6
181
0
0
0
32
1
134
0
0
0
30
9
92
0
0
0
29
5
159
0
0
0
28
2
145
0
0
0
27
0
41
0
0
0
25
10
168
0
0
0
24
9
120
0
0
0
23
8
218
0
0
0
22
8
200
0
0
0
21
9
61
0
0
0
20
10
49
0
0
0
19
11
161
0
0
0
19
1
62
0
0
0
18
3
148
0
0
0
17
6
86
0
0
0
16
9
127
0
0
0
16
0
195
0
0
0
15
4
174
0
0
0
14
8
244
0
0
0
14
1
73
0
0
0
13
6
57
0
0
0
12
11
120
0
0
0
12
4
188
0
0
0
11
10
145
0
0
0
11
4
100
0
0
0
10
10
195
0
0
0
10
5
25
0
0
0
9
11
245
0
0
0
9
6
195
0
0
0
9
1
202
0
0
0
8
9
79
0
0
0
8
4
192
0
0
0
8
0
98
0
0
0
7
8
123
0
0
0
7
4
122
0
0
0
7
0
165
0
0
0
6
9
65
0
0
0
6
5
188
0
0
0
6
2
94
0
0
0
5
11
109
0
0
0
5
8
86
0
0
0
5
5
98
0
0
0
5
2
141
0
0
0
4
12
31
0
0
0
4
9
134
0
0
0
4
7
9
0
0
0
4
4
168
0
0
0
4
2
96
0
0
0
4
0
49
0
0
0
3
10
98
0
0
0
3
8
97
0
0
0
3
6
119
0
0
0
3
4
161
0
0
0
3
2
222
0
0
0
3
1
47
0
0
0
2
11
219
0
0
0
2
10
79
0
0
0
2
8
213
0
0
0
2
7
107
0
0
0
2
6
16
0
0
0
2
4
195
0
0
0
2
3
133
0
0
0
2
2
84
0
0
0
2
1
48
0
0
0
2
0
25
0
0
0
1
11
85
0
0
0
1
10
85
0
0
0
1
9
96
0
0
0
1
8
117
0
0
0
1
7
147
0
0
0
1
6
188
0
0
0
1
5
238
0
0
0
1
5
40
0
0
0
1
4
107
0
0
0
1
3
182
0
0
0
1
3
8
0
0
0
1
2
98
0
0
0
1
1
195
0
0
/*end contains*/
/*vtable Start*/
1
255 /*vtable,n_vtbl,def_vtype(0:no used)*/
135 /*loop3 for n_vtbl*/
2
0
255 /*etable,n_eidx,emin,escale in evtbl*/
31
39
119
37
225
35
92
34
232
32
131
31
46
30
231
28
174
27
130
26
99
25
80
24
73
23
77
22
92
21
116
20
151
19
195
18
248
17
54
17
123
16
201
15
31
15
123
14
223
13
73
13
185
12
48
12
172
11
46
11
181
10
66
10
211
9
105
9
4
9
162
8
69
8
236
7
151
7
69
7
247
6
172
6
100
6
31
6
222
5
158
5
98
5
40
5
241
4
188
4
137
4
89
4
42
4
254
3
211
3
170
3
131
3
93
3
58
3
23
3
246
2
215
2
185
2
156
2
128
2
102
2
76
2
52
2
29
2
6
2
241
1
221
1
201
1
182
1
164
1
147
1
131
1
115
1
100
1
85
1
72
1
58
1
46
1
33
1
22
1
11
1
0
0
246
0
236
0
227
0
218
0
209
0
201
0
193
0
185
0
178
0
171
0
165
0
158
0
152
0
146
0
141
0
135
0
130
0
125
0
121
0
116
0
112
0
108
0
104
0
100
0
97
0
93
0
90
0
87
0
84
0
81
0
78
0
75
0
73
0
70
0
68
0
66
0
64
0
61
0
59
0
58
0
56
0
54
0
52
0
51
0
49
0
48
0
46
0
45
0
/*vtable End*/
/*error table Start*/
223
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
0
-1
0
0
0
-1
0
0
0
0
0
-1
1
0
-1
0
1
-1
0
1
-1
-1
0
0
0
0
0
-1
-2
2
1
0
-2
2
0
-2
2
-1
3
0
4
0
4
-1
3
-3
1
-6
-2
2
-6
-2
2
6
-4
0
4
8
-5
-1
3
7
-10
-6
-2
2
6
10
-12
-8
-4
0
4
8
12
16
-18
-14
-10
-6
-2
2
6
10
14
18
22
26
-34
-30
-26
-22
-18
-14
-10
/*end Table3 Still Mshutter*/
/*loop4 for n_tbl*/
223 /*n_entry*/
0 /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x30
0x02
0
0x30
0x03
0
0x30
0x04
0
0x30
0x05
0
0x30
0x1E
0
0x30
0x1F
0
223 /*n_entry_burst*/
6 /*nbyte_entry*/
0 /*burstidx_min*/
6 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
16 /*lsb left shift*/
8 /*nbit_mask*/
1
8
16
8 /*nbit_mask*/
2
16
16
8 /*nbit_mask*/
3
24
16
8 /*nbit_mask*/
4
32
16
8 /*nbit_mask*/
5
40
16
8 /*nbit_mask*/
/*contains for n_entry_burst*/
7
190
7
8
59
89
7
190
4
186
56
129
7
190
0
219
53
200
7
190
3
233
51
44
7
190
10
199
48
172
7
190
6
183
46
72
7
190
2
45
43
254
7
190
8
50
41
204
7
190
11
215
39
178
7
190
0
180
37
176
7
190
12
12
35
194
7
190
9
241
33
234
7
190
8
17
32
38
7
190
8
70
30
117
7
190
0
149
28
215
7
190
0
1
27
74
7
190
9
168
25
205
7
190
8
129
24
97
7
190
0
110
23
5
7
190
1
245
21
183
7
190
5
100
20
119
7
190
3
92
19
69
7
190
1
23
18
32
7
190
4
25
17
7
7
190
5
236
15
250
7
190
0
90
14
249
7
190
6
6
14
2
7
190
4
249
13
22
7
190
4
9
12
52
7
190
10
71
11
91
7
190
6
111
10
140
7
190
0
1
9
198
7
190
10
248
9
7
7
190
10
101
8
81
7
190
6
91
7
163
7
190
7
31
6
252
7
190
8
214
6
92
7
190
7
210
5
195
7
190
0
140
5
49
7
190
8
49
4
164
7
190
2
246
4
30
7
190
6
81
3
157
7
190
3
3
3
34
7
190
2
125
2
172
7
190
2
5
2
59
7
190
11
72
1
206
7
190
3
56
1
103
7
190
0
1
1
4
7
190
11
160
0
164
7
190
11
87
0
73
7
176
9
82
0
0
7
93
3
144
0
0
7
13
4
107
0
0
6
192
10
13
0
0
6
119
6
106
0
0
6
49
4
25
0
0
5
238
1
123
0
0
5
173
9
77
0
0
5
112
1
130
0
0
5
53
1
63
0
0
4
252
7
39
0
0
4
198
5
164
0
0
4
146
7
192
0
0
4
97
0
1
0
0
4
49
5
208
0
0
4
3
11
208
0
0
3
216
4
169
0
0
3
174
7
236
0
0
3
134
8
90
0
0
3
96
5
7
0
0
3
59
9
89
0
0
3
24
8
49
0
0
2
247
0
190
0
0
2
214
10
203
0
0
2
184
0
193
0
0
2
154
6
196
0
0
2
126
3
148
0
0
2
99
2
210
0
0
2
73
3
224
0
0
2
48
6
37
0
0
2
24
9
12
0
0
2
1
12
12
0
0
1
236
2
85
0
0
1
215
3
246
0
0
1
195
4
45
0
0
1
176
2
132
0
0
1
157
10
209
0
0
1
140
4
25
0
0
1
123
6
131
0
0
1
107
5
102
0
0
1
92
0
97
0
0
1
77
3
98
0
0
1
63
1
202
0
0
1
49
7
141
0
0
1
36
8
20
0
0
1
24
3
19
0
0
1
12
4
134
0
0
1
0
12
42
0
0
0
246
1
43
0
0
0
235
8
31
0
0
0
225
8
59
0
0
0
216
1
66
0
0
0
206
11
141
0
0
0
198
2
13
0
0
0
189
9
102
0
0
0
181
8
215
0
0
0
174
0
49
0
0
0
166
7
213
0
0
0
159
7
9
0
0
0
152
9
235
0
0
0
146
4
10
0
0
0
140
1
138
0
0
0
134
2
67
0
0
0
128
6
21
0
0
0
123
0
150
0
0
0
117
10
52
0
0
0
112
10
66
0
0
0
108
0
161
0
0
0
103
5
199
0
0
0
99
1
7
0
0
0
94
10
215
0
0
0
90
10
144
0
0
0
87
0
25
0
0
0
83
3
235
0
0
0
79
9
169
0
0
0
76
4
246
0
0
0
73
2
5
0
0
0
70
0
197
0
0
0
67
1
34
0
0
0
64
3
11
0
0
0
61
6
111
0
0
0
58
11
62
0
0
0
56
5
33
0
0
0
54
0
81
0
0
0
51
9
8
0
0
0
49
6
168
0
0
0
47
5
108
0
0
0
45
5
72
0
0
0
43
6
49
0
0
0
41
8
26
0
0
0
39
10
249
0
0
0
38
2
123
0
0
0
36
7
39
0
0
0
35
0
99
0
0
0
33
6
181
0
0
0
32
1
134
0
0
0
30
9
92
0
0
0
29
5
159
0
0
0
28
2
145
0
0
0
27
0
41
0
0
0
25
10
168
0
0
0
24
9
120
0
0
0
23
8
218
0
0
0
22
8
200
0
0
0
21
9
61
0
0
0
20
10
49
0
0
0
19
11
161
0
0
0
19
1
62
0
0
0
18
3
148
0
0
0
17
6
86
0
0
0
16
9
127
0
0
0
16
0
195
0
0
0
15
4
174
0
0
0
14
8
244
0
0
0
14
1
73
0
0
0
13
6
57
0
0
0
12
11
120
0
0
0
12
4
188
0
0
0
11
10
145
0
0
0
11
4
100
0
0
0
10
10
195
0
0
0
10
5
25
0
0
0
9
11
245
0
0
0
9
6
195
0
0
0
9
1
202
0
0
0
8
9
79
0
0
0
8
4
192
0
0
0
8
0
98
0
0
0
7
8
123
0
0
0
7
4
122
0
0
0
7
0
165
0
0
0
6
9
65
0
0
0
6
5
188
0
0
0
6
2
94
0
0
0
5
11
109
0
0
0
5
8
86
0
0
0
5
5
98
0
0
0
5
2
141
0
0
0
4
12
31
0
0
0
4
9
134
0
0
0
4
7
9
0
0
0
4
4
168
0
0
0
4
2
96
0
0
0
4
0
49
0
0
0
3
10
98
0
0
0
3
8
97
0
0
0
3
6
119
0
0
0
3
4
161
0
0
0
3
2
222
0
0
0
3
1
47
0
0
0
2
11
219
0
0
0
2
10
79
0
0
0
2
8
213
0
0
0
2
7
107
0
0
0
2
6
16
0
0
0
2
4
195
0
0
0
2
3
133
0
0
0
2
2
84
0
0
0
2
1
48
0
0
0
2
0
25
0
0
0
1
11
85
0
0
0
1
10
85
0
0
0
1
9
96
0
0
0
1
8
117
0
0
0
1
7
147
0
0
0
1
6
188
0
0
0
1
5
238
0
0
0
1
5
40
0
0
0
1
4
107
0
0
0
1
3
182
0
0
0
1
3
8
0
0
0
1
2
98
0
0
0
1
1
195
0
0
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
135 /*loop4 for n_vtbl*/
0
0 /*etable,n_eidx,emin,escale in evtbl*/
/*vtable End*/
/*error table Start*/
2
223
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
1
0
1
0
0
1
0
1
0
0
1
1
0
1
1
1
1
1
1
0
1
2
0
1
1
1
1
1
0
2
1
3
1
2
1
2
3
3
0
1
1
1
1
1
0
4
4
3
1
5
4
2
6
3
0
4
1
5
1
5
0
4
8
3
7
11
4
8
12
3
7
11
1
5
9
13
0
4
8
12
16
20
4
8
12
16
20
24
1
5
9
13
17
21
25
29
33
37
4
8
12
16
20
24
28
32
36
40
44
48
52
/*end loop4*/