From 539cd1a35e64fd4f8baec51efe9da26dd41be0fe Mon Sep 17 00:00:00 2001
From: Luc Verhaegen <libv@codethink.co.uk>
Date: Fri, 26 Oct 2012 15:40:10 +0200
Subject: [PATCH 850/944] video:sunxi:disp: unify lcdc source setting

Signed-off-by: Luc Verhaegen <libv@codethink.co.uk>
---
 .../sunxi/disp/de_bsp_sun4i/de/ebios/de_lcdc.c     | 27 ++++++--
 .../sunxi/disp/de_bsp_sun4i/de/ebios/de_tvec.c     |  1 -
 .../disp/de_bsp_sun4i/de/ebios/ebios_lcdc_tve.h    |  2 +
 .../sunxi/disp/de_bsp_sun5i/de/ebios/de_lcdc.c     | 74 ++++++++++++++++++++++
 .../sunxi/disp/de_bsp_sun5i/de/ebios/de_tvec.c     |  4 ++
 .../disp/de_bsp_sun5i/de/ebios/ebios_lcdc_tve.h    |  6 ++
 6 files changed, 108 insertions(+), 6 deletions(-)

diff --git a/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/de_lcdc.c b/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/de_lcdc.c
index bb78caa..08baa5d 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/de_lcdc.c
+++ b/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/de_lcdc.c
@@ -391,10 +391,10 @@ void TCON0_cfg(__u32 sel, __panel_para_t * info)
 	    TCON1_set_gamma_table(sel, (__u32)(info->lcd_gamma_tbl), 1024);
 	    TCON1_set_gamma_Enable(sel, 1);
 	}
+#ifdef CONFIG_ARCH_SUN4I
 	else
-	{
-	    TCON1_set_gamma_Enable(sel, 0);
-	}
+		TCON1_set_gamma_Enable(sel, 0);
+#endif
 
 	LCDC_WUINT32(sel, LCDC_IOCTL0_OFF,info->lcd_io_cfg0);
     LCDC_WUINT32(sel, LCDC_IOCTL1_OFF,info->lcd_io_cfg1);
@@ -482,6 +482,10 @@ __u32 TCON1_close(__u32 sel)
 
 	LCDC_WUINT32(sel, LCDC_IOCTL3_OFF, 0xffffffff);//?
 
+#ifdef CONFIG_ARCH_SUN5I
+	LCDC_CLR_BIT(sel, LCDC_MUX_CTRL, 1<<0);
+#endif
+
 	return 0;
 }
 
@@ -816,7 +820,9 @@ __u32 TCON1_set_hdmi_mode(__u32 sel, __u8 mode)
 	cfg.b_rgb_remap_io = 1;//rgb
 	cfg.b_remap_if      = 1;
 	TCON1_cfg(sel, &cfg);
+#ifdef CONFIG_ARCH_SUN4I
     TCON_set_hdmi_src(sel);
+#endif
 
     return 0;
 }
@@ -1005,7 +1011,11 @@ __u32 TCON1_set_tv_mode(__u32 sel, __u8 mode)
     cfg.b_remap_if      = 0;
     TCON1_cfg(sel, &cfg);
 
+#ifdef CONFIG_ARCH_SUN4I
     TCON_set_tv_src(sel, sel);
+#else
+    LCDC_SET_BIT(sel, LCDC_MUX_CTRL, 1<<0);
+#endif
 
     return 0;
 }
@@ -1131,7 +1141,10 @@ __s32 TCON1_set_vga_mode(__u32 sel, __u8 mode)
     cfg.b_rgb_remap_io = 0;
     cfg.b_remap_if      = 1;
     TCON1_cfg(sel, &cfg);
+
+#ifdef CONFIG_ARCH_SUN4I
     TCON_set_tv_src(sel, sel);
+#endif
 
     return 0;
 }
@@ -1251,6 +1264,7 @@ void LCD_CPU_Burst_Write(__u32 sel, int addr,int data1,int data2)
 
 __u32 LCD_CPU_Busy(__u32 sel)
 {
+#ifdef CONFIG_ARCH_SUN4I
 	volatile __u32 i;
 	__u32 counter=0;
 	__u32 reg_val;
@@ -1273,8 +1287,9 @@ __u32 LCD_CPU_Busy(__u32 sel)
 			return 0;
 		}
 	}
-
-//	return (LCDC_RUINT32(sel, LCDC_CPUIF_OFF) & (LCDC_BIT23 | LCDC_BIT22));
+#else
+	return (LCDC_RUINT32(sel, LCDC_CPUIF_OFF) & (LCDC_BIT23 | LCDC_BIT22));
+#endif /* CONFIG_ARCH_SUN4I */
 }
 
 void LCD_CPU_WR_INDEX_24b(__u32 sel, __u32 index)
@@ -1395,6 +1410,7 @@ __s32 LCD_LVDS_close(__u32 sel)
 	return 0;
 }
 
+#ifdef CONFIG_ARCH_SUN4I
 #define ____TCON_MUX_CTL____
 
 __u8 TCON_mux_init(void)
@@ -1423,6 +1439,7 @@ __u8 TCON_set_tv_src(__u32 tv_index, __u8 src)
 	}
 	return 0;
 }
+#endif /* CONFIG_ARCH_SUN4I */
 
 #define ____TCON_CEU____
 
diff --git a/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/de_tvec.c b/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/de_tvec.c
index 26f6bf6..adf5d2b 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/de_tvec.c
+++ b/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/de_tvec.c
@@ -410,7 +410,6 @@ __s32 TVE_get_dac_status(__u32 index)
     status = TVE_RUINT32(sel,TVE_038)>>(dac*8);
     status &= 0x3;
 
-    //OSAL_PRINTF("%x,%x,%x,%x\n", sel, dac, reg_000, status);
     return status;
 }
 
diff --git a/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/ebios_lcdc_tve.h b/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/ebios_lcdc_tve.h
index 27692d7..008683c 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/ebios_lcdc_tve.h
+++ b/drivers/video/sunxi/disp/de_bsp_sun4i/de/ebios/ebios_lcdc_tve.h
@@ -179,9 +179,11 @@ __s32   TCON1_get_height(__u32 sel);
 __s32   TCON1_set_gamma_table(__u32 sel, __u32 address,__u32 size);
 __s32   TCON1_set_gamma_Enable(__u32 sel, __bool enable);
 
+#ifdef CONFIG_ARCH_SUN4I
 __u8 	TCON_mux_init(void);
 __u8    TCON_set_hdmi_src(__u8 src);
 __u8    TCON_set_tv_src(__u32 tv_index, __u8 src);
+#endif
 
 __s32   TVE_set_reg_base(__u32 sel,__u32 address);
 __u32   TVE_get_reg_base(__u32 sel);
diff --git a/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/de_lcdc.c b/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/de_lcdc.c
index 868e38e..8ba83be 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/de_lcdc.c
+++ b/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/de_lcdc.c
@@ -391,6 +391,10 @@ void TCON0_cfg(__u32 sel, __panel_para_t * info)
 	    TCON1_set_gamma_table(sel, (__u32)(info->lcd_gamma_tbl), 1024);
 	    TCON1_set_gamma_Enable(sel, 1);
 	}
+#ifdef CONFIG_ARCH_SUN4I
+	else
+		TCON1_set_gamma_Enable(sel, 0);
+#endif
 
 	LCDC_WUINT32(sel, LCDC_IOCTL0_OFF,info->lcd_io_cfg0);
     LCDC_WUINT32(sel, LCDC_IOCTL1_OFF,info->lcd_io_cfg1);
@@ -478,7 +482,9 @@ __u32 TCON1_close(__u32 sel)
 
 	LCDC_WUINT32(sel, LCDC_IOCTL3_OFF, 0xffffffff);//?
 
+#ifdef CONFIG_ARCH_SUN5I
     LCDC_CLR_BIT(sel, LCDC_MUX_CTRL, 1<<0);
+#endif
 
 	return 0;
 }
@@ -814,6 +820,9 @@ __u32 TCON1_set_hdmi_mode(__u32 sel, __u8 mode)
 	cfg.b_rgb_remap_io = 1;//rgb
 	cfg.b_remap_if      = 1;
 	TCON1_cfg(sel, &cfg);
+#ifdef CONFIG_ARCH_SUN4I
+	TCON_set_hdmi_src(sel);
+#endif
 
     return 0;
 }
@@ -1001,7 +1010,12 @@ __u32 TCON1_set_tv_mode(__u32 sel, __u8 mode)
     cfg.b_rgb_remap_io = 0;
     cfg.b_remap_if      = 0;
     TCON1_cfg(sel, &cfg);
+
+#ifdef CONFIG_ARCH_SUN4I
+    TCON_set_tv_src(sel, sel);
+#else
     LCDC_SET_BIT(sel, LCDC_MUX_CTRL, 1<<0);
+#endif
 
     return 0;
 }
@@ -1128,6 +1142,10 @@ __s32 TCON1_set_vga_mode(__u32 sel, __u8 mode)
     cfg.b_remap_if      = 1;
     TCON1_cfg(sel, &cfg);
 
+#ifdef CONFIG_ARCH_SUN4I
+    TCON_set_tv_src(sel, sel);
+#endif
+
     return 0;
 }
 
@@ -1246,7 +1264,32 @@ void LCD_CPU_Burst_Write(__u32 sel, int addr,int data1,int data2)
 
 __u32 LCD_CPU_Busy(__u32 sel)
 {
+#ifdef CONFIG_ARCH_SUN4I
+	volatile __u32 i;
+	__u32 counter=0;
+	__u32 reg_val;
+
+	LCDC_SET_BIT(sel, LCDC_CPUIF_OFF,LCDC_BIT0);
+	for(i=0;i<80;i++);
+
+	while(1)
+	{
+		reg_val = LCDC_RUINT32(sel, LCDC_CPUIF_OFF);
+		if(reg_val & 0x00c00000)
+		{
+			if(counter>200)
+				return 0;
+		    else
+			counter++;
+		}
+		else
+		{
+			return 0;
+		}
+	}
+#else
 	return (LCDC_RUINT32(sel, LCDC_CPUIF_OFF) & (LCDC_BIT23 | LCDC_BIT22));
+#endif /* CONFIG_ARCH_SUN4I */
 }
 
 void LCD_CPU_WR_INDEX_24b(__u32 sel, __u32 index)
@@ -1367,6 +1410,37 @@ __s32 LCD_LVDS_close(__u32 sel)
 	return 0;
 }
 
+#ifdef CONFIG_ARCH_SUN4I
+#define ____TCON_MUX_CTL____
+
+__u8 TCON_mux_init(void)
+{
+	LCDC_CLR_BIT(0,LCDC_MUX_CTRL,LCDC_BIT31);
+	LCDC_INIT_BIT(0,LCDC_MUX_CTRL,0xf<<4,0<<4);
+	LCDC_INIT_BIT(0,LCDC_MUX_CTRL,0xf,1);
+	return 0;
+}
+
+__u8 TCON_set_hdmi_src(__u8 src)
+{
+	LCDC_INIT_BIT(0,LCDC_MUX_CTRL,0x3<<8,src<<8);
+	return 0;
+}
+
+__u8 TCON_set_tv_src(__u32 tv_index, __u8 src)
+{
+    if(tv_index == 0)
+    {
+	    LCDC_INIT_BIT(0,LCDC_MUX_CTRL,0x3<<4,src<<4);
+	}
+	else
+	{
+	    LCDC_INIT_BIT(0,LCDC_MUX_CTRL,0x3<<0,src<<0);
+	}
+	return 0;
+}
+#endif /* CONFIG_ARCH_SUN4I */
+
 #define ____TCON_CEU____
 
 
diff --git a/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/de_tvec.c b/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/de_tvec.c
index b21742b..adf5d2b 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/de_tvec.c
+++ b/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/de_tvec.c
@@ -343,16 +343,20 @@ __s32 TVE_set_tv_mode(__u32 sel, __u8 mode)
 	TVE_SET_BIT(sel,TVE_008,0x3<<16);
 	TVE_SET_BIT(sel,TVE_008,0xf<<18);
 	TVE_WUINT32(sel,TVE_024,0x18181818);
+
 	return 0;
 }
 
 __s32 TVE_set_vga_mode(__u32 sel)
 {
     __u32 readval;
+
     TVE_WUINT32(sel,TVE_004, 0x20000000);
     TVE_WUINT32(sel,TVE_008, 0x403f1ac7);
+
     readval = TVE_RUINT32(sel,TVE_024);
     TVE_WUINT32(sel,TVE_024, readval&0xff000000);
+
     TVE_INIT_BIT(0,TVE_000, 0xfff<<4,0x321<<4);
 	return 0;
 }
diff --git a/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/ebios_lcdc_tve.h b/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/ebios_lcdc_tve.h
index a35b4fe..008683c 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/ebios_lcdc_tve.h
+++ b/drivers/video/sunxi/disp/de_bsp_sun5i/de/ebios/ebios_lcdc_tve.h
@@ -179,6 +179,12 @@ __s32   TCON1_get_height(__u32 sel);
 __s32   TCON1_set_gamma_table(__u32 sel, __u32 address,__u32 size);
 __s32   TCON1_set_gamma_Enable(__u32 sel, __bool enable);
 
+#ifdef CONFIG_ARCH_SUN4I
+__u8 	TCON_mux_init(void);
+__u8    TCON_set_hdmi_src(__u8 src);
+__u8    TCON_set_tv_src(__u32 tv_index, __u8 src);
+#endif
+
 __s32   TVE_set_reg_base(__u32 sel,__u32 address);
 __u32   TVE_get_reg_base(__u32 sel);
 __s32   TVE_init(__u32 sel);
-- 
1.8.0

