<stg><name>kernel</name>


<trans_list>

<trans id="589" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="10" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln204_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln204_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="14" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="16" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="19" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="35" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="36" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="37" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %output_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %output_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %output_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %output_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:10  %maxes = alloca [4 x i32], align 16

]]></Node>
<StgValue><ssdm name="maxes"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="64">
<![CDATA[
:11  %local_row_indices = alloca [3 x i2], align 1

]]></Node>
<StgValue><ssdm name="local_row_indices"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:12  %partial_sums_0 = alloca [4 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:13  %partial_sums_1 = alloca [4 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:14  %partial_sums_2 = alloca [4 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:15  %kernel_sums = alloca [4 x i32], align 16

]]></Node>
<StgValue><ssdm name="kernel_sums"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecMemCore([2056 x i8]* @stripes_0, [2056 x i8]* @stripes_1, [2056 x i8]* @stripes_2, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln128"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecReset([2056 x i8]* @stripes_0, [2056 x i8]* @stripes_1, [2056 x i8]* @stripes_2, i32 1, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specreset_ln130"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecReset(i1* @read_odd, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln136"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecReset(i16* @read_col_index, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln137"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecReset(i16* @compute_col_index, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln138"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1">
<![CDATA[
:21  %read_odd_load = load i1* @read_odd, align 1

]]></Node>
<StgValue><ssdm name="read_odd_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
:22  %read_col_index_load = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="16">
<![CDATA[
:23  %sext_ln157 = sext i16 %read_col_index_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln157"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24  br i1 %read_odd_load, label %.preheader13.preheader, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader14:0  %i_0 = phi i2 [ %i_1, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:1  %icmp_ln142 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:3  %i_1 = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln142, label %.loopexit.loopexit686, label %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit686:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader13:0  %i1_0 = phi i2 [ %i, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:1  %icmp_ln155 = icmp eq i2 %i1_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:3  %i = add i2 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %icmp_ln155, label %.loopexit.loopexit, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1">
<![CDATA[
.loopexit:0  %compute_odd_load = load i1* @compute_odd, align 1

]]></Node>
<StgValue><ssdm name="compute_odd_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:1  %select_ln168 = select i1 %compute_odd_load, i2 0, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:2  %select_ln168_1 = select i1 %compute_odd_load, i2 -1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln168_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:3  %select_ln168_2 = select i1 %compute_odd_load, i2 -2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln168_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:4  %select_ln168_3 = select i1 %compute_odd_load, i2 1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln168_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln155" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:5  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader16:0  %j_0 = phi i2 [ %j_1, %5 ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader16:1  %local_col_index_0 = phi i17 [ %local_col_index_1, %5 ], [ %sext_ln157, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="local_col_index_0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16:2  %icmp_ln145 = icmp eq i2 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16:4  %j_1 = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:5  br i1 %icmp_ln145, label %.preheader14.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch542 [
    i2 0, label %branch340
    i2 1, label %branch441
  ]

]]></Node>
<StgValue><ssdm name="switch_ln147"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch441:0  %tmp_55 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_1_V)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch441:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch340:0  %tmp_54 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_0_V)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch340:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch542:0  %tmp_53 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_2_V)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch542:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_100_0 = phi i8 [ %tmp_53, %branch542 ], [ %tmp_55, %branch441 ], [ %tmp_54, %branch340 ]

]]></Node>
<StgValue><ssdm name="tmp_100_0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="17">
<![CDATA[
:1  %sext_ln147 = sext i17 %local_col_index_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="17">
<![CDATA[
:2  %trunc_ln147 = trunc i17 %local_col_index_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %stripes_0_addr_1 = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %sext_ln147

]]></Node>
<StgValue><ssdm name="stripes_0_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln148 = add i13 514, %trunc_ln147

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="13">
<![CDATA[
:5  %sext_ln148 = sext i13 %add_ln148 to i64

]]></Node>
<StgValue><ssdm name="sext_ln148"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %stripes_0_addr_3 = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %sext_ln148

]]></Node>
<StgValue><ssdm name="stripes_0_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %stripes_1_addr_1 = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %sext_ln147

]]></Node>
<StgValue><ssdm name="stripes_1_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %stripes_1_addr_3 = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %sext_ln148

]]></Node>
<StgValue><ssdm name="stripes_1_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stripes_2_addr_1 = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %sext_ln147

]]></Node>
<StgValue><ssdm name="stripes_2_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %stripes_2_addr_3 = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %sext_ln148

]]></Node>
<StgValue><ssdm name="stripes_2_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:11  switch i2 %i_0, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln147"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch10:0  store i8 %tmp_100_0, i8* %stripes_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch9:0  store i8 %tmp_100_0, i8* %stripes_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch11:0  store i8 %tmp_100_0, i8* %stripes_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch11124 [
    i2 0, label %branch9122
    i2 1, label %branch10123
  ]

]]></Node>
<StgValue><ssdm name="switch_ln148"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10123:0  %tmp_63 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_1_V)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch10123:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9122:0  %tmp_62 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_0_V)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch9122:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11124:0  %tmp_61 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_2_V)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch11124:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_101_0 = phi i8 [ %tmp_61, %branch11124 ], [ %tmp_63, %branch10123 ], [ %tmp_62, %branch9122 ]

]]></Node>
<StgValue><ssdm name="tmp_101_0"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i_0, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln148"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch7:0  store i8 %tmp_101_0, i8* %stripes_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch6:0  store i8 %tmp_101_0, i8* %stripes_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch8:0  store i8 %tmp_101_0, i8* %stripes_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %local_col_index_1 = add i17 %local_col_index_0, 1

]]></Node>
<StgValue><ssdm name="local_col_index_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader15:0  %local_col_index2_0 = phi i17 [ %local_col_index, %10 ], [ %sext_ln157, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="local_col_index2_0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader15:1  %j3_0 = phi i2 [ %j, %10 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15:2  %icmp_ln158 = icmp eq i2 %j3_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15:4  %j = add i2 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:5  br i1 %icmp_ln158, label %.preheader13.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch225 [
    i2 0, label %branch023
    i2 1, label %branch124
  ]

]]></Node>
<StgValue><ssdm name="switch_ln160"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch124:0  %tmp_52 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_1_V)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch023:0  %tmp_51 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_0_V)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch023:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch225:0  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_2_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_0 = phi i8 [ %tmp, %branch225 ], [ %tmp_52, %branch124 ], [ %tmp_51, %branch023 ]

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="17">
<![CDATA[
:1  %trunc_ln160 = trunc i17 %local_col_index2_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln160 = add i13 1028, %trunc_ln160

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln160 = sext i13 %add_ln160 to i64

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %stripes_0_addr = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %sext_ln160

]]></Node>
<StgValue><ssdm name="stripes_0_addr"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %add_ln161 = add i13 1542, %trunc_ln160

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="13">
<![CDATA[
:6  %sext_ln161 = sext i13 %add_ln161 to i64

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %stripes_0_addr_2 = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="stripes_0_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %stripes_1_addr = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %sext_ln160

]]></Node>
<StgValue><ssdm name="stripes_1_addr"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stripes_1_addr_2 = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="stripes_1_addr_2"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %stripes_2_addr = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %sext_ln160

]]></Node>
<StgValue><ssdm name="stripes_2_addr"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %stripes_2_addr_2 = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="stripes_2_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:12  switch i2 %i1_0, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln160"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch4:0  store i8 %tmp_0, i8* %stripes_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch3:0  store i8 %tmp_0, i8* %stripes_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch5:0  store i8 %tmp_0, i8* %stripes_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch8117 [
    i2 0, label %branch6115
    i2 1, label %branch7116
  ]

]]></Node>
<StgValue><ssdm name="switch_ln161"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7116:0  %tmp_60 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_1_V)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch7116:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6115:0  %tmp_59 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_0_V)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch6115:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8117:0  %tmp_58 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_2_V)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch8117:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_99_0 = phi i8 [ %tmp_58, %branch8117 ], [ %tmp_60, %branch7116 ], [ %tmp_59, %branch6115 ]

]]></Node>
<StgValue><ssdm name="tmp_99_0"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i1_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln161"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch1:0  store i8 %tmp_99_0, i8* %stripes_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch0:0  store i8 %tmp_99_0, i8* %stripes_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch2:0  store i8 %tmp_99_0, i8* %stripes_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %local_col_index = add i17 %local_col_index2_0, 1

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln183 = phi i2 [ 0, %.loopexit ], [ %add_ln183, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln183"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst:1  %add_ln183 = add i2 %phi_ln183, 1

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="2">
<![CDATA[
meminst:2  %zext_ln183 = zext i2 %phi_ln183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %maxes_addr = getelementptr [4 x i32]* %maxes, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="maxes_addr"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
meminst:4  store i32 0, i32* %maxes_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst:5  %icmp_ln183 = icmp eq i2 %phi_ln183, -1

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_maxes_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln183, label %.loopexit24, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:0  %local_row_indices_ad = getelementptr [3 x i2]* %local_row_indices, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_row_indices_ad"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:1  %local_row_indices_ad_1 = getelementptr [3 x i2]* %local_row_indices, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_row_indices_ad_1"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:2  %local_row_indices_ad_2 = getelementptr [3 x i2]* %local_row_indices, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_row_indices_ad_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16">
<![CDATA[
.loopexit24:3  %compute_col_index_lo = load i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="compute_col_index_lo"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:4  %partial_sums_0_addr_1 = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:5  %partial_sums_0_addr_2 = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:6  %partial_sums_0_addr_3 = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:7  %partial_sums_0_addr_4 = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:8  %partial_sums_1_addr_1 = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:9  %partial_sums_1_addr_2 = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:10  %partial_sums_1_addr_3 = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr_3"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:11  %partial_sums_1_addr_4 = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:12  %partial_sums_2_addr_1 = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:13  %partial_sums_2_addr_2 = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:14  %partial_sums_2_addr_3 = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:15  %partial_sums_2_addr_4 = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr_4"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:16  %kernel_sums_addr_1 = getelementptr inbounds [4 x i32]* %kernel_sums, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:17  %kernel_sums_addr_2 = getelementptr inbounds [4 x i32]* %kernel_sums, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:18  %kernel_sums_addr_3 = getelementptr inbounds [4 x i32]* %kernel_sums, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:19  %kernel_sums_addr_4 = getelementptr inbounds [4 x i32]* %kernel_sums, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_4"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:20  %maxes_addr_2 = getelementptr inbounds [4 x i32]* %maxes, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="maxes_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:21  %maxes_addr_3 = getelementptr inbounds [4 x i32]* %maxes, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="maxes_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:22  %maxes_addr_4 = getelementptr inbounds [4 x i32]* %maxes, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="maxes_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:23  %maxes_addr_5 = getelementptr inbounds [4 x i32]* %maxes, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="maxes_addr_5"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24:24  br label %11

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i4_0 = phi i3 [ 0, %.loopexit24 ], [ %i_3, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln184 = icmp eq i3 %i4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_3 = add i3 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln184, label %.preheader.preheader, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_begin:1  %tmp_56 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i4_0, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:2  %top_offset = icmp ne i2 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="top_offset"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="3">
<![CDATA[
hls_label_0_begin:3  %trunc_ln189 = trunc i3 %i4_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:4  %select_ln195 = select i1 %top_offset, i2 %select_ln168_3, i2 %select_ln168

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:5  %select_ln195_1 = select i1 %top_offset, i2 %select_ln168_2, i2 %select_ln168_3

]]></Node>
<StgValue><ssdm name="select_ln195_1"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:6  %select_ln195_2 = select i1 %top_offset, i2 %select_ln168_1, i2 %select_ln168_2

]]></Node>
<StgValue><ssdm name="select_ln195_2"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:7  store i2 %select_ln195, i2* %local_row_indices_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:8  store i2 %select_ln195_1, i2* %local_row_indices_ad_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:9  store i2 %select_ln195_2, i2* %local_row_indices_ad_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="1">
<![CDATA[
hls_label_0_begin:10  %zext_ln202 = zext i1 %trunc_ln189 to i13

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="16">
<![CDATA[
hls_label_0_begin:11  %trunc_ln202 = trunc i16 %compute_col_index_lo to i13

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:12  br label %meminst25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst25:0  %phi_ln204 = phi i2 [ 0, %hls_label_0_begin ], [ %add_ln204, %meminst2528 ]

]]></Node>
<StgValue><ssdm name="phi_ln204"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst25:1  %add_ln204 = add i2 %phi_ln204, 1

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst25:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
meminst25:3  br label %meminst29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst29:0  %phi_ln204_1 = phi i2 [ 0, %meminst25 ], [ %add_ln204_1, %meminst29113 ]

]]></Node>
<StgValue><ssdm name="phi_ln204_1"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst29:1  %add_ln204_1 = add i2 %phi_ln204_1, 1

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="2">
<![CDATA[
meminst29:2  %zext_ln204 = zext i2 %phi_ln204_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst29:3  %partial_sums_0_addr = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst29:4  %partial_sums_1_addr = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst29:5  %partial_sums_2_addr = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
meminst29:6  switch i2 %phi_ln204, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln204"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch13:0  store i32 0, i32* %partial_sums_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %meminst29113

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch12:0  store i32 0, i32* %partial_sums_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %meminst29113

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln204" val="!0"/>
<literal name="phi_ln204" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch14:0  store i32 0, i32* %partial_sums_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln204" val="!0"/>
<literal name="phi_ln204" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %meminst29113

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst29113:0  %icmp_ln204 = icmp eq i2 %phi_ln204_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst29113:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst29113:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst29113:3  br i1 %icmp_ln204, label %meminst2528, label %meminst29

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst2528:0  %icmp_ln204_1 = icmp eq i2 %phi_ln204, -2

]]></Node>
<StgValue><ssdm name="icmp_ln204_1"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst2528:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst2528:2  br i1 %icmp_ln204_1, label %12, label %meminst25

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln204_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %add_ln217_16 = add i13 %zext_ln202, %trunc_ln202

]]></Node>
<StgValue><ssdm name="add_ln217_16"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln204_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit684

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit684:0  %l_0 = phi i2 [ 0, %12 ], [ %l, %.loopexit684.loopexit ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit684:1  %icmp_ln207 = icmp eq i2 %l_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit684:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit684:3  %l = add i2 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit684:4  br i1 %icmp_ln207, label %meminst32.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="2">
<![CDATA[
.preheader12.preheader:0  %zext_ln217 = zext i2 %l_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:5  %local_row_indices_ad_3 = getelementptr [3 x i2]* %local_row_indices, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="local_row_indices_ad_3"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2">
<![CDATA[
.preheader12.preheader:6  %local_row_indices_lo = load i2* %local_row_indices_ad_3, align 1

]]></Node>
<StgValue><ssdm name="local_row_indices_lo"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
meminst32.preheader:0  br label %meminst32

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="2">
<![CDATA[
.preheader12.preheader:1  %zext_ln217_1 = zext i2 %l_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln217_1"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader12.preheader:2  %tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %l_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="4">
<![CDATA[
.preheader12.preheader:3  %zext_ln217_2 = zext i4 %tmp_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln217_2"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12.preheader:4  %sub_ln217 = sub i5 %zext_ln217_2, %zext_ln217_1

]]></Node>
<StgValue><ssdm name="sub_ln217"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2">
<![CDATA[
.preheader12.preheader:6  %local_row_indices_lo = load i2* %local_row_indices_ad_3, align 1

]]></Node>
<StgValue><ssdm name="local_row_indices_lo"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader12.preheader:7  %tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %local_row_indices_lo, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="11">
<![CDATA[
.preheader12.preheader:8  %zext_ln217_3 = zext i11 %tmp_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln217_3"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader12.preheader:9  %tmp_11 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %local_row_indices_lo, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="3">
<![CDATA[
.preheader12.preheader:10  %zext_ln217_4 = zext i3 %tmp_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln217_4"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader12.preheader:11  %add_ln217_13 = add i12 %zext_ln217_4, %zext_ln217_3

]]></Node>
<StgValue><ssdm name="add_ln217_13"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="12">
<![CDATA[
.preheader12.preheader:12  %zext_ln217_5 = zext i12 %add_ln217_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln217_5"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:13  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader12:0  %m_0 = phi i2 [ %m, %.preheader11.preheader ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="2">
<![CDATA[
.preheader12:1  %zext_ln217_6 = zext i2 %m_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln217_6"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:2  %icmp_ln209 = icmp eq i2 %m_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:4  %m = add i2 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:5  br i1 %icmp_ln209, label %.loopexit684.loopexit, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader:0  %zext_ln217_7 = zext i2 %m_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln217_7"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11.preheader:1  %add_ln217_14 = add i5 %sub_ln217, %zext_ln217_7

]]></Node>
<StgValue><ssdm name="add_ln217_14"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="5">
<![CDATA[
.preheader11.preheader:2  %sext_ln217_12 = sext i5 %add_ln217_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln217_12"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:3  %kernels_0_addr = getelementptr [9 x i6]* @kernels_0, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_0_addr"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:4  %kernels_1_addr = getelementptr [9 x i6]* @kernels_1, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_1_addr"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:5  %kernels_10_addr = getelementptr [9 x i6]* @kernels_10, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_10_addr"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:6  %kernels_11_addr = getelementptr [9 x i6]* @kernels_11, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_11_addr"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:7  %kernels_2_addr = getelementptr [9 x i6]* @kernels_2, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_2_addr"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:8  %kernels_3_addr = getelementptr [9 x i6]* @kernels_3, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_3_addr"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:9  %kernels_4_addr = getelementptr [9 x i6]* @kernels_4, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_4_addr"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:10  %kernels_5_addr = getelementptr [9 x i6]* @kernels_5, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_5_addr"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:11  %kernels_6_addr = getelementptr [9 x i6]* @kernels_6, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_6_addr"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:12  %kernels_7_addr = getelementptr [9 x i6]* @kernels_7, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_7_addr"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:13  %kernels_8_addr = getelementptr [9 x i6]* @kernels_8, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_8_addr"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:14  %kernels_9_addr = getelementptr [9 x i6]* @kernels_9, i64 0, i64 %sext_ln217_12

]]></Node>
<StgValue><ssdm name="kernels_9_addr"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader11.preheader:15  %add_ln217 = add i13 %zext_ln217_6, %add_ln217_16

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader11.preheader:16  %add_ln217_15 = add i13 %zext_ln217_5, %add_ln217

]]></Node>
<StgValue><ssdm name="add_ln217_15"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="13">
<![CDATA[
.preheader11.preheader:17  %zext_ln217_8 = zext i13 %add_ln217_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln217_8"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:18  %stripes_0_addr_4 = getelementptr [2056 x i8]* @stripes_0, i64 0, i64 %zext_ln217_8

]]></Node>
<StgValue><ssdm name="stripes_0_addr_4"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:19  %stripes_1_addr_4 = getelementptr [2056 x i8]* @stripes_1, i64 0, i64 %zext_ln217_8

]]></Node>
<StgValue><ssdm name="stripes_1_addr_4"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:20  %stripes_2_addr_4 = getelementptr [2056 x i8]* @stripes_2, i64 0, i64 %zext_ln217_8

]]></Node>
<StgValue><ssdm name="stripes_2_addr_4"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:21  %kernels_0_load = load i6* %kernels_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_load"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:23  %stripes_0_load = load i8* %stripes_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:27  %partial_sums_0_load = load i32* %partial_sums_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_0_load"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:30  %kernels_1_load = load i6* %kernels_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_load"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:34  %partial_sums_0_load_1 = load i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_1"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:37  %kernels_2_load = load i6* %kernels_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_load"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:44  %kernels_3_load = load i6* %kernels_3_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_load"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:51  %kernels_4_load = load i6* %kernels_4_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_load"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:53  %stripes_1_load = load i8* %stripes_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:57  %partial_sums_1_load = load i32* %partial_sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_1_load"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:60  %kernels_5_load = load i6* %kernels_5_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_load"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:64  %partial_sums_1_load_1 = load i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_1"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:67  %kernels_6_load = load i6* %kernels_6_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_load"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:74  %kernels_7_load = load i6* %kernels_7_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_load"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:81  %kernels_8_load = load i6* %kernels_8_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_load"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:83  %stripes_2_load = load i8* %stripes_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:87  %partial_sums_2_load = load i32* %partial_sums_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_2_load"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:90  %kernels_9_load = load i6* %kernels_9_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_load"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:94  %partial_sums_2_load_1 = load i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_1"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:97  %kernels_10_load = load i6* %kernels_10_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_load"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:104  %kernels_11_load = load i6* %kernels_11_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_load"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
.loopexit684.loopexit:0  br label %.loopexit684

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="335" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:21  %kernels_0_load = load i6* %kernels_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_load"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:23  %stripes_0_load = load i8* %stripes_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:27  %partial_sums_0_load = load i32* %partial_sums_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_0_load"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:30  %kernels_1_load = load i6* %kernels_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_load"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:34  %partial_sums_0_load_1 = load i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_1"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:37  %kernels_2_load = load i6* %kernels_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_load"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:41  %partial_sums_0_load_2 = load i32* %partial_sums_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_2"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:44  %kernels_3_load = load i6* %kernels_3_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_load"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:48  %partial_sums_0_load_3 = load i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_3"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:51  %kernels_4_load = load i6* %kernels_4_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_load"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:53  %stripes_1_load = load i8* %stripes_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:57  %partial_sums_1_load = load i32* %partial_sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_1_load"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:60  %kernels_5_load = load i6* %kernels_5_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_load"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:64  %partial_sums_1_load_1 = load i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_1"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:67  %kernels_6_load = load i6* %kernels_6_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_load"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:71  %partial_sums_1_load_2 = load i32* %partial_sums_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_2"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:74  %kernels_7_load = load i6* %kernels_7_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_load"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:78  %partial_sums_1_load_3 = load i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_3"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:81  %kernels_8_load = load i6* %kernels_8_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_load"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="12">
<![CDATA[
.preheader11.preheader:83  %stripes_2_load = load i8* %stripes_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:87  %partial_sums_2_load = load i32* %partial_sums_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_2_load"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:90  %kernels_9_load = load i6* %kernels_9_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_load"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:94  %partial_sums_2_load_1 = load i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_1"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:97  %kernels_10_load = load i6* %kernels_10_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_load"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:101  %partial_sums_2_load_2 = load i32* %partial_sums_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_2"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="4">
<![CDATA[
.preheader11.preheader:104  %kernels_11_load = load i6* %kernels_11_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_load"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:108  %partial_sums_2_load_3 = load i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:22  %sext_ln217_13 = sext i6 %kernels_0_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_13"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="8">
<![CDATA[
.preheader11.preheader:24  %zext_ln217_9 = zext i8 %stripes_0_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln217_9"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:25  %mul_ln217 = mul i15 %zext_ln217_9, %sext_ln217_13

]]></Node>
<StgValue><ssdm name="mul_ln217"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:26  %sext_ln217 = sext i15 %mul_ln217 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:28  %add_ln217_1 = add nsw i32 %sext_ln217, %partial_sums_0_load

]]></Node>
<StgValue><ssdm name="add_ln217_1"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:29  store i32 %add_ln217_1, i32* %partial_sums_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:31  %sext_ln217_14 = sext i6 %kernels_1_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_14"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:32  %mul_ln217_1 = mul i15 %zext_ln217_9, %sext_ln217_14

]]></Node>
<StgValue><ssdm name="mul_ln217_1"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:33  %sext_ln217_1 = sext i15 %mul_ln217_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_1"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:35  %add_ln217_2 = add nsw i32 %sext_ln217_1, %partial_sums_0_load_1

]]></Node>
<StgValue><ssdm name="add_ln217_2"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:36  store i32 %add_ln217_2, i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:38  %sext_ln217_15 = sext i6 %kernels_2_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_15"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:39  %mul_ln217_2 = mul i15 %zext_ln217_9, %sext_ln217_15

]]></Node>
<StgValue><ssdm name="mul_ln217_2"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:40  %sext_ln217_2 = sext i15 %mul_ln217_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_2"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:41  %partial_sums_0_load_2 = load i32* %partial_sums_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_2"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:42  %add_ln217_3 = add nsw i32 %sext_ln217_2, %partial_sums_0_load_2

]]></Node>
<StgValue><ssdm name="add_ln217_3"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:45  %sext_ln217_16 = sext i6 %kernels_3_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_16"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:46  %mul_ln217_3 = mul i15 %zext_ln217_9, %sext_ln217_16

]]></Node>
<StgValue><ssdm name="mul_ln217_3"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:47  %sext_ln217_3 = sext i15 %mul_ln217_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_3"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:48  %partial_sums_0_load_3 = load i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_3"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:49  %add_ln217_4 = add nsw i32 %sext_ln217_3, %partial_sums_0_load_3

]]></Node>
<StgValue><ssdm name="add_ln217_4"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:52  %sext_ln217_17 = sext i6 %kernels_4_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_17"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="15" op_0_bw="8">
<![CDATA[
.preheader11.preheader:54  %zext_ln217_10 = zext i8 %stripes_1_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln217_10"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:55  %mul_ln217_4 = mul i15 %zext_ln217_10, %sext_ln217_17

]]></Node>
<StgValue><ssdm name="mul_ln217_4"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:56  %sext_ln217_4 = sext i15 %mul_ln217_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_4"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:58  %add_ln217_5 = add nsw i32 %sext_ln217_4, %partial_sums_1_load

]]></Node>
<StgValue><ssdm name="add_ln217_5"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:59  store i32 %add_ln217_5, i32* %partial_sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:61  %sext_ln217_18 = sext i6 %kernels_5_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_18"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:62  %mul_ln217_5 = mul i15 %zext_ln217_10, %sext_ln217_18

]]></Node>
<StgValue><ssdm name="mul_ln217_5"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:63  %sext_ln217_5 = sext i15 %mul_ln217_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_5"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:65  %add_ln217_6 = add nsw i32 %sext_ln217_5, %partial_sums_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln217_6"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:66  store i32 %add_ln217_6, i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:68  %sext_ln217_19 = sext i6 %kernels_6_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_19"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:69  %mul_ln217_6 = mul i15 %zext_ln217_10, %sext_ln217_19

]]></Node>
<StgValue><ssdm name="mul_ln217_6"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:70  %sext_ln217_6 = sext i15 %mul_ln217_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_6"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:71  %partial_sums_1_load_2 = load i32* %partial_sums_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_2"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:72  %add_ln217_7 = add nsw i32 %sext_ln217_6, %partial_sums_1_load_2

]]></Node>
<StgValue><ssdm name="add_ln217_7"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:75  %sext_ln217_20 = sext i6 %kernels_7_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_20"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:76  %mul_ln217_7 = mul i15 %zext_ln217_10, %sext_ln217_20

]]></Node>
<StgValue><ssdm name="mul_ln217_7"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:77  %sext_ln217_7 = sext i15 %mul_ln217_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_7"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:78  %partial_sums_1_load_3 = load i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_3"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:79  %add_ln217_8 = add nsw i32 %sext_ln217_7, %partial_sums_1_load_3

]]></Node>
<StgValue><ssdm name="add_ln217_8"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:82  %sext_ln217_21 = sext i6 %kernels_8_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_21"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="15" op_0_bw="8">
<![CDATA[
.preheader11.preheader:84  %zext_ln217_11 = zext i8 %stripes_2_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln217_11"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:85  %mul_ln217_8 = mul i15 %zext_ln217_11, %sext_ln217_21

]]></Node>
<StgValue><ssdm name="mul_ln217_8"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:86  %sext_ln217_8 = sext i15 %mul_ln217_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_8"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:88  %add_ln217_9 = add nsw i32 %sext_ln217_8, %partial_sums_2_load

]]></Node>
<StgValue><ssdm name="add_ln217_9"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:89  store i32 %add_ln217_9, i32* %partial_sums_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:91  %sext_ln217_22 = sext i6 %kernels_9_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_22"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:92  %mul_ln217_9 = mul i15 %zext_ln217_11, %sext_ln217_22

]]></Node>
<StgValue><ssdm name="mul_ln217_9"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:93  %sext_ln217_9 = sext i15 %mul_ln217_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_9"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:95  %add_ln217_10 = add nsw i32 %sext_ln217_9, %partial_sums_2_load_1

]]></Node>
<StgValue><ssdm name="add_ln217_10"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:96  store i32 %add_ln217_10, i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:98  %sext_ln217_23 = sext i6 %kernels_10_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_23"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:99  %mul_ln217_10 = mul i15 %zext_ln217_11, %sext_ln217_23

]]></Node>
<StgValue><ssdm name="mul_ln217_10"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:100  %sext_ln217_10 = sext i15 %mul_ln217_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_10"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:101  %partial_sums_2_load_2 = load i32* %partial_sums_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_2"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:102  %add_ln217_11 = add nsw i32 %sext_ln217_10, %partial_sums_2_load_2

]]></Node>
<StgValue><ssdm name="add_ln217_11"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="15" op_0_bw="6">
<![CDATA[
.preheader11.preheader:105  %sext_ln217_24 = sext i6 %kernels_11_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln217_24"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11.preheader:106  %mul_ln217_11 = mul i15 %zext_ln217_11, %sext_ln217_24

]]></Node>
<StgValue><ssdm name="mul_ln217_11"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:107  %sext_ln217_11 = sext i15 %mul_ln217_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_11"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader:108  %partial_sums_2_load_3 = load i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_3"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:109  %add_ln217_12 = add nsw i32 %sext_ln217_11, %partial_sums_2_load_3

]]></Node>
<StgValue><ssdm name="add_ln217_12"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="425" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:43  store i32 %add_ln217_3, i32* %partial_sums_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:50  store i32 %add_ln217_4, i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:73  store i32 %add_ln217_7, i32* %partial_sums_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:80  store i32 %add_ln217_8, i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:103  store i32 %add_ln217_11, i32* %partial_sums_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader:110  store i32 %add_ln217_12, i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:111  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst32:0  %phi_ln223 = phi i2 [ %add_ln223, %meminst32 ], [ 0, %meminst32.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln223"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst32:1  %add_ln223 = add i2 %phi_ln223, 1

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="2">
<![CDATA[
meminst32:2  %zext_ln223 = zext i2 %phi_ln223 to i64

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst32:3  %kernel_sums_addr = getelementptr [4 x i32]* %kernel_sums, i64 0, i64 %zext_ln223

]]></Node>
<StgValue><ssdm name="kernel_sums_addr"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
meminst32:4  store i32 0, i32* %kernel_sums_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst32:5  %icmp_ln223 = icmp eq i2 %phi_ln223, -1

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst32:6  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_kernel_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst32:7  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst32:8  br i1 %icmp_ln223, label %hls_label_3_begin, label %meminst32

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_begin:1  %partial_sums_0_load_4 = load i32* %partial_sums_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_4"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_begin:2  %partial_sums_1_load_4 = load i32* %partial_sums_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_4"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_begin:3  %partial_sums_2_load_4 = load i32* %partial_sums_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="444" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_begin:1  %partial_sums_0_load_4 = load i32* %partial_sums_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_4"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_begin:2  %partial_sums_1_load_4 = load i32* %partial_sums_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_4"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_begin:3  %partial_sums_2_load_4 = load i32* %partial_sums_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_4"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_begin:4  br label %13

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="449" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j8_0_0 = phi i2 [ 0, %hls_label_3_begin ], [ %add_ln227, %14 ]

]]></Node>
<StgValue><ssdm name="j8_0_0"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln227 = icmp eq i2 %j8_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln227 = add i2 %j8_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln227, label %hls_label_3, label %14

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_load_4, i32 %partial_sums_1_load_4, i32 %partial_sums_2_load_4, i2 %j8_0_0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="2">
<![CDATA[
:1  %kernel_sums_load = load i32* %kernel_sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="kernel_sums_load"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3:2  %partial_sums_0_load_5 = load i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_5"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3:3  %partial_sums_1_load_5 = load i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_5"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3:4  %partial_sums_2_load_5 = load i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="459" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="2">
<![CDATA[
:1  %kernel_sums_load = load i32* %kernel_sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="kernel_sums_load"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln229 = add nsw i32 %kernel_sums_load, %tmp_5

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
:3  store i32 %add_ln229, i32* %kernel_sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %13

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3:2  %partial_sums_0_load_5 = load i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_5"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3:3  %partial_sums_1_load_5 = load i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_5"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3:4  %partial_sums_2_load_5 = load i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_5"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:5  br label %15

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j8_0_1 = phi i2 [ 0, %hls_label_3 ], [ %add_ln227_1, %16 ]

]]></Node>
<StgValue><ssdm name="j8_0_1"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln227_1 = icmp eq i2 %j8_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln227_1"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln227_1 = add i2 %j8_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln227_1"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln227_1, label %hls_label_31, label %16

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_load_5, i32 %partial_sums_1_load_5, i32 %partial_sums_2_load_5, i2 %j8_0_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="2">
<![CDATA[
:1  %kernel_sums_load_4 = load i32* %kernel_sums_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_4"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="2">
<![CDATA[
hls_label_31:2  %partial_sums_0_load_6 = load i32* %partial_sums_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_6"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="2">
<![CDATA[
hls_label_31:3  %partial_sums_1_load_6 = load i32* %partial_sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_6"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="2">
<![CDATA[
hls_label_31:4  %partial_sums_2_load_6 = load i32* %partial_sums_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="479" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="2">
<![CDATA[
:1  %kernel_sums_load_4 = load i32* %kernel_sums_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_4"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln229_1 = add nsw i32 %kernel_sums_load_4, %tmp_7

]]></Node>
<StgValue><ssdm name="add_ln229_1"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
:3  store i32 %add_ln229_1, i32* %kernel_sums_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="482" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %15

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="483" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_31:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_31:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="2">
<![CDATA[
hls_label_31:2  %partial_sums_0_load_6 = load i32* %partial_sums_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_6"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="2">
<![CDATA[
hls_label_31:3  %partial_sums_1_load_6 = load i32* %partial_sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_6"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="2">
<![CDATA[
hls_label_31:4  %partial_sums_2_load_6 = load i32* %partial_sums_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_6"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
hls_label_31:5  br label %17

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j8_0_2 = phi i2 [ 0, %hls_label_31 ], [ %add_ln227_2, %18 ]

]]></Node>
<StgValue><ssdm name="j8_0_2"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln227_2 = icmp eq i2 %j8_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln227_2"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln227_2 = add i2 %j8_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln227_2"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln227_2, label %hls_label_32, label %18

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_load_6, i32 %partial_sums_1_load_6, i32 %partial_sums_2_load_6, i2 %j8_0_2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="2">
<![CDATA[
:1  %kernel_sums_load_5 = load i32* %kernel_sums_addr_3, align 8

]]></Node>
<StgValue><ssdm name="kernel_sums_load_5"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="2">
<![CDATA[
hls_label_32:2  %partial_sums_0_load_7 = load i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_7"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="2">
<![CDATA[
hls_label_32:3  %partial_sums_1_load_7 = load i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_7"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="2">
<![CDATA[
hls_label_32:4  %partial_sums_2_load_7 = load i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="499" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="2">
<![CDATA[
:1  %kernel_sums_load_5 = load i32* %kernel_sums_addr_3, align 8

]]></Node>
<StgValue><ssdm name="kernel_sums_load_5"/></StgValue>
</operation>

<operation id="500" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln229_2 = add nsw i32 %kernel_sums_load_5, %tmp_8

]]></Node>
<StgValue><ssdm name="add_ln229_2"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
:3  store i32 %add_ln229_2, i32* %kernel_sums_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %17

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="503" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_32:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="504" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_32:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="505" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="2">
<![CDATA[
hls_label_32:2  %partial_sums_0_load_7 = load i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_7"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="2">
<![CDATA[
hls_label_32:3  %partial_sums_1_load_7 = load i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_7"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="2">
<![CDATA[
hls_label_32:4  %partial_sums_2_load_7 = load i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_7"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
hls_label_32:5  br label %19

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="509" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j8_0_3 = phi i2 [ 0, %hls_label_32 ], [ %add_ln227_3, %20 ]

]]></Node>
<StgValue><ssdm name="j8_0_3"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln227_3 = icmp eq i2 %j8_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln227_3"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln227_3 = add i2 %j8_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln227_3"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln227_3, label %hls_label_3_end, label %20

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_load_7, i32 %partial_sums_1_load_7, i32 %partial_sums_2_load_7, i2 %j8_0_3)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="2">
<![CDATA[
:1  %kernel_sums_load_7 = load i32* %kernel_sums_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_7"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:1  %kernel_sums_load_6 = load i32* %kernel_sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="kernel_sums_load_6"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:2  %maxes_load_1 = load i32* %maxes_addr_2, align 16

]]></Node>
<StgValue><ssdm name="maxes_load_1"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:6  %kernel_sums_load_1 = load i32* %kernel_sums_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_1"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:7  %maxes_load_2 = load i32* %maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="520" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="2">
<![CDATA[
:1  %kernel_sums_load_7 = load i32* %kernel_sums_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_7"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln229_3 = add nsw i32 %kernel_sums_load_7, %tmp_9

]]></Node>
<StgValue><ssdm name="add_ln229_3"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
:3  store i32 %add_ln229_3, i32* %kernel_sums_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %19

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="524" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:1  %kernel_sums_load_6 = load i32* %kernel_sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="kernel_sums_load_6"/></StgValue>
</operation>

<operation id="525" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:2  %maxes_load_1 = load i32* %maxes_addr_2, align 16

]]></Node>
<StgValue><ssdm name="maxes_load_1"/></StgValue>
</operation>

<operation id="526" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_end:3  %icmp_ln236 = icmp sgt i32 %kernel_sums_load_6, %maxes_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="527" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:4  %select_ln236 = select i1 %icmp_ln236, i32 %kernel_sums_load_6, i32 %maxes_load_1

]]></Node>
<StgValue><ssdm name="select_ln236"/></StgValue>
</operation>

<operation id="528" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:6  %kernel_sums_load_1 = load i32* %kernel_sums_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_1"/></StgValue>
</operation>

<operation id="529" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:7  %maxes_load_2 = load i32* %maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_2"/></StgValue>
</operation>

<operation id="530" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_end:8  %icmp_ln236_1 = icmp sgt i32 %kernel_sums_load_1, %maxes_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln236_1"/></StgValue>
</operation>

<operation id="531" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:9  %select_ln236_1 = select i1 %icmp_ln236_1, i32 %kernel_sums_load_1, i32 %maxes_load_2

]]></Node>
<StgValue><ssdm name="select_ln236_1"/></StgValue>
</operation>

<operation id="532" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:11  %kernel_sums_load_2 = load i32* %kernel_sums_addr_3, align 8

]]></Node>
<StgValue><ssdm name="kernel_sums_load_2"/></StgValue>
</operation>

<operation id="533" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:12  %maxes_load_3 = load i32* %maxes_addr_4, align 8

]]></Node>
<StgValue><ssdm name="maxes_load_3"/></StgValue>
</operation>

<operation id="534" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:16  %kernel_sums_load_3 = load i32* %kernel_sums_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_3"/></StgValue>
</operation>

<operation id="535" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:17  %maxes_load_4 = load i32* %maxes_addr_5, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="536" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_3_end:5  store i32 %select_ln236, i32* %maxes_addr_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="537" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_3_end:10  store i32 %select_ln236_1, i32* %maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="538" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:11  %kernel_sums_load_2 = load i32* %kernel_sums_addr_3, align 8

]]></Node>
<StgValue><ssdm name="kernel_sums_load_2"/></StgValue>
</operation>

<operation id="539" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:12  %maxes_load_3 = load i32* %maxes_addr_4, align 8

]]></Node>
<StgValue><ssdm name="maxes_load_3"/></StgValue>
</operation>

<operation id="540" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_end:13  %icmp_ln236_2 = icmp sgt i32 %kernel_sums_load_2, %maxes_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln236_2"/></StgValue>
</operation>

<operation id="541" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:14  %select_ln236_2 = select i1 %icmp_ln236_2, i32 %kernel_sums_load_2, i32 %maxes_load_3

]]></Node>
<StgValue><ssdm name="select_ln236_2"/></StgValue>
</operation>

<operation id="542" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:16  %kernel_sums_load_3 = load i32* %kernel_sums_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_3"/></StgValue>
</operation>

<operation id="543" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="2">
<![CDATA[
hls_label_3_end:17  %maxes_load_4 = load i32* %maxes_addr_5, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_4"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_end:18  %icmp_ln236_3 = icmp sgt i32 %kernel_sums_load_3, %maxes_load_4

]]></Node>
<StgValue><ssdm name="icmp_ln236_3"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_end:19  %select_ln236_3 = select i1 %icmp_ln236_3, i32 %kernel_sums_load_3, i32 %maxes_load_4

]]></Node>
<StgValue><ssdm name="select_ln236_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="546" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="547" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_3_end:15  store i32 %select_ln236_2, i32* %maxes_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="548" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_3_end:20  store i32 %select_ln236_3, i32* %maxes_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="549" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:21  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="550" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_end:22  br label %11

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="551" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i10_0 = phi i3 [ %i_2, %22 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="552" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln240 = icmp eq i3 %i10_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="553" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="554" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_2 = add i3 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="555" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln240, label %23, label %21

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="556" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln242 = zext i3 %i10_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="557" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %maxes_addr_1 = getelementptr inbounds [4 x i32]* %maxes, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="maxes_addr_1"/></StgValue>
</operation>

<operation id="558" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="2">
<![CDATA[
:2  %maxes_load = load i32* %maxes_addr_1, align 4

]]></Node>
<StgValue><ssdm name="maxes_load"/></StgValue>
</operation>

<operation id="559" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="3">
<![CDATA[
:4  %trunc_ln182 = trunc i3 %i10_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="560" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln245 = add i16 %read_col_index_load, 2

]]></Node>
<StgValue><ssdm name="add_ln245"/></StgValue>
</operation>

<operation id="561" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln246 = icmp eq i16 %add_ln245, 513

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="562" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln246, label %24, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="563" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
<literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %xor_ln249 = xor i1 %read_odd_load, true

]]></Node>
<StgValue><ssdm name="xor_ln249"/></StgValue>
</operation>

<operation id="564" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
<literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %xor_ln249, i1* @read_odd, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="565" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
<literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="566" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="2">
<![CDATA[
:2  %maxes_load = load i32* %maxes_addr_1, align 4

]]></Node>
<StgValue><ssdm name="maxes_load"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="32">
<![CDATA[
:3  %tmp_57 = trunc i32 %maxes_load to i16

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="568" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:5  switch i2 %trunc_ln182, label %branch15 [
    i2 0, label %branch12129
    i2 1, label %branch13130
    i2 -2, label %branch14131
  ]

]]></Node>
<StgValue><ssdm name="switch_ln242"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch14131:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_2_V, i16 %tmp_57)

]]></Node>
<StgValue><ssdm name="write_ln242"/></StgValue>
</operation>

<operation id="570" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch14131:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="571" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch13130:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_1_V, i16 %tmp_57)

]]></Node>
<StgValue><ssdm name="write_ln242"/></StgValue>
</operation>

<operation id="572" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch13130:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch12129:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_0_V, i16 %tmp_57)

]]></Node>
<StgValue><ssdm name="write_ln242"/></StgValue>
</operation>

<operation id="574" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch12129:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="575" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch15:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_3_V, i16 %tmp_57)

]]></Node>
<StgValue><ssdm name="write_ln242"/></StgValue>
</operation>

<operation id="576" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="577" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="578" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge:0  %read_col_index_new_0 = phi i16 [ 1, %24 ], [ %add_ln245, %23 ]

]]></Node>
<StgValue><ssdm name="read_col_index_new_0"/></StgValue>
</operation>

<operation id="579" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %add_ln252 = add i16 %compute_col_index_lo, 2

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="580" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:2  %icmp_ln253 = icmp eq i16 %add_ln252, 512

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="581" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:3  store i16 %read_col_index_new_0, i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="582" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4  br i1 %icmp_ln253, label %25, label %mergeST1

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="583" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %xor_ln256 = xor i1 %compute_odd_load, true

]]></Node>
<StgValue><ssdm name="xor_ln256"/></StgValue>
</operation>

<operation id="584" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %xor_ln256, i1* @compute_odd, align 1

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="585" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %mergeST1

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="586" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST1:0  %compute_col_index_ne = phi i16 [ 0, %25 ], [ %add_ln252, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="compute_col_index_ne"/></StgValue>
</operation>

<operation id="587" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST1:1  store i16 %compute_col_index_ne, i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="588" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0">
<![CDATA[
mergeST1:2  ret void

]]></Node>
<StgValue><ssdm name="ret_ln258"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
