# VLSI_PD_ORCA_TOP
PD_ORCA_TOP_28nm demonstrated a complete block-level ASIC PnR flow using Synopsys ICC2, transforming gate-level netlist to GDSII across floorplanning, power planning, placement, CTS, routing, and signoff stages. The design contains 52K standard cells and 40 macros within a rectangular core  at 75% utilization
