VPR FPGA Placement and Routing.
Version: 8.1.0-dev+5ff861344
Revision: v8.0.0-rc2-3044-g5ff861344
Compiled: 2022-09-23T02:30:32
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml pw_modulator.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /root/iith-fwc-2022-23/fwc_fpga/./assignment/build/pw_modulator_dummy.sdc --fix_clusters pw_modulator_constraints.place --place


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: pw_modulator

# Loading Architecture Description
# Loading Architecture Description took 1.40 seconds (max_rss 27.7 MiB, delta_rss +24.1 MiB)
# Building complex block graph
# Building complex block graph took 0.38 seconds (max_rss 34.5 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.04 seconds (max_rss 36.3 MiB, delta_rss +1.9 MiB)
# Clean circuit
Absorbed 1135 LUT buffers
Inferred  107 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   38 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 145
# Clean circuit took 0.03 seconds (max_rss 37.1 MiB, delta_rss +0.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 37.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 37.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 136
    .input    :       2
    .output   :       2
    ASSP      :       1
    BIDIR_CELL:       3
    CLOCK_CELL:       1
    C_FRAG    :      32
    F_FRAG    :       1
    GMUX_IP   :       1
    GND       :       1
    Q_FRAG    :      33
    T_FRAG    :      58
    VCC       :       1
  Nets  : 134
    Avg Fanout:     9.2
    Max Fanout:   522.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 3
# Build Timing Graph
Warning 3: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from '$auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0]' (tnode: 6) -> '$auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0]' (tnode: 7) to allow clocks to propagate
Adding edge from '$auto$clkbufmap.cc:252:execute$2218.gmux.IP[0]' (tnode: 9) -> '$auto$clkbufmap.cc:252:execute$2218.gmux.IZ[0]' (tnode: 10) to allow clocks to propagate
Warning 5: Inferred implicit clock source fsm_clk_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$2215 (possibly data used as clock)
  Timing Graph Nodes: 1365
  Timing Graph Edges: 2229
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 37.1 MiB, delta_rss +0.0 MiB)
Warning 6: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 7: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 3 clocks
  Netlist Clock 'reset' Fanout: 1 pins (0.1%), 1 blocks (0.7%)
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2215' Fanout: 7 pins (0.5%), 7 blocks (5.1%)
  Netlist Clock 'clk' Fanout: 28 pins (2.1%), 28 blocks (20.6%)
# Load Timing Constraints
Warning 8: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 9: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/root/iith-fwc-2022-23/fwc_fpga/./assignment/build/pw_modulator_dummy.sdc' contained no SDC commands
Warning 10: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 11: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 4 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'reset' Source: 'reset.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2215' Source: 'fsm_clk_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 37.1 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: pw_modulator.net
Circuit placement file: pw_modulator.place
Circuit routing file: pw_modulator.route
Circuit SDC file: /root/iith-fwc-2022-23/fwc_fpga/./assignment/build/pw_modulator_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'pw_modulator_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'pw_modulator.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.095357 seconds).
# Load Packing took 0.10 seconds (max_rss 38.3 MiB, delta_rss +1.2 MiB)
Warning 12: Netlist contains 0 global net to non-global architecture pin connections
Warning 13: Logic block #67 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 14: Logic block #68 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 101
Netlist num_blocks: 69
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 1.
Netlist PB-LOGIC blocks: 61.
Netlist PB-CLOCK blocks: 1.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 3.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 2
Netlist output pins: 8


Pb types usage...
  PB-GMUX           : 1
   GMUX             : 1
    IP              : 1
     gmux           : 1
  PB-LOGIC          : 61
   LOGIC            : 61
    FRAGS           : 61
     c_frag_modes   : 61
      SINGLE        : 32
       c_frag       : 32
      SPLIT         : 29
       b_frag       : 29
       t_frag       : 29
     f_frag         : 1
     q_frag_modes   : 33
      INT           : 30
       q_frag       : 30
      EXT           : 3
       q_frag       : 3
  PB-CLOCK          : 1
   CLOCK            : 1
    clock_buf       : 1
    inpad           : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 3
   BIDIR            : 3
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 2
     bidir          : 2
     outpad         : 2
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		61	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		1	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		3	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.05 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.07 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.09 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.20 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.20 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.02 seconds (max_rss 38.4 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 15: This architecture version is for VPR 8.1.0-dev+5ff861344 while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 3.07 seconds (max_rss 441.4 MiB, delta_rss +403.0 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 6.73 seconds (max_rss 441.4 MiB, delta_rss +403.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 16: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 17: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 18: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 19: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 82.28 seconds (max_rss 441.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 441.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 82.28 seconds (max_rss 441.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Computing placement delta delay look-up took 3.36 seconds (max_rss 450.6 MiB, delta_rss +9.1 MiB)
Warning 20: CHANX place cost fac is 0 at 2 2
Warning 21: CHANX place cost fac is 0 at 34 34
Warning 22: CHANY place cost fac is 0 at 38 38
# Placement
## Initial Placement
Reading pw_modulator_constraints.place.

Successfully read pw_modulator_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 450.6 MiB, delta_rss +0.0 MiB)

There are 1168 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 5047

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 7.4846 td_cost: 2.25901e-06
Initial placement estimated Critical Path Delay (CPD): 100.508 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2600.29 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -100.508 ns

Initial placement estimated setup slack histogram:
[   -1e-07: -9.1e-08)  7 ( 18.9%) |******************
[ -9.1e-08: -8.2e-08) 19 ( 51.4%) |************************************************
[ -8.2e-08: -7.3e-08)  0 (  0.0%) |
[ -7.3e-08: -6.4e-08)  0 (  0.0%) |
[ -6.4e-08: -5.4e-08)  0 (  0.0%) |
[ -5.4e-08: -4.5e-08)  0 (  0.0%) |
[ -4.5e-08: -3.6e-08)  1 (  2.7%) |***
[ -3.6e-08: -2.7e-08)  3 (  8.1%) |********
[ -2.7e-08: -1.8e-08)  5 ( 13.5%) |*************
[ -1.8e-08: -8.3e-09)  2 (  5.4%) |*****
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 282
Warning 23: Starting t: 64 of 69 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.6e-01   0.996       7.42 2.2578e-06 105.694  -2.67e+03 -105.694   0.940  0.0293   38.0     1.00       282  0.200
   2    0.0 2.3e-01   1.059       7.54 2.4516e-06  99.086  -2.71e+03  -99.086   0.947  0.0210   38.0     1.00       564  0.900
   3    0.0 2.1e-01   0.957       7.34 2.2622e-06 112.034  -2.97e+03 -112.034   0.940  0.0272   38.0     1.00       846  0.900
   4    0.0 1.9e-01   1.061       7.56 2.3219e-06 110.196  -2.85e+03 -110.196   0.950  0.0303   38.0     1.00      1128  0.900
   5    0.0 1.7e-01   1.009       7.53 2.2628e-06 120.917  -3.02e+03 -120.917   0.940  0.0451   38.0     1.00      1410  0.900
   6    0.0 1.5e-01   0.979       7.56 2.3088e-06 110.754   -2.9e+03 -110.754   0.950  0.0149   38.0     1.00      1692  0.900
   7    0.0 1.4e-01   0.975       7.34 2.2249e-06 109.906  -2.83e+03 -109.906   0.943  0.0323   38.0     1.00      1974  0.900
   8    0.0 1.2e-01   1.003       7.50 2.3642e-06  98.235  -2.68e+03  -98.235   0.954  0.0177   38.0     1.00      2256  0.900
   9    0.0 1.1e-01   0.946       7.22 2.1245e-06 118.072  -3.08e+03 -118.072   0.929  0.0235   38.0     1.00      2538  0.900
  10    0.0 1.0e-01   0.981       7.22 2.216e-06  113.314  -3.02e+03 -113.314   0.961  0.0250   38.0     1.00      2820  0.900
  11    0.0 5.0e-02   1.003       7.49 2.3027e-06 107.207  -2.99e+03 -107.207   0.894  0.0211   38.0     1.00      3102  0.500
  12    0.0 4.5e-02   0.961       7.54 2.238e-06  112.501  -2.76e+03 -112.501   0.869  0.0312   38.0     1.00      3384  0.900
  13    0.0 4.1e-02   1.052       7.46 2.3322e-06  90.076  -2.42e+03  -90.076   0.908  0.0269   38.0     1.00      3666  0.900
  14    0.0 3.6e-02   0.925       7.33 2.25e-06   110.433  -2.87e+03 -110.433   0.883  0.0254   38.0     1.00      3948  0.900
  15    0.0 3.3e-02   0.954       6.95 2.1338e-06 111.458  -2.93e+03 -111.458   0.904  0.0207   38.0     1.00      4230  0.900
  16    0.0 3.0e-02   0.986       7.15 2.1269e-06 108.597  -2.81e+03 -108.597   0.869  0.0269   38.0     1.00      4512  0.900
  17    0.0 2.7e-02   0.998       7.18 2.205e-06   96.567  -2.62e+03  -96.567   0.862  0.0144   38.0     1.00      4794  0.900
  18    0.0 2.4e-02   0.982       7.05 2.1467e-06 105.625  -2.82e+03 -105.625   0.833  0.0238   38.0     1.00      5076  0.900
  19    0.0 2.2e-02   1.018       7.30 2.1168e-06 108.533  -2.81e+03 -108.533   0.865  0.0415   38.0     1.00      5358  0.900
  20    0.0 1.9e-02   0.948       7.25 2.1983e-06 107.306  -2.77e+03 -107.306   0.833  0.0269   38.0     1.00      5640  0.900
  21    0.0 1.7e-02   0.988       7.10 2.1602e-06  98.537  -2.79e+03  -98.537   0.816  0.0254   38.0     1.00      5922  0.900
  22    0.0 1.6e-02   0.943       6.85 2.0436e-06 106.923  -2.92e+03 -106.923   0.730  0.0242   38.0     1.00      6204  0.900
  23    0.0 1.5e-02   0.986       6.81 2.0589e-06 106.396  -2.82e+03 -106.396   0.723  0.0185   38.0     1.00      6486  0.950
  24    0.0 1.4e-02   1.019       7.14 2.1886e-06 100.168  -2.66e+03 -100.168   0.823  0.0155   38.0     1.00      6768  0.950
  25    0.0 1.3e-02   0.913       6.85 2.0461e-06 107.099  -2.95e+03 -107.099   0.727  0.0478   38.0     1.00      7050  0.900
  26    0.0 1.2e-02   0.978       6.48 2.004e-06  100.398  -2.71e+03 -100.398   0.656  0.0202   38.0     1.00      7332  0.950
  27    0.0 1.2e-02   1.000       6.57 2.0389e-06 100.164  -2.71e+03 -100.164   0.720  0.0166   38.0     1.00      7614  0.950
  28    0.0 1.1e-02   0.987       6.47 1.9117e-06 104.340  -2.75e+03 -104.340   0.674  0.0292   38.0     1.00      7896  0.950
  29    0.0 1.0e-02   1.004       6.82 2.0387e-06 103.186   -2.7e+03 -103.186   0.688  0.0197   38.0     1.00      8178  0.950
  30    0.0 9.9e-03   0.997       6.81 1.9916e-06 113.492  -2.89e+03 -113.492   0.723  0.0163   38.0     1.00      8460  0.950
  31    0.0 9.4e-03   0.988       6.83 2.081e-06   98.098  -2.65e+03  -98.098   0.681  0.0236   38.0     1.00      8742  0.950
  32    0.0 8.9e-03   0.994       6.50 1.8804e-06 108.397  -2.79e+03 -108.397   0.628  0.0180   38.0     1.00      9024  0.950
  33    0.0 8.5e-03   0.990       6.61 2.0293e-06  94.718  -2.51e+03  -94.718   0.649  0.0250   38.0     1.00      9306  0.950
  34    0.0 8.0e-03   0.973       6.61 1.9531e-06  97.928  -2.63e+03  -97.928   0.617  0.0201   38.0     1.00      9588  0.950
  35    0.0 7.6e-03   0.995       6.51 1.9476e-06  98.537  -2.71e+03  -98.537   0.624  0.0160   38.0     1.00      9870  0.950
  36    0.0 7.3e-03   0.970       6.22 1.932e-06   97.073  -2.65e+03  -97.073   0.525  0.0274   38.0     1.00     10152  0.950
  37    0.0 6.9e-03   1.011       6.03 1.8596e-06  95.013  -2.58e+03  -95.013   0.518  0.0160   38.0     1.00     10434  0.950
  38    0.0 6.5e-03   1.002       5.83 1.8188e-06  93.537  -2.56e+03  -93.537   0.461  0.0209   38.0     1.00     10716  0.950
  39    0.0 6.2e-03   0.993       5.54 1.8257e-06  82.745  -2.28e+03  -82.745   0.401  0.0188   38.0     1.00     10998  0.950
  40    0.0 5.9e-03   1.035       5.46 1.6407e-06  84.865  -2.28e+03  -84.865   0.418  0.0273   36.5     1.28     11280  0.950
  41    0.0 5.6e-03   0.971       5.61 1.5945e-06  90.766  -2.35e+03  -90.766   0.351  0.0181   35.7     1.43     11562  0.950
  42    0.0 5.3e-03   0.986       5.67 1.3738e-06 103.277  -2.77e+03 -103.277   0.422  0.0200   32.5     2.03     11844  0.950
  43    0.0 5.1e-03   1.001       5.47 1.4062e-06  83.977  -2.33e+03  -83.977   0.340  0.0219   32.0     2.14     12126  0.950
  44    0.0 4.8e-03   0.984       5.32 1.2036e-06  79.697  -2.15e+03  -79.697   0.326  0.0202   28.8     2.75     12408  0.950
  45    0.0 4.6e-03   0.977       5.51 1.1235e-06  86.773  -2.37e+03  -86.773   0.404  0.0174   25.5     3.36     12690  0.950
  46    0.0 4.3e-03   1.023       5.57 1.0259e-06  90.483  -2.37e+03  -90.483   0.326  0.0174   24.6     3.54     12972  0.950
  47    0.0 4.1e-03   0.944       5.56 9.5468e-07  88.650  -2.44e+03  -88.650   0.351  0.0298   21.8     4.07     13254  0.950
  48    0.0 3.9e-03   0.963       5.40 9.0242e-07  81.916  -2.22e+03  -81.916   0.326  0.0289   19.9     4.43     13536  0.950
  49    0.0 3.7e-03   0.993       5.11 7.3155e-07  78.740  -2.09e+03  -78.740   0.309  0.0277   17.6     4.86     13818  0.950
  50    0.0 3.5e-03   0.970       4.65 7.7071e-07  75.630  -2.05e+03  -75.630   0.241  0.0258   15.3     5.30     14100  0.950
  51    0.0 3.4e-03   0.992       4.41 6.9203e-07  69.186  -1.89e+03  -69.186   0.277  0.0074   12.2     5.87     14382  0.950
  52    0.0 3.2e-03   1.008       4.47 7.4827e-07  67.641  -1.85e+03  -67.641   0.273  0.0145   10.2     6.25     14664  0.950
  53    0.0 3.0e-03   0.978       4.55 6.8789e-07  73.565  -2.01e+03  -73.565   0.379  0.0093    8.5     6.57     14946  0.950
  54    0.0 2.9e-03   0.946       4.34 6.8442e-07  71.701  -1.96e+03  -71.701   0.383  0.0288    8.0     6.67     15228  0.950
  55    0.0 2.7e-03   1.013       4.25 7.3986e-07  68.170  -1.92e+03  -68.170   0.429  0.0100    7.6     6.76     15510  0.950
  56    0.0 2.6e-03   0.986       4.20 5.8308e-07  69.193  -1.81e+03  -69.193   0.323  0.0170    7.5     6.77     15792  0.950
  57    0.0 2.5e-03   0.975       4.03 7.5332e-07  63.445   -1.8e+03  -63.445   0.351  0.0191    6.6     6.94     16074  0.950
  58    0.0 2.3e-03   1.005       4.02 6.3689e-07  60.547  -1.66e+03  -60.547   0.408  0.0067    6.0     7.05     16356  0.950
  59    0.0 2.2e-03   0.986       3.99 6.5933e-07  62.136  -1.73e+03  -62.136   0.365  0.0072    5.8     7.09     16638  0.950
  60    0.0 2.1e-03   0.973       3.86 5.4383e-07  63.345  -1.76e+03  -63.345   0.348  0.0120    5.4     7.17     16920  0.950
  61    0.0 2.0e-03   0.997       3.84 6.0649e-07  66.758  -1.82e+03  -66.758   0.372  0.0060    4.9     7.26     17202  0.950
  62    0.0 1.9e-03   1.008       4.04 6.5223e-07  63.044  -1.77e+03  -63.044   0.379  0.0083    4.6     7.33     17484  0.950
  63    0.0 1.8e-03   0.997       4.01 5.5321e-07  62.160  -1.72e+03  -62.160   0.337  0.0062    4.3     7.38     17766  0.950
  64    0.0 1.7e-03   0.970       3.87 5.4706e-07  63.953  -1.76e+03  -63.953   0.408  0.0163    3.8     7.46     18048  0.950
  65    0.0 1.6e-03   0.982       3.69 6.2232e-07  63.101  -1.78e+03  -63.101   0.394  0.0175    3.7     7.49     18330  0.950
  66    0.0 1.6e-03   0.979       3.56 5.522e-07   66.124  -1.85e+03  -66.124   0.309  0.0076    3.5     7.52     18612  0.950
  67    0.0 1.5e-03   0.996       3.52 5.9543e-07  59.454  -1.68e+03  -59.454   0.348  0.0087    3.1     7.61     18894  0.950
  68    0.0 1.4e-03   0.972       3.41 5.2299e-07  67.336  -1.85e+03  -67.336   0.390  0.0171    2.8     7.66     19176  0.950
  69    0.0 1.3e-03   0.984       3.29 5.4371e-07  61.954  -1.72e+03  -61.954   0.348  0.0074    2.7     7.69     19458  0.950
  70    0.0 1.3e-03   0.990       3.26 4.7508e-07  58.170  -1.61e+03  -58.170   0.319  0.0051    2.4     7.73     19740  0.950
  71    0.0 1.2e-03   1.005       3.26 5.8223e-07  55.673  -1.59e+03  -55.673   0.319  0.0038    2.1     7.79     20022  0.950
  72    0.0 1.1e-03   0.980       3.23 4.6981e-07  63.127  -1.72e+03  -63.127   0.429  0.0106    1.9     7.84     20304  0.950
  73    0.0 1.1e-03   1.002       3.18 5.6628e-07  58.182  -1.65e+03  -58.182   0.362  0.0041    1.8     7.84     20586  0.950
  74    0.0 1.0e-03   0.983       3.14 5.7023e-07  60.627  -1.72e+03  -60.627   0.443  0.0078    1.7     7.87     20868  0.950
  75    0.0 9.8e-04   0.987       3.06 5.3992e-07  55.862  -1.57e+03  -55.862   0.309  0.0074    1.7     7.87     21150  0.950
  76    0.0 9.3e-04   0.996       3.07 5.1308e-07  55.142  -1.53e+03  -55.142   0.287  0.0029    1.5     7.91     21432  0.950
  77    0.0 8.9e-04   0.996       3.06 5.2994e-07  52.300  -1.46e+03  -52.300   0.255  0.0049    1.3     7.95     21714  0.950
  78    0.0 8.4e-04   0.997       3.06 5.1907e-07  52.912  -1.48e+03  -52.912   0.301  0.0055    1.0     8.00     21996  0.950
  79    0.0 8.0e-04   0.996       3.04 5.3907e-07  54.168  -1.52e+03  -54.168   0.227  0.0018    1.0     8.00     22278  0.950
  80    0.0 7.6e-04   0.995       3.01 4.3147e-07  55.072  -1.51e+03  -55.072   0.270  0.0039    1.0     8.00     22560  0.950
  81    0.0 7.2e-04   1.000       3.02 5.8197e-07  50.493  -1.46e+03  -50.493   0.202  0.0027    1.0     8.00     22842  0.950
  82    0.0 6.9e-04   0.987       2.99 5.8389e-07  51.982   -1.5e+03  -51.982   0.223  0.0058    1.0     8.00     23124  0.950
  83    0.0 6.5e-04   0.992       2.96 5.1481e-07  53.391  -1.48e+03  -53.391   0.223  0.0039    1.0     8.00     23406  0.950
  84    0.0 6.2e-04   0.998       2.97 5.5621e-07  49.676  -1.45e+03  -49.676   0.181  0.0011    1.0     8.00     23688  0.950
  85    0.0 5.9e-04   0.997       2.97 5.4587e-07  50.271  -1.45e+03  -50.271   0.206  0.0016    1.0     8.00     23970  0.950
  86    0.0 5.6e-04   1.000       2.95 4.9984e-07  52.655  -1.49e+03  -52.655   0.174  0.0013    1.0     8.00     24252  0.950
  87    0.0 5.3e-04   0.998       2.95 5.4063e-07  52.396   -1.5e+03  -52.396   0.170  0.0021    1.0     8.00     24534  0.950
  88    0.0 5.0e-04   0.997       2.94 5.0408e-07  52.792  -1.48e+03  -52.792   0.209  0.0021    1.0     8.00     24816  0.950
  89    0.0 4.8e-04   1.001       2.97 4.9996e-07  51.611  -1.44e+03  -51.611   0.131  0.0016    1.0     8.00     25098  0.950
  90    0.0 3.8e-04   0.996       2.97 4.8545e-07  53.854   -1.5e+03  -53.854   0.152  0.0019    1.0     8.00     25380  0.800
  91    0.0 3.6e-04   0.994       2.96 4.7013e-07  51.868  -1.45e+03  -51.868   0.106  0.0030    1.0     8.00     25662  0.950
  92    0.0 2.9e-04   0.998       2.95 4.6808e-07  51.911  -1.45e+03  -51.911   0.121  0.0022    1.0     8.00     25944  0.800
  93    0.0 2.3e-04   0.996       2.93 4.5802e-07  52.654  -1.44e+03  -52.654   0.057  0.0025    1.0     8.00     26226  0.800
  94    0.0 1.9e-04   0.998       2.92 4.4875e-07  50.956  -1.42e+03  -50.956   0.060  0.0004    1.0     8.00     26508  0.800
  95    0.0 1.5e-04   0.998       2.92 4.5038e-07  50.956  -1.42e+03  -50.956   0.050  0.0011    1.0     8.00     26790  0.800
  96    0.0 1.2e-04   0.999       2.92 4.5137e-07  50.956  -1.42e+03  -50.956   0.035  0.0008    1.0     8.00     27072  0.800
  97    0.0 9.5e-05   0.999       2.92 4.2779e-07  52.654  -1.43e+03  -52.654   0.025  0.0004    1.0     8.00     27354  0.800
  98    0.0 7.6e-05   0.998       2.91 4.2071e-07  52.654  -1.43e+03  -52.654   0.021  0.0007    1.0     8.00     27636  0.800
  99    0.0 6.1e-05   1.000       2.91 4.2074e-07  52.654  -1.43e+03  -52.654   0.039  0.0003    1.0     8.00     27918  0.800
 100    0.0 0.0e+00   0.999       2.91 4.2015e-07  52.654  -1.43e+03  -52.654   0.021  0.0006    1.0     8.00     28200  0.800
## Placement Quench took 0.00 seconds (max_rss 450.6 MiB)

BB estimate of min-dist (placement) wire length: 1943

Completed placement consistency check successfully.

Swaps called: 28269

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 52.654 ns
Placement estimated setup Worst Negative Slack (sWNS): -52.654 ns
Placement estimated setup Total Negative Slack (sTNS): -1429.01 ns

Placement estimated setup slack histogram:
[ -5.3e-08: -4.9e-08)  3 (  8.1%) |******
[ -4.9e-08: -4.5e-08) 23 ( 62.2%) |************************************************
[ -4.5e-08: -4.1e-08)  0 (  0.0%) |
[ -4.1e-08: -3.7e-08)  0 (  0.0%) |
[ -3.7e-08: -3.3e-08)  0 (  0.0%) |
[ -3.3e-08: -2.9e-08)  1 (  2.7%) |**
[ -2.9e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08: -2.1e-08)  2 (  5.4%) |****
[ -2.1e-08: -1.7e-08)  2 (  5.4%) |****
[ -1.7e-08: -1.3e-08)  6 ( 16.2%) |*************

Placement estimated intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2215 to $auto$clkbufmap.cc:247:execute$2215 CPD: 20.4054 ns (49.0066 MHz)
  clk to clk CPD: 52.654 ns (18.9919 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2215 to virtual_io_clock CPD: 20.5882 ns (48.5716 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2215 CPD: 28.8455 ns (34.6675 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2215 to $auto$clkbufmap.cc:247:execute$2215 worst setup slack: -20.4054 ns
  clk to clk worst setup slack: -52.654 ns

Placement estimated inter-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2215 to virtual_io_clock worst setup slack: -20.5882 ns
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2215 worst setup slack: -28.8455 ns

Placement estimated geomean non-virtual intra-domain period: 32.7784 ns (30.5079 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 12.0644 ns (82.8888 MHz)

Placement cost: 0.998284, bb_cost: 2.91111, td_cost: 4.24493e-07, 

Placement resource usage:
  PB-GMUX    implemented as TL-GMUX   : 1
  PB-LOGIC   implemented as TL-LOGIC  : 61
  PB-CLOCK   implemented as TL-CLOCK  : 1
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 3
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 100
Placement total # of swap attempts: 28269
	Swaps accepted: 13352 (47.2 %)
	Swaps rejected: 13554 (47.9 %)
	Swaps aborted :  1363 ( 4.8 %)
Placement Quench timing analysis took 0.000969153 seconds (0.000826307 STA, 0.000142846 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.102647 seconds (0.0841485 STA, 0.018498 slack) (102 full updates: 102 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.40 seconds (max_rss 450.6 MiB, delta_rss +0.0 MiB)
Incr Slack updates 102 in 0.00458426 sec
Full Max Req/Worst Slack updates 96 in 0.00216911 sec
Incr Max Req/Worst Slack updates 6 in 0.000113 sec
Incr Criticality updates 3 in 0.000203424 sec
Full Criticality updates 99 in 0.00812696 sec

Flow timing analysis took 0.102647 seconds (0.0841485 STA, 0.018498 slack) (102 full updates: 102 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 94.84 seconds (max_rss 450.6 MiB)
