strict digraph "compose( ,  )" {
	node [label="\N"];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5f101d8610>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f101d84d0>",
		fillcolor=cadetblue,
		label="30:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f101d84d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:CA" -> "30:BS"	[cond="[]",
		lineno=None];
	"Leaf_18:AL"	[def_var="['present_state']",
		label="Leaf_18:AL"];
	"35:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f5f101d8590>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="35:AS
z = (present_state == S101)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_18:AL" -> "35:AS";
	"24:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5f10567650>",
		clk_sens=False,
		fillcolor=gold,
		label="24:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'IDLE', 'present_state']"];
	"Leaf_18:AL" -> "24:AL";
	"Leaf_24:AL"	[def_var="['next_state']",
		label="Leaf_24:AL"];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5f10564e10>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_24:AL" -> "18:AL";
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f1050ecd0>",
		fillcolor=firebrick,
		label="20:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f1050ecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f101d8950>",
		fillcolor=cadetblue,
		label="31:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f101d8950>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5f10567ad0>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f10981610>",
		fillcolor=cadetblue,
		label="27:BS
next_state = (x == 1)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f10981610>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:CA" -> "27:BS"	[cond="[]",
		lineno=None];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f105ea150>",
		fillcolor=cadetblue,
		label="28:BS
next_state = (x == 0)? S10 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f105ea150>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5f10564210>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5f10572150>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"20:IF" -> "20:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f10572650>",
		fillcolor=firebrick,
		label="21:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f10572650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=20];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5f10567e90>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5f101d8d90>",
		fillcolor=linen,
		label="26:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"25:BL" -> "26:CS"	[cond="[]",
		lineno=None];
	"24:AL" -> "25:BL"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5f101d8890>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:CA" -> "31:BS"	[cond="[]",
		lineno=None];
	"27:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f101d8350>",
		fillcolor=cadetblue,
		label="29:BS
next_state = (x == 1)? S101 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5f101d8350>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"30:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"26:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"26:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"26:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5f10586510>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5f11d7f450>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"29:CA" -> "29:BS"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:BS"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
