# tiny-projects
Verilog code for a multi-cycle pipeline MIPS cpu
