INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Zak' on host 'desktop-5c7nouo' (Windows NT_amd64 version 6.2) on Thu Feb 18 12:01:03 +0100 2021
INFO: [HLS 200-10] In directory 'C:/Users/Zak/Desktop/master_2/projet/Program-synthesis-grom-Go-to-zyng-/hls_communication'
Sourcing Tcl script 'C:/Users/Zak/Desktop/master_2/projet/Program-synthesis-grom-Go-to-zyng-/hls_communication/axis_chan_com_hls/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project axis_chan_com_hls 
INFO: [HLS 200-10] Opening project 'C:/Users/Zak/Desktop/master_2/projet/Program-synthesis-grom-Go-to-zyng-/hls_communication/axis_chan_com_hls'.
INFO: [HLS 200-1510] Running: set_top axiStreamExample 
INFO: [HLS 200-1510] Running: add_files com_chan_axis.cpp 
INFO: [HLS 200-10] Adding design file 'com_chan_axis.cpp' to the project
INFO: [HLS 200-1510] Running: add_files com_chan_axis.h 
INFO: [HLS 200-10] Adding design file 'com_chan_axis.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_com_chan_axis.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb_com_chan_axis.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Zak/Desktop/master_2/projet/Program-synthesis-grom-Go-to-zyng-/hls_communication/axis_chan_com_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../tb_com_chan_axis.cpp in debug mode
   Compiling ../../../../com_chan_axis.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_int.h:55,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_axi_sdata.h:88,
                 from ../../../../com_chan_axis.h:5,
                 from ../../../../tb_com_chan_axis.cpp:1:
C:/Xilinx/Vitis_HLS/2020.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_int.h:55,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_axi_sdata.h:88,
                 from ../../../../com_chan_axis.h:5,
                 from ../../../../tb_com_chan_axis.cpp:1:
C:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_int.h:55,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_axi_sdata.h:88,
                 from ../../../../com_chan_axis.h:5,
                 from ../../../../com_chan_axis.cpp:1:
C:/Xilinx/Vitis_HLS/2020.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_int.h:55,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_axi_sdata.h:88,
                 from ../../../../com_chan_axis.h:5,
                 from ../../../../com_chan_axis.cpp:1:
C:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Slave input 2 
Master input 10 
SUCCESS : match between HW and SW results 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.289 seconds; current allocated memory: 191.495 MB.
