Partition Merge report for ov5640_ddr_vga
Thu Aug 27 17:55:23 2015
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Partition Merge Summary                                                        ;
+------------------------------------+-------------------------------------------+
; Partition Merge Status             ; Successful - Thu Aug 27 17:55:23 2015     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; ov5640_ddr_vga                            ;
; Top-level Entity Name              ; ov5640_ddr_vga                            ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 11,863 / 15,408 ( 77 % )                  ;
;     Total combinational functions  ; 7,442 / 15,408 ( 48 % )                   ;
;     Dedicated logic registers      ; 7,477 / 15,408 ( 49 % )                   ;
; Total registers                    ; 7585                                      ;
; Total pins                         ; 87 / 344 ( 25 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 356,192 / 516,096 ( 69 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Details ;
+-------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; camera_capture:camera_capture_inst|camera_pclk                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_pclk~input                                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; camera_capture:camera_capture_inst|camera_pclk                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_pclk~input                                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; camera_data[0]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[0]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[0]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[0]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[1]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[1]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[1]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[1]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[2]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[2]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[2]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[2]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[3]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[3]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[3]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[3]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[4]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[4]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[4]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[4]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[5]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[5]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[5]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[5]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[6]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[6]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[6]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[6]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[7]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[7]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_data[7]                                                                                        ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_data[7]~input                                                                                                                                                                                                                                                                                                                                                                                                                                            ; N/A     ;
; camera_href                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_href~input                                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; camera_href                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_href~input                                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; camera_vsync                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_vsync~input                                                                                                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; camera_vsync                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_vsync~input                                                                                                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|frame_write_done                        ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|frame_write_done                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|frame_write_done                        ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|frame_write_done                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|rd_load                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|rd_load                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|rd_load                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|rd_load                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.000                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.000~_wirecell                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.000                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.000~_wirecell                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.001                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.001                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.001                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.001                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.010                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.010                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.010                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.010                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.011                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.011                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.011                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.011                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.100                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.100                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.100                         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_write.100                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|wr_load                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|wr_load                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[0]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[0]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[10]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[10]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[11]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[11]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[12]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[12]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[13]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[13]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[14]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[14]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[15]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[15]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[16]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[16]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[17]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[17]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[18]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[18]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[19]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[19]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[1]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[1]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[20]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[20]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[21]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[21]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[22]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[22]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[23]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[23]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[24]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[24]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[25]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[25]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[26]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[26]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[27]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[27]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[28]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[28]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[29]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[29]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[2]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[2]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[30]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[30]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[31]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[31]                             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[3]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[3]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[4]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[4]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[5]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[5]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[6]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[6]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[7]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[7]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[8]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[8]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[9]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_din[9]                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wr_ack                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|wr_burst_data_req                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wr_ack                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|wr_burst_data_req                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wr_finish                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|wr_burst_finish                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wr_finish                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|wr_burst_finish                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wr_req                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wr_req                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wr_req                              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wr_req                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[0]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[0]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[10]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[10]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[10]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[10]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[11]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[11]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[11]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[11]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[12]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[12]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[12]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[12]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[13]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[13]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[13]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[13]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[14]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[14]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[14]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[14]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[15]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[15]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[15]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[15]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[16]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[16]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[16]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[16]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[17]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[17]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[17]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[17]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[18]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[18]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[18]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[18]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[19]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[19]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[19]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[19]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[1]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[1]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[20]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[20]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[20]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[20]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[21]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[21]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[21]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[21]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[22]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[22]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[22]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[22]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[23]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[23]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[23]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[23]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[24]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[24]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[24]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[24]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[2]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[2]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[3]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[3]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[4]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[4]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[5]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[5]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[6]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[6]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[7]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[7]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[7]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[7]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[8]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[8]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[8]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[8]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[9]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[9]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[9]                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_wraddr[9]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|local_ready         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~2                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|local_ready         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~2                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[0]      ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[0]      ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[1]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[1]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[2]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[2]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[2]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[2]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[3]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[3]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[4]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[4]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[4]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[4]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[5]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[5]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[5]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[5]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[6]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[6]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[6]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[6]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[7]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[7]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[7]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[7]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[8]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[8]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[8]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[8]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[9]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[9]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[9]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_addr_cnt[9]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[0]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[0]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[10]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[10]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[10]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[10]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[11]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[11]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[11]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[11]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[12]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[12]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[12]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[12]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[13]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[13]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[13]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[13]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[14]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[14]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[14]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[14]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[15]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[15]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[15]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[15]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[16]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[16]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[16]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[16]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[17]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[17]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[17]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[17]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[18]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[18]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[18]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[18]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[19]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[19]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[19]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[19]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[1]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[1]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[20]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[20]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[20]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[20]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[21]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[21]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[21]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[21]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[22]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[22]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[22]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[22]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[23]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[23]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[23]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[23]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[24]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[24]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[24]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[24]                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[2]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[2]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[3]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[3]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[4]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[4]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[5]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[5]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[6]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[6]    ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[7]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[7]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[7]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[7]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[8]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[8]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[8]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[8]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[9]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[9]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_addr[9]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rdaddr[9]                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[0]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[0]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[0]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[0]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[10]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[10] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[10]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[10] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[11]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[11] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[11]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[11] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[12]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[12] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[12]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[12] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[13]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[13] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[13]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[13] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[14]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[14] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[14]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[14] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[15]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[15] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[15]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[15] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[16]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[16] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[16]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[16] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[17]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[17] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[17]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[17] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[18]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[18] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[18]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[18] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[19]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[19] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[19]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[19] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[1]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[1]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[1]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[1]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[20]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[20] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[20]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[20] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[21]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[21] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[21]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[21] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[22]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[22] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[22]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[22] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[23]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[23] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[23]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[23] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[24]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[24] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[24]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[24] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[25]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[25] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[25]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[25] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[26]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[26] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[26]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[26] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[27]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[27] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[27]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[27] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[28]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[28] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[28]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[28] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[29]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[29] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[29]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[29] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[2]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[2]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[2]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[2]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[30]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[30] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[30]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[30] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[31]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[31] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[31]   ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[31] ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[3]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[3]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[3]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[3]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[4]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[4]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[4]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[4]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[5]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[5]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[5]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[5]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[6]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[6]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[6]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[6]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[7]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[7]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[7]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[7]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[8]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[8]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[8]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[8]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[9]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[9]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data[9]    ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[9]  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data_valid ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                 ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data_valid ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                 ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_finish     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_finish                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_finish     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_finish                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[0]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[0]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[1]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[1]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[2]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[2]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[3]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[3]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[4]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[4]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[5]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[5]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[6]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[6]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[7]     ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[7]     ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[8]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[8]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[9]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_len[9]     ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_req        ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rd_req                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_req        ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|ddr_rd_req                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[0]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[0]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[1]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[1]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[2]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[2]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[3]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[3]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[4]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[4]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[4]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[4]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[5]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[5]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[5]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[5]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[6]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[6]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[6]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[6]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[7]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[7]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[7]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[7]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[8]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[8]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[8]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[8]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[9]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[9]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[9]      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_data_cnt[9]                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|state.MEM_READ      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|state.MEM_READ                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|state.MEM_READ      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|state.MEM_READ                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|state.MEM_READ_WAIT ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|state.MEM_READ_WAIT                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|state.MEM_READ_WAIT ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|state.MEM_READ_WAIT                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|phy_clk                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1]                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|frame_read_done                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|frame_read_done                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|frame_read_done                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|frame_read_done                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[0]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[0]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[10]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[10]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[11]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[11]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[11]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[11]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[12]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[12]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[13]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[13]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[14]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[14]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[15]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[15]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[15]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[15]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[16]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[16]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[16]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[16]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[17]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[17]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[18]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[18]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[18]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[18]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[19]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[19]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[19]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[19]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[1]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[1]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[20]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[20]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[21]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[21]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[21]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[21]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[22]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[22]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[22]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[22]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[23]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[23]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[23]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[23]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[24]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[24]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[24]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[24]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[25]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[25]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[25]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[25]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[26]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[26]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[26]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[26]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[27]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[27]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[27]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[27]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[28]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[28]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[28]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[28]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[29]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[29]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[29]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[29]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[2]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[2]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[30]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[30]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[30]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[30]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[31]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[31]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[31]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[31]                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[3]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[3]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[4]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[4]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[5]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[5]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[6]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[6]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[7]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[7]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[7]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[7]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[8]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[8]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[8]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[8]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[9]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[9]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_data_camera[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[0]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[0]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[10]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[10]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[11]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[11]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[12]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[12]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[13]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[13]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[14]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[14]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[15]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[15]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[16]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[16]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[17]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[17]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[18]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[18]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[19]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[19]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[1]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[1]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[20]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[20]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[21]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[21]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[22]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[22]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[23]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[23]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[24]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[24]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[25]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[25]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[26]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[26]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[27]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[27]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[28]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[28]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[29]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[29]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[2]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[2]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[30]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[30]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[31]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[31]                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[3]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[3]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[4]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[4]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[5]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[5]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[6]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[6]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[7]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[7]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[8]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[8]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[9]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_out[9]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_rd                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|ddr_rden                                                                                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_rd                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|ddr_rden                                                                                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_we                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_wren                                                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_we                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; camera_capture:camera_capture_inst|ddr_wren                                                                                                                                                                                                                                                                                                                                                                                                                     ; N/A     ;
; reg_config:reg_config_inst|camera_rstn                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; reg_config:reg_config_inst|camera_rstn                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; reg_config:reg_config_inst|i2c_data[0]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[0]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[10]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[10]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[11]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[11]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[12]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[12]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[13]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[13]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[14]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[14]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[15]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[15]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[16]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[16]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[17]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[17]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[18]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[18]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[19]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[19]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[1]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[1]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[20]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[20]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[21]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[21]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[22]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[22]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|i2c_data[23]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[23]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[24]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[24]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[25]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[25]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[26]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[26]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[27]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[27]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[28]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[28]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[29]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[29]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[2]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[2]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[30]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[30]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[31]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[31]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; GND                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; reg_config:reg_config_inst|i2c_data[3]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[3]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[4]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[4]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[5]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[5]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[6]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[6]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[7]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[7]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[8]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[8]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[9]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_data[9]                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; reg_config:reg_config_inst|i2c_sclk                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_com:u1|i2c_sclk                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; reg_config:reg_config_inst|i2c_sclk                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|i2c_com:u1|i2c_sclk                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; reg_config:reg_config_inst|i2c_sdat                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; i2c_sdat~input                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; reg_config:reg_config_inst|i2c_sdat                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; i2c_sdat~input                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; reg_config:reg_config_inst|reg_index[0]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[0]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[1]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[1]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[2]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[2]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[3]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[3]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[4]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[4]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[5]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[5]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[6]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[6]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[7]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[7]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[7]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[7]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[8]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; reg_config:reg_config_inst|reg_index[8]                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; vga_blue[0]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[0]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[1]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[1]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[2]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[2]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[3]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[3]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[4]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_blue[4]                                                                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_b[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[0]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[0]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[1]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[1]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[2]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[2]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[3]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[3]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[4]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[4]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[5]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[5]~5                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_green[5]                                                                                          ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_g[5]~5                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_hs                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|hsync_r                                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; vga_hs                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|hsync_r                                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; vga_red[0]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[0]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[1]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[1]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[2]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[2]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[3]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[3]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[4]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_red[4]                                                                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vga_r[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; vga_vs                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vsync_r                                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; vga_vs                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; vga_disp:vga_disp_inst|vsync_r                                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.000                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.000                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.000                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.000                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.001                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.001                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.001                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.001                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.010                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.010                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.010                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.010                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.011                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.011                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.011                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.011                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.100                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.100                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.100                          ; post-fitting  ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst|state_read.100                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
+-------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                          ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements               ; 7293 / 15408 ( 47 % ) ; 157 / 15408 ( 1 % )  ; 4434 / 15408 ( 29 % )          ; 3 / 15408 ( < 1 % )            ;
;                                              ;                       ;                      ;                                ;                                ;
; Total combinational functions                ; 6035                  ; 141                  ; 1263                           ; 3                              ;
; Logic element usage by number of LUT inputs  ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                     ; 3390                  ; 55                   ; 805                            ; 0                              ;
;     -- 3 input functions                     ; 1417                  ; 49                   ; 364                            ; 0                              ;
;     -- <=2 input functions                   ; 1228                  ; 37                   ; 94                             ; 3                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Logic elements by mode                       ;                       ;                      ;                                ;                                ;
;     -- normal mode                           ; 5299                  ; 133                  ; 1211                           ; 3                              ;
;     -- arithmetic mode                       ; 736                   ; 8                    ; 52                             ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Total registers                              ; 3552                  ; 94                   ; 3939                           ; 0                              ;
;     -- Dedicated logic registers             ; 3444 / 15408 ( 22 % ) ; 94 / 15408 ( < 1 % ) ; 3939 / 15408 ( 26 % )          ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                         ; 216                   ; 0                    ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Virtual pins                                 ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                     ; 87                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Total memory bits                            ; 43872                 ; 0                    ; 312320                         ; 0                              ;
; Total RAM block bits                         ; 92160                 ; 0                    ; 313344                         ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; M9K                                          ; 10 / 56 ( 17 % )      ; 0 / 56 ( 0 % )       ; 34 / 56 ( 60 % )               ; 0 / 56 ( 0 % )                 ;
; Double Data Rate I/O Output Circuitry        ; 44                    ; 0                    ; 0                              ; 0                              ;
; Double Data Rate I/O Output Enable Circuitry ; 2                     ; 0                    ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Connections                                  ;                       ;                      ;                                ;                                ;
;     -- Input Connections                     ; 3395                  ; 135                  ; 5575                           ; 10                             ;
;     -- Registered Input Connections          ; 3231                  ; 105                  ; 4573                           ; 0                              ;
;     -- Output Connections                    ; 2440                  ; 420                  ; 1                              ; 6254                           ;
;     -- Registered Output Connections         ; 416                   ; 419                  ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Internal Connections                         ;                       ;                      ;                                ;                                ;
;     -- Total Connections                     ; 36124                 ; 1168                 ; 22794                          ; 6278                           ;
;     -- Registered Connections                ; 17689                 ; 916                  ; 18597                          ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; External Connections                         ;                       ;                      ;                                ;                                ;
;     -- Top                                   ; 42                    ; 127                  ; 2283                           ; 3383                           ;
;     -- sld_hub:auto_hub                      ; 127                   ; 16                   ; 412                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 2283                  ; 412                  ; 0                              ; 2881                           ;
;     -- hard_block:auto_generated_inst        ; 3383                  ; 0                    ; 2881                           ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Partition Interface                          ;                       ;                      ;                                ;                                ;
;     -- Input Ports                           ; 17                    ; 19                   ; 668                            ; 10                             ;
;     -- Output Ports                          ; 327                   ; 37                   ; 621                            ; 9                              ;
;     -- Bidir Ports                           ; 21                    ; 0                    ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Registered Ports                             ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                ; 0                     ; 4                    ; 616                            ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 26                   ; 612                            ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Port Connectivity                            ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 1                    ; 58                             ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                    ; 10                             ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                    ; 40                             ; 1                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 15                   ; 612                            ; 0                              ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                     ; Partition ; Type          ; Location           ; Status                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; altera_reserved_tck                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_data[0]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_data[0]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X41_Y5_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_data[0]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X41_Y5_N8   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_data[1]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_data[1]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X0_Y12_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_data[1]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X0_Y12_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_data[2]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_data[2]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X0_Y12_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_data[2]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X0_Y12_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_data[3]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_data[3]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X41_Y5_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_data[3]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X41_Y5_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_data[4]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_data[4]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X41_Y4_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_data[4]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X41_Y4_N8   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_data[5]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_data[5]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X41_Y3_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_data[5]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X41_Y3_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_data[6]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_data[6]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X41_Y8_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_data[6]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X41_Y8_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_data[7]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_data[7]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X41_Y7_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_data[7]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X41_Y7_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_href                                                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_href                                                                                                                                                                                                                                       ; Top       ; Input Pad     ; IOPAD_X41_Y5_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_href~input                                                                                                                                                                                                                                 ; Top       ; Input Buffer  ; IOIBUF_X41_Y5_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_pclk                                                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_pclk                                                                                                                                                                                                                                       ; Top       ; Input Pad     ; IOPAD_X0_Y11_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_pclk~input                                                                                                                                                                                                                                 ; Top       ; Input Buffer  ; IOIBUF_X0_Y11_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_pwnd                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- camera_pwnd                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X41_Y8_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_pwnd~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X41_Y8_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_rstn                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- camera_rstn                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X41_Y8_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_rstn~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X41_Y8_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_vsync                                                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- camera_vsync                                                                                                                                                                                                                                      ; Top       ; Input Pad     ; IOPAD_X41_Y4_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_vsync~input                                                                                                                                                                                                                                ; Top       ; Input Buffer  ; IOIBUF_X41_Y4_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; camera_xclk                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- camera_xclk                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X0_Y12_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- camera_xclk~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X0_Y12_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; clk                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- clk                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X41_Y15_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- clk~input                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X41_Y15_N15 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; i2c_sclk                                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- i2c_sclk                                                                                                                                                                                                                                          ; Top       ; Output Pad    ; IOPAD_X0_Y12_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- i2c_sclk~output                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; IOOBUF_X0_Y12_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; i2c_sdat                                                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- i2c_sdat                                                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; IOPAD_X0_Y13_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- i2c_sdat~output                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; IOOBUF_X0_Y13_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; key1                                                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- key1                                                                                                                                                                                                                                              ; Top       ; Input Pad     ; IOPAD_X35_Y29_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- key1~input                                                                                                                                                                                                                                        ; Top       ; Input Buffer  ; IOIBUF_X35_Y29_N15 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; led[0]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- led[0]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X32_Y29_N28  ; Preserved from Post-Fit or Imported Netlist ;
;     -- led[0]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X32_Y29_N30 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; led[1]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- led[1]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X30_Y29_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- led[1]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X30_Y29_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; led[2]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- led[2]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X28_Y29_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- led[2]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X28_Y29_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; led[3]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- led[3]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X21_Y29_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- led[3]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X21_Y29_N16 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[0]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[0]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X1_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[0]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X1_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[10]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[10]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X39_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[10]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X39_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[11]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[11]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X1_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[11]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X1_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[12]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[12]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X39_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[12]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X39_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[13]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[13]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X14_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[13]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X14_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[14]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[14]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X37_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[14]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X37_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[1]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[1]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X30_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[1]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[2]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[2]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X7_Y0_N14    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[2]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X7_Y0_N16   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[3]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[3]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X32_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[3]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[4]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[4]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X3_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[4]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X3_Y0_N23   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[5]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[5]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X39_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[5]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X39_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[6]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[6]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X3_Y0_N14    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[6]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X3_Y0_N16   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[7]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[7]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X37_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[7]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X37_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[8]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[8]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X14_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[8]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X14_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[9]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[9]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X39_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[9]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X39_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_ba[0]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_ba[0]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X35_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_ba[0]~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X35_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_ba[1]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_ba[1]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X32_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_ba[1]~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_ba[2]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_ba[2]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X32_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_ba[2]~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_cas_n                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_cas_n                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X21_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_cas_n~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X21_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_cke[0]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_cke[0]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X7_Y0_N28    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_cke[0]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X7_Y0_N30   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_clk[0]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_clk[0]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X28_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_clk[0]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_clk_n[0]                                                                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_clk_n[0]                                                                                                                                                                                                                                      ; Top       ; Bidir Pad     ; IOPAD_X28_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_clk_n[0]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_cs_n[0]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_cs_n[0]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X5_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_cs_n[0]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X5_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dm[0]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_dm[0]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X11_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_obuf              ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dm[1]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_dm[1]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X3_Y0_N28    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dm[1].dm_obuf              ; Top       ; Output Buffer ; IOOBUF_X3_Y0_N30   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[0]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[0]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X16_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X16_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[10]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[10]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X11_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[11]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[11]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X7_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X7_Y0_N23   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[12]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[12]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X9_Y0_N14    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N16   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[13]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[13]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X11_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[14]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[14]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X5_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X5_Y0_N23   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[15]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[15]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X9_Y0_N28    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N30   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[1]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[1]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X11_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[2]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[2]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X16_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X16_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[3]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[3]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X19_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X19_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[4]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[4]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X19_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X19_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[5]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[5]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X19_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X19_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[6]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[6]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X11_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[7]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[7]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X16_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X16_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[8]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[8]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X9_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[9]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[9]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X9_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dqs[0]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dqs[0]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X16_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs[0].dqs_obuf            ; Top       ; Output Buffer ; IOOBUF_X16_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dqs[1]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dqs[1]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X14_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs[1].dqs_obuf            ; Top       ; Output Buffer ; IOOBUF_X14_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_odt[0]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_odt[0]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X9_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_odt[0]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N23   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_ras_n                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_ras_n                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X7_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_ras_n~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X7_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_we_n                                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_we_n                                                                                                                                                                                                                                          ; Top       ; Output Pad    ; IOPAD_X5_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_we_n~output                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; IOOBUF_X5_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.camera_capture_inst_camera_pclk                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_bank_switch_inst_frame_write_done                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_bank_switch_inst_rd_load                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_bank_switch_inst_state_write.000                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_bank_switch_inst_state_write.001                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_bank_switch_inst_state_write.010                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_bank_switch_inst_state_write.011                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_bank_switch_inst_state_write.100                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_bank_switch_inst_wr_load                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_0_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_10_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_11_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_12_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_13_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_14_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_15_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_16_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_17_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_18_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_19_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_1_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_20_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_21_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_22_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_23_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_24_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_25_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_26_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_27_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_28_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_29_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_2_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_30_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_31_                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_3_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_4_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_5_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_6_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_7_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_8_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_din_9_                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wr_ack                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wr_finish                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wr_req                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_0_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_10_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_11_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_12_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_13_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_14_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_15_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_16_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_17_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_18_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_19_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_1_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_20_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_21_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_22_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_23_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_24_                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_2_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_3_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_4_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_5_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_6_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_7_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_8_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_dcfifo_ctrl_inst_ddr_wraddr_9_                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_local_ready                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_0_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_1_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_2_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_3_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_4_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_5_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_6_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_7_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_8_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_addr_cnt_9_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_0_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_10_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_11_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_12_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_13_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_14_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_15_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_16_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_17_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_18_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_19_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_1_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_20_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_21_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_22_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_23_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_24_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_2_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_3_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_4_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_5_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_6_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_7_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_8_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_addr_9_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_0_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_10_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_11_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_12_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_13_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_14_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_15_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_16_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_17_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_18_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_19_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_1_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_20_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_21_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_22_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_23_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_24_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_25_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_26_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_27_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_28_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_29_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_2_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_30_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_31_                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_3_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_4_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_5_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_6_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_7_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_8_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_9_                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_valid                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_finish                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_0_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_1_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_2_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_3_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_4_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_5_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_6_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_7_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_8_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_9_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_req                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_0_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_1_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_2_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_3_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_4_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_5_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_6_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_7_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_8_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_9_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_state.MEM_READ                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_state.MEM_READ_WAIT                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_phy_clk                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_frame_read_done                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_0_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_10_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_11_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_12_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_13_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_14_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_15_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_16_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_17_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_18_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_19_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_1_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_20_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_21_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_22_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_23_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_24_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_25_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_26_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_27_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_28_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_29_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_2_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_30_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_31_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_3_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_4_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_5_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_6_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_7_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_8_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_9_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_0_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_10_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_11_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_12_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_13_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_14_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_15_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_16_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_17_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_18_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_19_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_1_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_20_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_21_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_22_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_23_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_24_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_25_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_26_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_27_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_28_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_29_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_2_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_30_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_31_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_3_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_4_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_5_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_6_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_7_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_8_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_out_9_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_rd                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_we                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_camera_rstn                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_0_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_10_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_11_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_12_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_13_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_14_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_15_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_16_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_17_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_18_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_19_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_1_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_20_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_21_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_22_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_23_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_24_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_25_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_26_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_27_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_28_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_29_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_2_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_30_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_31_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_3_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_4_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_5_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_6_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_7_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_8_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_data_9_                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_i2c_sclk                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_0_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_1_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_2_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_3_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_4_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_5_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_6_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_7_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.reg_config_inst_reg_index_8_                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; rst_n                                                                                                                                                                                                                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- rst_n                                                                                                                                                                                                                                             ; Top       ; Input Pad     ; IOPAD_X32_Y29_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- rst_n~input                                                                                                                                                                                                                                       ; Top       ; Input Buffer  ; IOIBUF_X32_Y29_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_blue[0]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_blue[0]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X5_Y29_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_blue[0]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X5_Y29_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_blue[1]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_blue[1]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X9_Y29_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_blue[1]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X9_Y29_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_blue[2]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_blue[2]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X5_Y29_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_blue[2]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X5_Y29_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_blue[3]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_blue[3]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X9_Y29_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_blue[3]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X9_Y29_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_blue[4]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_blue[4]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X21_Y29_N21  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_blue[4]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X21_Y29_N23 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_green[0]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_green[0]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X5_Y29_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_green[0]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X5_Y29_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_green[1]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_green[1]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X3_Y29_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_green[1]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X3_Y29_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_green[2]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_green[2]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X5_Y29_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_green[2]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X5_Y29_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_green[3]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_green[3]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X3_Y29_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_green[3]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X3_Y29_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_green[4]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_green[4]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X7_Y29_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_green[4]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X7_Y29_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_green[5]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_green[5]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X7_Y29_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_green[5]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X7_Y29_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_hs                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_hs                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X7_Y29_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_hs~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X7_Y29_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_red[0]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_red[0]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X3_Y29_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_red[0]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X3_Y29_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_red[1]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_red[1]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X1_Y29_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_red[1]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X1_Y29_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_red[2]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_red[2]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X3_Y29_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_red[2]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X3_Y29_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_red[3]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_red[3]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X5_Y29_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_red[3]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X5_Y29_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_red[4]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_red[4]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X3_Y29_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_red[4]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X3_Y29_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; vga_vs                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_vs                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X19_Y29_N28  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_vs~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X19_Y29_N30 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 11,863 / 15,408 ( 76 % ) ;
;                                             ;                          ;
; Total combinational functions               ; 7442                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 4250                     ;
;     -- 3 input functions                    ; 1830                     ;
;     -- <=2 input functions                  ; 1362                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 6646                     ;
;     -- arithmetic mode                      ; 796                      ;
;                                             ;                          ;
; Total registers                             ; 7585                     ;
;     -- Dedicated logic registers            ; 7477                     ;
;     -- I/O registers                        ; 216                      ;
;                                             ;                          ;
; I/O pins                                    ; 87                       ;
; Total memory bits                           ; 356192                   ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out                             ; 5998                     ;
; Total fan-out                               ; 56715                    ;
; Average fan-out                             ; 3.51                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448   ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192    ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 16           ; 45           ; 16           ; 45           ; 720    ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 64           ; 2            ; 64           ; 2            ; 128    ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32     ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5424:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 1024         ; 305          ; 1024         ; 305          ; 312320 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu Aug 27 17:55:20 2015
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off ov5640_ddr_vga -c ov5640_ddr_vga --merge=on
Info (35006): Using previously generated Fitter netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 612 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 6 LCELL
Warning (15899): PLL "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Info (21057): Implemented 12543 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 21 bidirectional pins
    Info (21061): Implemented 12079 logic cells
    Info (21064): Implemented 315 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Thu Aug 27 17:55:24 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


