Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 14:36:17 2020
| Host         : LAPTOP-IRRGUBGM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Shape_recognition_control_sets_placed.rpt
| Design       : Shape_recognition
| Device       : xc7s15
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    54 |
| Unused register locations in slices containing registers |   192 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            7 |
|      2 |            3 |
|      3 |            1 |
|      4 |            7 |
|      5 |            4 |
|      7 |            3 |
|      8 |            5 |
|     10 |            3 |
|     11 |            5 |
|     13 |            2 |
|     15 |            1 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             377 |          128 |
| No           | No                    | Yes                    |              23 |           11 |
| No           | Yes                   | No                     |             138 |           45 |
| Yes          | No                    | No                     |             189 |           65 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |             148 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                               Enable Signal                               |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  clk_10/inst/clk_out3                               |                                                                           | Shape_send_0/Tx_En_reg_LDC_i_2_n_0                                         |                1 |              1 |
| ~Driver_IIC0/IIC_Busy                               |                                                                           |                                                                            |                1 |              1 |
|  UART0/UART_Clk/clk_UART                            | UART0/UART_Tx0/Tx_i_1_n_0                                                 |                                                                            |                1 |              1 |
|  clk_10/inst/clk_out1                               | Driver_IIC0/SDA_Out_i_1_n_0                                               | Diver_OV5647_Init/Enable_reg_0                                             |                1 |              1 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk |                                                                           |                                                                            |                1 |              1 |
|  clk_10/inst/clk_out3                               |                                                                           | Shape_send_0/Tx_En_reg_LDC_i_1_n_0                                         |                1 |              1 |
|  Shape_send_0/Tx_En_reg_LDC_i_1_n_0                 |                                                                           | Shape_send_0/Tx_En_reg_LDC_i_2_n_0                                         |                1 |              1 |
| ~clk_10/inst/clk_out1                               |                                                                           |                                                                            |                2 |              2 |
|  clk_10/inst/clk_out3                               |                                                                           |                                                                            |                2 |              2 |
|  UART0/UART_Tx0/CLK                                 | Shape_send_0/led[1]_i_1_n_0                                               |                                                                            |                1 |              2 |
|  clk_10/inst/clk_out1                               |                                                                           |                                                                            |                2 |              3 |
|  clk_10/inst/clk_out3                               | Shape_send_0/Pulse_Init_Flag                                              | UART0/UART_Tx0/CLK                                                         |                1 |              4 |
|  UART0/UART_Tx0/CLK                                 | Shape_send_0/FSM_sequential_Default_Cnt[3]_i_1_n_0                        |                                                                            |                2 |              4 |
|  UART0/UART_Tx0/CLK                                 | Shape_send_0/FSM_sequential_Fang_Cnt[3]_i_1_n_0                           |                                                                            |                2 |              4 |
|  UART0/UART_Tx0/CLK                                 | Shape_send_0/FSM_sequential_Yuan_Cnt[3]_i_1_n_0                           |                                                                            |                2 |              4 |
|  Shape_send_0/data_Clk/Clk                          | Shape_send_0/data_out[6]_i_1_n_0                                          |                                                                            |                1 |              4 |
|  UART0/UART_Tx0/CLK                                 | Shape_send_0/FSM_sequential_San_Cnt[3]_i_1_n_0                            |                                                                            |                2 |              4 |
|  clk_10/inst/clk_out3                               | Diver_OV5647_Init/Req_Cnt                                                 | Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0                                       |                1 |              4 |
|  clk_10/inst/clk_out2                               | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/curr_delay                  |                                                                            |                2 |              5 |
|  clk_10/inst/clk_out2                               | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/end_dly_0                   |                                                                            |                1 |              5 |
|  clk_10/inst/clk_out2                               | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/start_dly_1                 |                                                                            |                1 |              5 |
|  clk_10/inst/clk_out2                               | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/sum_dly                     |                                                                            |                2 |              5 |
|  UART0/UART_Clk/clk_UART                            | UART0/UART_Tx0/Send_Buffer[6]_i_1_n_0                                     |                                                                            |                3 |              7 |
| ~Driver_IIC0/IIC_Busy                               | Diver_OV5647_Init/FSM_sequential_Write_State[6]_i_1_n_0                   |                                                                            |                2 |              7 |
|  UART0/UART_Clk/clk_UART                            |                                                                           |                                                                            |                3 |              7 |
|  UART0/UART_Tx0/CLK                                 | Shape_send_0/Send_Buffer[7]_i_1__0_n_0                                    |                                                                            |                4 |              8 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/data_shift[1]_0             |                                                                            |                4 |              8 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/to_cnt[0]_2                 | Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/p_5_out[0]                   |                3 |              8 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/to_cnt[1]_1                 | Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/p_5_out[1]                   |                3 |              8 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/packet_size[15]                 |                                                                            |                2 |              8 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  |                                                                           | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0           |                3 |             10 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tvalid                   | Driver_MIPI0_1/Driver_Csi_To_Dvp0/valid_neg                                |                2 |             10 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Driver_Csi_To_Dvp0/vdata_0                                 | Driver_MIPI0_1/Driver_Csi_To_Dvp0/frame_start_pos                          |                4 |             10 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  |                                                                           | Driver_MIPI0_1/Driver_Csi_To_Dvp0/frame_start_pos                          |                4 |             11 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Driver_Csi_To_Dvp0/vdata_reg[3]_0[0]                       | Driver_MIPI0_1/Driver_Csi_To_Dvp0/SR[0]                                    |                3 |             11 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Driver_Csi_To_Dvp0/vdata_reg[5]_1[0]                       | Driver_MIPI0_1/Driver_Csi_To_Dvp0/SR[0]                                    |                3 |             11 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Driver_Csi_To_Dvp0/vdata_reg[4]_1[0]                       | Driver_MIPI0_1/Driver_Csi_To_Dvp0/SR[0]                                    |                3 |             11 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Driver_Csi_To_Dvp0/vdata_reg[9]_0[0]                       | Driver_MIPI0_1/Driver_Bayer_To_RGB0/addra[10]_i_1_n_0                      |                3 |             11 |
|  clk_10/inst/clk_out2                               | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/wait_cnt                    | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0 |                4 |             13 |
|  clk_10/inst/clk_out2                               |                                                                           |                                                                            |                7 |             13 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Driver_Csi_To_Dvp0/vdata_reg[5]_2[0]                       | Driver_MIPI0_1/Driver_Csi_To_Dvp0/unpack_cnt                               |                4 |             15 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_2_n_0        | Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_1_n_0         |                4 |             16 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/packet_size[7]                  |                                                                            |                5 |             16 |
| ~Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  |                                                                           |                                                                            |                5 |             17 |
|  clk_10/inst/clk_out2                               |                                                                           | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0  |                6 |             20 |
|  clk_10/inst/clk_out2                               | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0  | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0  |                5 |             20 |
|  clk_10/inst/clk_out2                               | Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0 |                                                                            |                5 |             20 |
|  clk_10/inst/clk_out1                               |                                                                           | Diver_OV5647_Init/Enable_reg_0                                             |                9 |             21 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Driver_Bayer_To_RGB0/color_g[9]_i_1_n_0                    |                                                                            |                8 |             24 |
|  clk_10/inst/clk_out3                               |                                                                           | Shape_send_0/data_Clk/Count0                                               |                8 |             32 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  |                                                                           | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                               |               15 |             32 |
|  clk_10/inst/clk_out1                               |                                                                           | UART0/UART_Clk/Count[0]_i_1_n_0                                            |                8 |             32 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0_1/Data_Read/U0/dl0_rxvalidhs                                 |                                                                            |               15 |             48 |
|  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/CLK  |                                                                           |                                                                            |              105 |            343 |
+-----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


