## Introduction

This appendix provides historical background on some of the key ideas presented in the chapters. We may trace the development of an idea through a series of machines or describe significant projects. If you are interested in examining the initial development of an idea or machine or are interested in further reading, references are provided at the end of each section.

> 该附录提供了有关章节中一些关键思想的历史背景。我们可能会通过一系列机器来追踪一个想法的发展或描述重要的项目。如果您有兴趣检查想法或机器的初始开发或有兴趣进一步阅读，则在每个部分的末尾提供参考文献。

[Section M.2](#the-early-development-of-computers-chapter-1) starts us off with the invention of the digital computer and corre- sponds to [Chapter 1](#_bookmark2). [Section M.3](#the-development-of-memory-hierarchy-and-protection-chapter-2-and-appendix-b), on memory hierarchy, corresponds to [Chapter 2](#_bookmark46) and [Appendix B](#_bookmark436). [Section M.4](#the-evolution-of-instruction-sets-appendices-a-j-and-k), on instruction set architecture, covers Appendices A, J, and K. [Section M.5](#the-development-of-pipelining-and-instruction-level-parallelism-chapter-3-and-appendices-c-and-h), on pipelining and instruction-level parallelism, corre- sponds to [Chapter 3](#_bookmark93) and Appendices C and H. [Section M.6](#the-development-of-simd-supercomputers-vector-computers-multimedia-simd-instruction-extensions-and-graphical-processor-units-chapter-4), on data-level paral- lelism in vector, SIMD, and GPU architectures, corresponds to [Chapter 4](#_bookmark165). [Section M.7](#the-history-of-multiprocessors-and-parallel-processing-chapter-5-and-appendices-f-g-and-i), on multiprocessors and parallel programming, covers [Chapter 5](#_bookmark213) and Appendices F, G, and I. [Section M.8](#the-development-of-clusters-chapter-6), on the development of clusters, covers [Chapter 6](#_bookmark268). Finally, [Section M.9](#historical-perspectives-and-references-5), on I/O, corresponds to Appendix D.

> [第 M.2 节] 从数字计算机的发明开始，与 [第 1 章] 相对应。
> [Section M.3]，关于内存层次结构，对应于[Chapter 2]和[Appendix B]。
> [第 M.4 节]，关于指令集体系结构，涵盖附录 A、J 和 K。
> [第 M.5 节]，on pipelining and instruction-level parallelism, correspons to [Chapter 3] 和附录 C 和 H。
> [第 M.6 节]，关于 矢量、SIMD 和 GPU 架构中的数据级并行性，对应于 [第 4 章]。
> [第 M.7 节]，关于多处理器和并行编程，包括 [第 5 章] 和附录 F、G 和 I。
> [第 M.8 节]，关于集群的开发，包括 [第 6 章]。
> 最后，关于 I/O 的 [Section M.9] 对应于附录 D。
