#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul  8 09:03:33 2022
# Process ID: 7516
# Current directory: C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5380 C:\Users\lenovo\Desktop\7.8-1\tesbench\tesbench\cpu_design\cpu_design.xpr
# Log file: C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/vivado.log
# Journal file: C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.8-1/tesbench/tesbench/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source test_for_board.tcl
relaunch_sim
run 10 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source test_for_board.tcl
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
relaunch_sim
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
relaunch_sim
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
close_sim
