- ğŸ‘‹ Hi, Iâ€™m @firdevser
- ğŸ‘€ Iâ€™m interested in digital design
- ğŸŒ± Iâ€™m currently learning VHDL, SystemVerilog
- ğŸ“« How to reach me:

<!---
firdevser/firdevser is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
