# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 760 6.4e-05 1024 180 780 223232 32.4494 13.9399 221.127 417.729 685.439 685.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1830 3.2e-05 1024 230 980 586752 46.6879 26.8831 731.504 837.773 1643.02 1643.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 390 6.4e-05 2048 100 3070 131072 85.6355 28.5102 1019.14 851.475 1984.96 1985.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.000128 1024 340 1160 138240 11.0226 6.84442 191.611 214.274 423.883 424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 6.4e-05 512 135 1130 188416 23.0827 6.7031 132.135 208.947 371.111 371.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 0.000512 512 70 230 37888 0.85248 3.98131 41.0379 45.9161 45.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 650 6.4e-05 1024 145 3850 219136 33.0676 13.4859 1030.03 417.653 1494.43 1494.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 0.001024 4096 190 4210 10432 2.7159 157.372 156.1 316.231 316.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 6.4e-05 2048 220 1450 155648 80.081 28.2524 587.782 835.174 1531.49 1531.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 3.2e-05 512 50 550 617728 17.5949 13.3612 199.047 419.111 649.215 649.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 6.4e-05 1024 180 780 223488 32.4668 13.9515 253.372 417.389 717.375 717.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1830 3.2e-05 1024 230 980 586368 46.7559 26.9446 838.884 837.734 1750.49 1750.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 390 6.4e-05 2048 100 3070 131328 85.8028 28.3111 1190.59 834.465 2139.37 2139.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.000128 1024 340 1160 138240 11.0394 6.86298 221.854 213.603 453.496 453.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 6.4e-05 512 135 1130 175104 23.4589 6.58022 147.313 204.149 381.742 381.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 0.000512 512 70 230 37872 0.84992 4.54896 39.1457 44.5872 44.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 650 6.4e-05 1024 145 3850 218880 33.0079 13.5106 1248.87 417.333 1712.92 1713.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 0.001024 4096 190 4210 10440 2.72589 186.159 154.221 343.153 343.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 6.4e-05 2048 220 1450 154368 80.4735 28.3168 668.495 834.58 1612.06 1612.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 3.2e-05 512 50 550 617472 17.6456 13.38 229.609 418.969 679.711 679.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 6.4e-05 1024 180 780 225280 32.4126 13.6406 267.402 419.121 732.776 732.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1830 3.2e-05 1024 230 980 586240 46.645 27.1613 877.924 837.793 1789.7 1789.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 390 6.4e-05 2048 100 3070 130560 85.9785 28.3238 1231.13 837.923 2183.56 2183.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.000128 1024 340 1160 138240 11.0451 6.84608 231.016 213.41 462.445 462.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 6.4e-05 512 135 1130 184320 22.9133 6.63117 161.554 206.206 397.556 397.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 0.000512 512 70 230 37920 0.851968 4.78064 40.5955 46.2702 46.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 650 6.4e-05 1024 145 3850 220160 33.0508 13.5151 1310.53 419.048 1776.34 1776.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 0.001024 4096 190 4210 10400 2.72646 193.666 155.254 351.692 351.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 6.4e-05 2048 220 1450 156160 80.2597 28.399 706.938 838.027 1653.82 1653.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 3.2e-05 512 50 550 617600 17.5884 13.3645 240.406 419.017 690.482 690.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 6.4e-05 1024 180 780 221184 32.4105 13.454 245.162 416.787 708.006 708.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1830 3.2e-05 1024 230 980 585216 46.6489 26.8593 817.948 837.241 1728.85 1728.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 390 6.4e-05 2048 100 3070 129024 85.6424 28.166 1137.94 833.266 2085.2 2085.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.000128 1024 340 1160 137472 11.0293 6.83002 214.849 214.778 447.611 447.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 6.4e-05 512 135 1130 184320 22.8748 6.61709 150.606 206.42 386.756 386.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 0.000512 512 70 230 37824 0.846784 4.44211 39.4411 44.7735 44.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 650 6.4e-05 1024 145 3850 218112 32.8304 13.5678 1211.31 416.725 1674.62 1674.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 0.001024 4096 190 4210 10368 2.71808 179.975 154.941 337.677 337.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 6.4e-05 2048 220 1450 153600 80.0004 28.1641 650.14 833.436 1591.93 1592.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 3.2e-05 512 50 550 617472 17.5621 13.3489 223.723 419.527 674.263 674.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 6.4e-05 1024 180 780 220800 32.6774 13.5227 247.267 416.47 710.127 710.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1830 3.2e-05 1024 230 980 585600 46.8206 26.9566 827.416 836.736 1738.09 1738.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 390 6.4e-05 2048 100 3070 128000 86.1458 28.2358 1141.35 832.631 2088.55 2088.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.000128 1024 340 1160 137600 11.0952 6.84854 217.987 213.644 449.703 449.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 6.4e-05 512 135 1130 179200 23.4399 6.64045 148.377 206.171 384.866 385.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 0.000512 512 70 230 37900 0.848256 4.50877 40.4912 45.8921 45.9387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 650 6.4e-05 1024 145 3850 217600 33.0498 13.4861 1219.2 416.399 1682.32 1682.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 0.001024 4096 190 4210 10400 2.72659 182.311 156.655 341.736 341.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 6.4e-05 2048 220 1450 153600 80.3917 28.2382 657.617 832.758 1599.19 1599.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 3.2e-05 512 50 550 617600 17.6709 13.392 225.909 419.08 676.154 676.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 6.4e-05 1024 180 780 222208 32.6668 13.5564 256.706 418.872 721.995 722.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1830 3.2e-05 1024 230 980 584192 46.734 26.8957 848.453 837.308 1759.56 1759.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 390 6.4e-05 2048 100 3070 129024 86.3212 28.3415 1180.34 837.408 2132.61 2132.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.000128 1024 340 1160 137984 11.023 6.83648 224.352 214.178 456.516 456.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 6.4e-05 512 135 1130 172032 23.286 6.56675 146.464 202.3 378.856 379.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 0.000512 512 70 230 37856 0.850848 4.65891 38.8074 44.3606 44.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 650 6.4e-05 1024 145 3850 218624 33.1444 13.6265 1257.67 418.798 1723.42 1723.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 0.001024 4096 190 4210 10416 2.73152 189.153 155.425 347.354 347.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 6.4e-05 2048 220 1450 154112 80.6718 28.3013 676.565 837.515 1623.24 1623.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 3.2e-05 512 50 550 617344 17.5773 13.3674 232.04 419.388 682.471 682.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 6.4e-05 1024 180 780 222720 32.5749 13.5313 257.502 417.849 721.655 721.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1830 3.2e-05 1024 230 980 585600 46.8019 26.9312 853.338 837.794 1765.03 1765.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 390 6.4e-05 2048 100 3070 130560 85.9227 28.3035 1199.89 835.402 2149.72 2149.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.000128 1024 340 1160 137280 11.0315 6.83997 224.091 211.339 453.429 453.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 6.4e-05 512 135 1130 184320 22.9348 6.63552 157.767 206.435 394.011 394.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 0.000512 512 70 230 37800 0.845824 4.66752 40.551 46.1092 46.1558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 650 6.4e-05 1024 145 3850 218880 33.0568 13.5127 1265.41 417.796 1729.95 1730.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 0.001024 4096 190 4210 10320 2.71565 188.502 154.738 345.997 346.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 6.4e-05 2048 220 1450 153600 80.7478 28.3524 676.412 835.506 1621.2 1621.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 3.2e-05 512 50 550 617280 17.6368 13.3831 233.238 419.38 683.735 683.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 6.4e-05 1024 180 780 221184 32.6731 13.4995 247.239 417.805 711.404 711.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1830 3.2e-05 1024 230 980 585728 46.6401 26.882 825.703 837.857 1737.25 1737.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 390 6.4e-05 2048 100 3070 131072 85.608 28.283 1166.81 835.299 2116.19 2116.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.000128 1024 340 1160 137216 11.0169 6.82803 216.993 213.467 448.436 448.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 6.4e-05 512 135 1130 180224 23.8346 6.70493 149.481 208.983 389.242 389.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 0.000512 512 70 230 37760 0.84992 4.50454 39.8585 45.2562 45.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 650 6.4e-05 1024 145 3850 217088 33.1904 13.9039 1212.32 417.734 1677.34 1677.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 0.001024 4096 190 4210 10368 2.72458 181.238 154.943 338.949 339.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 6.4e-05 2048 220 1450 155648 80.0295 28.4754 664.265 835.452 1608.4 1608.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 3.2e-05 512 50 550 617472 17.5573 13.3566 225.98 419.099 676.09 676.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 6.4e-05 1024 180 780 215040 32.6925 13.3368 242.41 412.787 701.425 701.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1830 3.2e-05 1024 230 980 583680 46.7433 26.9251 829.566 837.378 1740.78 1740.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 390 6.4e-05 2048 100 3070 122880 85.9372 27.8906 1103.62 825.349 2042.99 2043.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.000128 1024 340 1160 136704 11.007 6.82534 218.005 213.04 449.007 449.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 6.4e-05 512 135 1130 172032 22.468 6.54176 143.265 198.238 370.75 370.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 0.000512 512 70 230 37632 0.843776 4.56442 39.3011 44.7519 44.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 650 6.4e-05 1024 145 3850 215040 32.6867 13.3176 1217.91 412.724 1676.83 1676.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 0.001024 4096 190 4210 10176 2.71002 180.313 154.112 337.18 337.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 6.4e-05 2048 220 1450 147456 80.3992 27.8729 633.467 825.385 1567.32 1567.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 3.2e-05 512 50 550 616704 17.5859 13.7872 226.34 419.253 677.067 677.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 6.4e-05 1024 180 780 217600 32.4573 13.3666 262.44 412.768 721.224 721.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1830 3.2e-05 1024 230 980 585600 46.7729 26.9386 892.12 837.8 1803.79 1803.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 390 6.4e-05 2048 100 3070 121600 86.4243 27.9549 1174.11 825.204 2113.89 2114.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.000128 1024 340 1160 136000 11.0772 6.84016 233.535 211.943 463.526 463.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 6.4e-05 512 135 1130 179200 23.4273 6.62733 161.167 206.463 397.928 398.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 0.000512 512 70 230 37800 0.84992 4.86333 40.4747 46.2282 46.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 650 6.4e-05 1024 145 3850 211200 33.2585 13.3462 1286.1 412.695 1745.59 1745.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 0.001024 4096 190 4210 10200 2.71562 193.423 154.4 350.583 350.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 6.4e-05 2048 220 1450 147200 80.6779 27.9695 674.599 825.316 1608.75 1608.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 3.2e-05 512 50 550 617600 17.5858 13.3919 244.022 419.598 694.698 694.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 760 6.4e-05 1024 180 780 221184 32.6694 13.5066 312.659 417.982 777.016 777.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1830 3.2e-05 1024 230 980 581632 46.7195 26.9744 1030.91 835.275 1940.04 1940.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 390 6.4e-05 2048 100 3070 131072 85.5174 28.3735 1463.13 835.632 2412.86 2413.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.000128 1024 340 1160 137216 11.0253 6.83827 272.401 213.522 503.92 504.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 6.4e-05 512 135 1130 163840 23.2888 6.54259 171.097 198.085 399.252 399.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 0.000512 512 70 230 37632 0.851712 5.72509 39.0881 45.7066 45.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 650 6.4e-05 1024 145 3850 212992 33.6099 13.4902 1495.36 417.907 1960.56 1960.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 0.001024 4096 190 4210 10240 2.72173 225.922 154.654 383.343 383.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 6.4e-05 2048 220 1450 155648 79.9668 28.302 837.352 846.633 1792.45 1792.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 3.2e-05 512 50 550 617472 17.5433 13.3632 286.127 419.066 736.202 736.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 760 6.4e-05 1024 180 780 225280 32.3636 13.5148 218.611 418.967 683.65 683.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1830 3.2e-05 1024 230 990 586752 46.6847 26.9107 724.849 837.54 1636.15 1636.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 390 6.4e-05 2048 100 3075 133120 85.4294 28.3484 1029.44 837.689 1981.1 1981.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1630 0.000128 1024 340 1155 138240 11.0196 6.82394 188.911 215.412 422.297 422.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 6.4e-05 512 135 1140 188416 23.0701 6.70778 135.299 208.879 374.196 374.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 0.000512 512 70 225 37984 0.848096 3.7751 41.4924 46.1607 46.2084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 650 6.4e-05 1024 145 3855 220160 33.0076 13.5153 1070.8 418.885 1536.4 1536.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 610 0.001024 4096 190 4215 10464 2.72077 158.922 155.622 317.311 317.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 6.4e-05 2048 220 1455 155648 80.2796 28.3641 579.646 837.927 1526.41 1526.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 3.2e-05 512 50 555 617728 17.5781 13.3589 198.474 418.995 648.514 648.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 760 6.4e-05 1024 180 780 225280 32.5033 13.6233 218.289 419.062 683.671 683.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1830 3.2e-05 1024 230 990 586240 46.8707 27.0714 735.383 837.817 1647.31 1647.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 390 6.4e-05 2048 100 3075 133120 85.73 28.3628 1042.17 837.891 1994.34 1994.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 0.000128 1024 340 1155 138240 11.0724 6.84403 191.861 215.6 425.502 425.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 6.4e-05 512 135 1140 189440 23.1652 6.72877 138.167 209.623 377.921 378.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 0.000512 512 70 225 37960 0.853344 3.8351 41.5326 46.2619 46.3114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 650 6.4e-05 1024 145 3855 220160 33.1352 13.5209 1085.09 418.995 1550.93 1551.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 0.001024 4096 190 4215 10480 2.73466 161.157 157.086 321.021 321.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 6.4e-05 2048 220 1455 156160 80.4294 28.4365 587.447 839.371 1535.87 1536.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 3.2e-05 512 50 555 617760 17.6526 13.3902 201.764 419.14 652.047 652.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 760 6.4e-05 1024 180 780 224256 32.4702 13.5265 216.082 418.745 681.017 681.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1830 3.2e-05 1024 230 990 585984 46.7669 26.9169 729.217 838.119 1641.18 1641.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 390 6.4e-05 2048 100 3075 132096 85.7747 28.3013 1025.02 837.236 1976.52 1976.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 0.000128 1024 340 1155 137856 11.0274 6.84237 189.818 215.129 422.947 423.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 6.4e-05 512 135 1140 184320 22.936 6.62528 133.437 206.376 369.608 369.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 0.000512 512 70 225 37968 0.853024 3.82083 39.9312 44.6482 44.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 650 6.4e-05 1024 145 3855 219648 33.0558 13.5078 1074.55 418.682 1539.98 1540.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 0.001024 4096 190 4215 10464 2.72589 160.098 155.854 318.723 318.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 6.4e-05 2048 220 1455 155136 80.419 28.2885 579.49 837.152 1525.54 1525.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 3.2e-05 512 50 555 617472 17.6339 13.3661 200.358 419.382 650.84 650.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 6.4e-05 1024 180 780 224000 32.5584 13.5414 224.408 418.754 689.457 689.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1830 3.2e-05 1024 230 990 585984 46.8617 26.9414 748.272 838.364 1660.6 1660.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 390 6.4e-05 2048 100 3075 132608 85.7747 28.3428 1056.36 837.198 2007.87 2008.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.000128 1024 340 1155 137984 11.0587 6.84202 194.825 214.096 426.955 427.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 6.4e-05 512 135 1140 186368 22.9049 6.64762 138.793 207.065 375.654 375.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 0.000512 512 70 225 37968 0.851968 3.93587 41.1451 45.9772 46.0247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 650 6.4e-05 1024 145 3855 218624 33.255 13.7033 1097.76 418.68 1563.59 1563.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 0.001024 4096 190 4215 10416 2.72045 163.832 156.382 322.979 323.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 6.4e-05 2048 220 1455 155904 80.4671 28.3326 596.808 837.177 1542.98 1543.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 3.2e-05 512 50 555 617568 17.6369 13.3851 204.948 419.409 655.484 655.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 6.4e-05 1024 180 780 223232 32.4331 13.5021 226.423 418.072 690.625 690.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1830 3.2e-05 1024 230 990 586752 46.6327 26.88 762.4 838.48 1674.56 1674.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 390 6.4e-05 2048 100 3075 131072 85.6093 28.2931 1053.9 835.91 2003.91 2004.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.000128 1024 340 1155 138240 11.0357 7.05946 197.645 215.354 431.224 431.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 6.4e-05 512 135 1140 188416 23.0684 6.70614 137.558 209.128 376.704 376.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 0.000512 512 70 225 37952 0.852064 4.06118 40.4535 45.4097 45.4575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 650 6.4e-05 1024 145 3855 219136 33.0376 13.4875 1064.25 418.016 1528.98 1529.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 0.001024 4096 190 4215 10432 2.72432 163.389 155.314 321.472 321.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 6.4e-05 2048 220 1455 153600 80.5561 28.3109 602.121 835.821 1547 1547.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 3.2e-05 512 50 555 617728 17.5848 13.3579 208.701 420.269 660.018 660.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 6.4e-05 1024 180 780 223488 32.4631 13.5741 259.645 417.383 723.271 723.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1830 3.2e-05 1024 230 990 586368 46.7285 26.9502 866.362 837.509 1777.72 1777.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 390 6.4e-05 2048 100 3075 131328 85.7292 28.2886 1214.97 834.46 2163.65 2163.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.000128 1024 340 1155 138240 11.0336 6.9079 226.674 213.626 458.37 458.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 6.4e-05 512 135 1140 175104 23.453 6.58566 151.061 204.147 385.492 385.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 0.000512 512 70 225 37944 0.854016 4.60662 39.5105 45.0145 45.0642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 650 6.4e-05 1024 145 3855 218880 33.0224 13.5843 1273.42 418.054 1738.29 1738.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 0.001024 4096 190 4215 10440 2.72915 190.263 154.128 347.167 347.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 6.4e-05 2048 220 1455 154368 80.4088 28.3184 685.677 834.575 1629.18 1629.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 3.2e-05 512 50 555 617472 17.6 13.3861 238 419.043 688.135 688.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 6.4e-05 1024 180 780 225280 32.4128 13.5246 255.923 419.475 721.528 721.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1830 3.2e-05 1024 230 990 586240 46.6748 26.918 845.75 838.503 1758.02 1758.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 390 6.4e-05 2048 100 3075 133120 85.4754 28.3168 1202.55 838.615 2155.15 2155.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.000128 1024 340 1155 138240 11.0206 6.84294 221.042 214.637 453.677 453.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 6.4e-05 512 135 1140 184320 22.9205 6.62528 155.268 206.383 391.438 391.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 0.000512 512 70 225 37920 0.852928 4.49184 39.633 45.0217 45.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 650 6.4e-05 1024 145 3855 220160 33.0197 13.5147 1251.21 419.4 1717.33 1717.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 0.001024 4096 190 4215 10400 2.71853 185.803 155.466 344.033 344.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 6.4e-05 2048 220 1455 156160 80.2633 28.3607 677.988 838.79 1625.59 1625.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 3.2e-05 512 50 555 617280 17.5912 13.3759 231.341 419.417 681.83 681.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 6.4e-05 1024 180 780 221184 32.3793 13.4889 267.779 416.745 730.579 730.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1830 3.2e-05 1024 230 990 585216 46.5654 26.8572 900.942 837.2 1811.73 1811.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 390 6.4e-05 2048 100 3075 129024 85.5672 28.2233 1242.71 833.177 2189.86 2190.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.000128 1024 340 1155 137472 11.0172 7.67392 234.206 214.931 467.955 468.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 6.4e-05 512 135 1140 184320 22.8815 6.61501 165.659 206.392 401.782 401.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 0.000512 512 70 225 37920 0.847872 4.82934 39.6327 45.3538 45.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 650 6.4e-05 1024 145 3855 218112 32.8037 13.4399 1321.57 416.666 1784.66 1784.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 0.001024 4096 190 4215 10368 2.72019 195.65 155.375 353.787 353.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 6.4e-05 2048 220 1455 153600 79.945 28.1473 710.72 833.355 1652.36 1652.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 3.2e-05 512 50 555 617472 17.5306 13.3532 247.998 419.75 698.732 698.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 6.4e-05 1024 180 780 220800 32.6658 13.9785 264.93 416.63 728.399 728.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1830 3.2e-05 1024 230 990 585600 46.7545 26.9548 894.761 837.237 1805.87 1806.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 390 6.4e-05 2048 100 3075 131200 85.5871 28.2894 1251.96 833.183 2199.21 2199.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.000128 1024 340 1155 137600 11.0913 6.85056 232.522 213.814 464.403 464.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 6.4e-05 512 135 1140 179200 23.4287 6.63443 160.056 206.251 396.615 396.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 0.000512 512 70 225 37900 0.852096 4.76602 40.6594 46.3211 46.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 650 6.4e-05 1024 145 3855 217600 33.0059 13.4937 1307.15 416.566 1770.41 1770.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 0.001024 4096 190 4215 10400 2.71987 196.084 155.616 354.465 354.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 6.4e-05 2048 220 1455 153600 80.3163 28.2403 705.016 833.065 1646.83 1646.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 3.2e-05 512 50 555 617600 17.6463 13.396 247.157 419.216 697.519 697.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 760 6.4e-05 1024 180 780 222208 32.6603 13.5213 268.296 418.482 733.166 733.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1830 3.2e-05 1024 230 990 584192 46.689 26.9015 899.737 836.521 1810.02 1810.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 390 6.4e-05 2048 100 3075 132608 85.4755 28.3935 1277.05 836.637 2227.75 2227.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.000128 1024 340 1155 137984 11.0152 6.83725 235.546 214.086 467.612 467.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 6.4e-05 512 135 1140 172032 23.2461 6.56842 154.406 202.111 386.576 386.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 0.000512 512 70 225 37856 0.847392 4.7943 38.9342 44.6184 44.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 650 6.4e-05 1024 145 3855 218624 33.1239 13.5107 1323.04 418.406 1788.29 1788.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 0.001024 4096 190 4215 10304 2.71565 195.123 153.507 351.39 351.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 6.4e-05 2048 220 1455 154112 80.6549 28.339 713.995 836.73 1659.91 1660.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 3.2e-05 512 50 555 617344 17.5719 13.375 247.682 418.886 697.615 697.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 6.4e-05 1024 180 780 222720 32.5537 13.5188 263.254 417.426 726.945 727.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1830 3.2e-05 1024 230 990 585600 46.7483 26.9358 885.355 836.926 1796.13 1796.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 390 6.4e-05 2048 100 3075 130560 85.8955 28.3156 1235.08 834.552 2184.03 2184.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.000128 1024 340 1155 137280 11.037 6.84237 230.143 213.245 461.393 461.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 6.4e-05 512 135 1140 184320 22.9569 6.67034 163.203 206.222 399.288 399.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 0.000512 512 70 225 37800 0.84992 4.7063 40.6098 46.2103 46.2564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 650 6.4e-05 1024 145 3855 218880 33.0379 13.5082 1303.28 417.358 1767.37 1767.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 0.001024 4096 190 4215 10320 2.7136 192.512 155.719 350.986 351.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 6.4e-05 2048 220 1455 153600 80.712 28.5573 700.272 834.653 1644.38 1644.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 3.2e-05 512 50 555 617280 17.6031 13.386 243.38 418.905 693.378 693.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 6.4e-05 1024 180 780 221184 32.6907 13.4965 251.957 417.803 716.141 716.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1830 3.2e-05 1024 230 990 585728 46.6181 26.8803 848.842 837.919 1760.42 1760.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 390 6.4e-05 2048 100 3075 131072 85.5469 28.2445 1188.87 835.31 2138.16 2138.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.000128 1024 340 1155 137216 11.0162 6.83053 220.066 215.217 453.26 453.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 6.4e-05 512 135 1140 180224 23.8317 6.70714 152.404 208.985 392.164 392.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 0.000512 512 70 225 37888 0.847872 4.54419 40.233 45.6669 45.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 650 6.4e-05 1024 145 3855 217088 33.1904 13.867 1237.94 417.813 1703 1703.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 0.001024 4096 190 4215 10368 2.72186 186.595 155.044 344.405 344.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 6.4e-05 2048 220 1455 151552 80.8814 28.237 661.743 835.41 1606.47 1606.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 3.2e-05 512 50 555 617472 17.5354 13.3562 232.972 419.168 683.129 683.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 6.4e-05 1024 180 780 215040 32.6944 13.3323 287.375 412.401 745.997 746.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1830 3.2e-05 1024 230 990 583680 46.6717 27.6191 985.355 836.55 1896.36 1896.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 390 6.4e-05 2048 100 3075 122880 85.9266 27.8837 1296.12 825.004 2235.13 2235.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.000128 1024 340 1155 136704 10.9916 6.84048 255.924 210.573 484.462 484.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 6.4e-05 512 135 1140 172032 22.4507 6.53101 170.077 198.041 397.334 397.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 0.000512 512 70 225 37824 0.851392 5.31606 39.3507 45.561 45.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 650 6.4e-05 1024 145 3855 215040 32.6769 13.3203 1428.87 412.329 1887.4 1887.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 0.001024 4096 190 4215 10176 2.7095 209.576 153.649 365.981 366.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 6.4e-05 2048 220 1455 147456 80.3635 27.945 748.362 824.589 1681.45 1681.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 3.2e-05 512 50 555 616704 17.5497 13.353 272.231 418.862 722.104 722.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 6.4e-05 1024 180 780 217600 32.4743 13.3588 290.941 412.723 749.694 749.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1830 3.2e-05 1024 230 990 585600 46.7231 26.9397 990.096 837.718 1901.64 1901.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 390 6.4e-05 2048 100 3075 128000 85.1665 28.0248 1359.81 825.132 2298.34 2298.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.000128 1024 340 1155 136000 11.0899 6.8441 256.088 210.826 484.975 485.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 6.4e-05 512 135 1140 179200 23.4235 6.62986 179.077 206.45 415.823 416.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 0.000512 512 70 225 37800 0.85344 5.31798 39.5674 45.7841 45.8329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 650 6.4e-05 1024 145 3855 211200 33.2407 14.8969 1414.21 412.65 1875.19 1875.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 0.001024 4096 190 4215 10200 2.7111 209.947 152.025 364.725 364.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 6.4e-05 2048 220 1455 147200 80.6538 27.9695 749.072 825.219 1683.1 1683.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 3.2e-05 512 50 555 617600 17.5886 13.392 275.355 419.524 725.969 726.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 760 6.4e-05 1024 180 780 221184 32.6756 13.4972 268.525 418.037 732.927 733.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1830 3.2e-05 1024 230 990 581632 46.7132 26.8268 895.558 835.414 1804.68 1804.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 390 6.4e-05 2048 100 3075 131072 85.5127 28.2624 1264.32 835.757 2214.04 2214.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 0.000128 1024 340 1155 137216 11.0317 6.83008 234.153 213.694 465.835 465.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 6.4e-05 512 135 1140 163840 23.2707 6.53549 147.88 198.122 376.052 376.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 0.000512 512 70 225 37632 0.847488 4.85786 38.2152 43.9637 44.0136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 650 6.4e-05 1024 145 3855 212992 33.6195 13.488 1289.27 419.512 1756.07 1756.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 0.001024 4096 190 4215 10240 2.72179 193.547 154.846 351.158 351.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 6.4e-05 2048 220 1455 147456 81.9022 28.3464 686.144 835.918 1632.5 1632.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 3.2e-05 512 50 555 617472 17.5342 13.3522 249.787 419.192 699.967 700.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 760 6.4e-05 1024 180 780 222208 32.725 13.5107 202.944 418.954 668.331 668.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1830 3.2e-05 1024 230 980 585728 46.7397 26.876 682.587 837.513 1593.89 1594.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 390 6.4e-05 2048 100 3080 132096 85.6584 28.285 968.605 837.664 1920.41 1920.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1630 0.000128 1024 340 1160 137984 11.0189 6.84179 179.914 214.23 412.145 412.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 6.4e-05 512 135 1140 188416 23.0566 6.70797 129.16 208.88 368.051 368.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 0.000512 512 70 240 37920 0.852896 3.81549 40.407 45.1195 45.1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 650 6.4e-05 1024 145 3860 220160 32.9967 13.4993 1015.6 418.881 1481.17 1481.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 610 0.001024 4096 190 4220 10464 2.72998 150.43 154.937 308.142 308.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 6.4e-05 2048 220 1460 156672 80.0978 28.3648 553.335 838.941 1500.93 1501.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 3.2e-05 512 50 560 617856 17.5921 13.356 187.888 418.988 637.93 638.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 760 6.4e-05 1024 180 780 221440 32.9606 13.5417 231.59 419.425 697.712 697.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1830 3.2e-05 1024 230 980 585600 46.8197 26.966 768.791 838.523 1681.26 1681.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 390 6.4e-05 2048 100 3080 131840 85.9479 28.4463 1088.82 838.529 2041.94 2042.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 0.000128 1024 340 1160 137920 11.0785 6.84032 202.869 215.525 436.445 436.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 6.4e-05 512 135 1140 189440 23.1596 6.72973 145.878 209.795 385.812 385.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 0.000512 512 70 240 37880 0.8488 4.33146 40.4717 45.6947 45.7429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 650 6.4e-05 1024 145 3860 220160 33.136 13.5278 1145.32 419.358 1611.53 1611.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 0.001024 4096 190 4220 10440 2.72429 172.012 156.073 330.856 330.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 6.4e-05 2048 220 1460 156160 80.4422 28.4158 620.538 838.633 1568.22 1568.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 3.2e-05 512 50 560 617920 17.6431 13.3866 211.989 419.61 662.732 662.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 760 6.4e-05 1024 180 780 221184 32.8237 13.5241 213.464 418.794 678.802 678.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1830 3.2e-05 1024 230 980 585216 46.8293 26.9167 715.65 838.212 1627.77 1627.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 390 6.4e-05 2048 100 3080 130560 85.9498 28.3434 1004.4 837.333 1956.23 1956.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.000128 1024 340 1160 137472 11.041 6.84032 188.296 214.563 420.873 420.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 6.4e-05 512 135 1140 184320 22.9196 6.62118 132.188 206.392 368.369 368.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 0.000512 512 70 240 37872 0.849568 4.00298 39.797 44.6916 44.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 650 6.4e-05 1024 145 3860 219648 33.0663 13.7819 1062.1 418.862 1528 1528.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 0.001024 4096 190 4220 10464 2.73184 157.946 155.387 316.109 316.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 6.4e-05 2048 220 1460 155136 80.3891 28.373 573.269 838.127 1520.35 1520.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 3.2e-05 512 50 560 617664 17.6107 13.3723 197.102 419.518 647.706 647.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 6.4e-05 1024 180 780 220416 33.0329 13.5298 218.909 418.405 684.066 684.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1830 3.2e-05 1024 230 980 585088 46.886 26.9455 726.937 837.61 1638.54 1638.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 390 6.4e-05 2048 100 3080 130816 86.1529 28.3608 1021.07 836.51 1972.28 1972.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.000128 1024 340 1160 137536 11.0723 6.84227 191.322 215.907 425.269 425.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 6.4e-05 512 135 1140 179200 23.5853 6.64304 131.37 206.893 368.733 368.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 0.000512 512 70 240 37856 0.849856 4.13491 40.0108 45.0401 45.0867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 650 6.4e-05 1024 145 3860 218624 33.2361 13.6192 1073.65 418.338 1539.03 1539.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 0.001024 4096 190 4220 10416 2.72589 159.558 155.404 317.732 317.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 6.4e-05 2048 220 1460 155904 80.483 28.3637 587.74 836.556 1533.33 1533.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 3.2e-05 512 50 560 617568 17.6245 13.3793 200.623 419.111 650.833 650.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 6.4e-05 1024 180 780 221184 32.6595 13.6212 220.118 417.725 684.314 684.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1830 3.2e-05 1024 230 980 585728 46.7204 26.8905 732.857 837.767 1644.4 1644.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 390 6.4e-05 2048 100 3080 131072 85.599 28.3525 1020.73 835.225 1970.1 1970.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.000128 1024 340 1160 137728 11.0443 6.83133 191.034 215.091 424.125 424.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 6.4e-05 512 135 1140 188416 23.0835 6.7129 133.978 208.949 372.965 373.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 0.000512 512 70 240 37888 0.852864 4.21312 41.3639 46.4735 46.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 650 6.4e-05 1024 145 3860 219136 33.0163 13.485 1027.38 417.663 1491.75 1491.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 0.001024 4096 190 4220 10432 2.73331 157.903 156.397 317.079 317.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 6.4e-05 2048 220 1460 155648 80.0135 28.2696 592.355 835.809 1536.64 1536.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 3.2e-05 512 50 560 617728 17.5624 13.3603 200.749 419.114 650.883 650.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 6.4e-05 1024 180 780 218880 33.0184 13.5228 270.515 417.786 735.033 735.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1830 3.2e-05 1024 230 980 585216 46.7811 26.9455 907.34 838.286 1819.51 1819.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 390 6.4e-05 2048 100 3080 129024 86.121 28.3605 1256.73 835.255 2206.65 2206.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.000128 1024 340 1160 137664 11.0591 6.93043 239.156 214.896 472.17 472.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 6.4e-05 512 135 1140 175104 23.4518 6.58483 159.865 204.336 394.478 394.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 0.000512 512 70 240 37872 0.853152 5.16291 39.4788 45.5352 45.5842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 650 6.4e-05 1024 145 3860 218880 33.0201 13.5305 1339.84 417.713 1804.29 1804.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 0.001024 4096 190 4220 10440 2.73434 198.909 155.031 356.717 356.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 6.4e-05 2048 220 1460 154368 80.3959 28.3086 722.742 835.348 1666.99 1667.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 3.2e-05 512 50 560 617472 17.6029 13.3962 250.003 419.364 700.471 700.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 6.4e-05 1024 180 780 216576 32.7812 13.394 186.57 414.794 647.729 647.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1830 3.2e-05 1024 230 980 585216 46.6431 26.913 629.087 838.339 1541.14 1541.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 390 6.4e-05 2048 100 3080 124416 86.0938 28.0491 840.789 829.265 1784.39 1784.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.000128 1024 340 1160 137088 11.0077 6.8345 165.733 212.836 396.543 396.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 6.4e-05 512 135 1140 165888 23.0576 6.54541 105.567 198.354 333.765 333.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 0.000512 512 70 240 37728 0.847872 3.62947 38.2698 42.7922 42.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 650 6.4e-05 1024 145 3860 216576 32.7857 13.3819 919.929 414.941 1381.22 1381.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 0.001024 4096 190 4220 10368 2.73018 137.867 154.329 294.969 295.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 6.4e-05 2048 220 1460 152064 79.9587 28.0652 493.703 829.363 1431.27 1431.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 3.2e-05 512 50 560 616896 17.5657 13.3669 173.884 419.286 624.204 624.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 6.4e-05 1024 180 780 220160 32.999 13.5365 259.994 419.467 726.187 726.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1830 3.2e-05 1024 230 980 584960 46.7035 26.9192 870.402 838.498 1782.68 1782.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 390 6.4e-05 2048 100 3080 130560 85.9486 28.3691 1223.59 838.615 2176.71 2176.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.000128 1024 340 1160 137600 11.0538 6.8415 230.015 214.821 462.859 462.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 6.4e-05 512 135 1140 184320 22.9089 6.62275 162.141 206.383 398.289 398.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 0.000512 512 70 240 37840 0.849632 4.96086 40.6675 46.5205 46.5711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 650 6.4e-05 1024 145 3860 220160 33.016 14.0938 1299.62 419.403 1766.32 1766.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 0.001024 4096 190 4220 10400 2.73373 191.846 156.688 351.31 351.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 6.4e-05 2048 220 1460 156160 80.2432 28.4511 702.957 838.743 1650.58 1650.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 3.2e-05 512 50 560 617600 17.5657 13.366 239.625 420.832 691.487 691.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 6.4e-05 1024 180 780 220160 32.9376 13.5179 183.123 419.622 649.395 649.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1830 3.2e-05 1024 230 980 583680 46.7255 26.8929 607.454 838.7 1519.94 1520.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 390 6.4e-05 2048 100 3080 128000 86.4339 28.3238 837.228 838.918 1791.1 1791.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.000128 1024 340 1160 135680 10.9921 6.81968 158.709 212.02 388.671 388.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 6.4e-05 512 135 1140 184320 22.8982 6.61904 113.557 206.46 349.78 349.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 0.000512 512 70 240 37760 0.852512 3.50806 39.5612 43.9646 44.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 650 6.4e-05 1024 145 3860 220160 32.9272 13.6111 905.109 419.555 1371.39 1371.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 0.001024 4096 190 4220 10240 2.71821 132.545 154.697 290.004 290.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 6.4e-05 2048 220 1460 153600 80.7027 28.2952 482.237 839.703 1431.13 1431.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 3.2e-05 512 50 560 617600 17.5206 13.3609 168.566 419.473 619.02 619.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 6.4e-05 1024 180 780 218112 32.7874 13.4536 242.215 416.748 705.398 705.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1830 3.2e-05 1024 230 980 583680 46.6647 26.8657 814.751 837.155 1725.59 1725.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 390 6.4e-05 2048 100 3080 129024 85.5911 28.1375 1135.2 833.175 2082.3 2082.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.000128 1024 340 1160 137472 11.0257 6.82816 214.999 213.889 446.871 446.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 6.4e-05 512 135 1140 184320 22.8871 6.61709 151.677 206.389 387.811 387.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 0.000512 512 70 240 37824 0.84992 4.65075 40.6795 46.2229 46.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 650 6.4e-05 1024 145 3860 218112 32.7907 13.7191 1209.25 416.674 1672.62 1672.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 0.001024 4096 190 4220 10368 2.72608 181.363 155.628 339.76 339.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 6.4e-05 2048 220 1460 153600 79.9561 28.1583 648.916 836.133 1593.35 1593.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 3.2e-05 512 50 560 617472 17.5265 13.3571 224.542 419.512 675.039 675.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 6.4e-05 1024 180 780 215040 32.6627 13.3345 171.498 412.409 630.097 630.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1830 3.2e-05 1024 230 980 583680 46.6912 26.8679 581.691 836.719 1492.13 1492.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 390 6.4e-05 2048 100 3080 122880 85.917 28.1426 772.352 824.48 1711.08 1711.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.000128 1024 340 1160 136704 11.0002 6.83206 153.191 211.735 382.89 382.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 6.4e-05 512 135 1140 172032 22.4447 6.53738 101.469 198.052 328.738 328.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 0.000512 512 70 240 37632 0.847392 3.35629 39.2684 43.5136 43.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 650 6.4e-05 1024 145 3860 215040 32.6925 13.5202 851.367 412.343 1310.11 1310.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 0.001024 4096 190 4220 10176 2.70755 126.476 154.046 283.273 283.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 6.4e-05 2048 220 1460 147456 80.3727 27.904 444.683 824.664 1377.81 1377.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 3.2e-05 512 50 560 616704 17.5716 13.3526 161.753 418.92 611.695 611.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 6.4e-05 1024 180 780 217600 32.9886 13.7708 252.183 416.969 716.101 716.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1830 3.2e-05 1024 230 980 584000 46.9361 26.9579 851.427 837.829 1763.31 1763.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 390 6.4e-05 2048 100 3080 128000 86.1099 28.262 1174.63 833.627 2122.82 2122.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.000128 1024 340 1160 137600 11.0853 6.84442 224.536 214.076 456.672 456.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 6.4e-05 512 135 1140 179200 23.4227 6.6369 153.528 206.42 390.25 390.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 0.000512 512 70 240 37800 0.84624 4.86301 39.6141 45.3649 45.4125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 650 6.4e-05 1024 145 3860 217600 33.0185 13.6704 1255.14 416.907 1718.93 1719.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 0.001024 4096 190 4220 10400 2.72384 188.525 154.814 346.106 346.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 6.4e-05 2048 220 1460 153600 80.3366 28.2704 678.689 833.718 1621.2 1621.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 3.2e-05 512 50 560 617600 17.6394 13.3934 234.689 419.596 685.419 685.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 6.4e-05 1024 180 780 211200 33.2238 13.3571 173.465 412.807 633.046 633.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1830 3.2e-05 1024 230 980 582400 46.9742 26.9289 597.888 837.895 1509.85 1509.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 390 6.4e-05 2048 100 3080 121600 86.4076 27.9794 784.127 825.285 1723.99 1724.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.000128 1024 340 1160 136000 11.0796 6.8425 156.742 213.078 387.869 387.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 6.4e-05 512 135 1140 179200 23.4363 6.62883 108.684 206.482 345.471 345.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 0.000512 512 70 240 37600 0.84992 3.48365 39.4846 43.8602 43.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 650 6.4e-05 1024 145 3860 211200 33.2448 13.347 856.714 412.741 1316.23 1316.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 0.001024 4096 190 4220 10200 2.7136 129.42 153.26 285.436 285.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 6.4e-05 2048 220 1460 147200 80.6318 27.941 457.173 825.387 1391.32 1391.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 3.2e-05 512 50 560 617600 17.5881 13.3816 166.213 420.506 617.787 617.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 6.4e-05 1024 180 780 218624 33.1176 13.5276 326.324 418.827 791.99 792.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1830 3.2e-05 1024 230 980 584192 46.6644 26.9006 1081.9 837.17 1992.8 1992.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 390 6.4e-05 2048 100 3080 129024 86.2182 28.3202 1505.32 837.325 2457.39 2457.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.000128 1024 340 1160 137088 11.0595 6.83251 285.516 213.145 516.685 516.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 6.4e-05 512 135 1140 172032 23.265 6.57203 188.222 202.282 420.591 420.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 0.000512 512 70 240 37744 0.850112 6.2201 38.8724 45.9869 46.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 650 6.4e-05 1024 145 3860 218624 33.125 13.5639 1597.19 418.764 2062.84 2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 0.001024 4096 190 4220 10304 2.71517 235.869 153.736 392.366 392.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 6.4e-05 2048 220 1460 154112 80.6592 28.33 865.765 837.43 1812.38 1812.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 3.2e-05 512 50 560 617344 17.5673 13.3712 299.996 419.238 750.278 750.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 6.4e-05 1024 180 780 215040 32.8002 13.7321 207.742 413.819 668.29 668.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1830 3.2e-05 1024 230 980 584192 46.595 26.8643 706.748 836.748 1617.11 1617.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 390 6.4e-05 2048 100 3080 121856 86.4434 28.0754 925.992 827.312 1868.02 1868.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.000128 1024 340 1160 136192 11.1134 6.82797 184.861 213.141 416.073 416.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 6.4e-05 512 135 1140 143360 24.0853 8.39699 103.739 192.577 329.034 329.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 0.000512 512 70 240 37632 0.846496 4.10621 38.4437 43.4398 43.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 650 6.4e-05 1024 145 3860 215040 32.8191 13.3509 1026.39 413.749 1486.5 1486.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 0.001024 4096 190 4220 10080 2.69053 150.889 152.203 305.824 305.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 6.4e-05 2048 220 1460 150528 80.0935 28.0569 550.723 828.021 1487.08 1487.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 3.2e-05 512 50 560 617344 17.5165 13.3552 197.262 418.962 647.198 647.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 6.4e-05 1024 180 780 218880 33.0133 13.5249 310.944 417.606 775.28 775.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1830 3.2e-05 1024 230 980 583680 46.8727 26.9253 1035.01 837.108 1946.08 1946.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 390 6.4e-05 2048 100 3080 130560 85.8571 28.3095 1456.83 834.711 2405.9 2406.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.000128 1024 340 1160 137280 11.0375 6.84851 273.155 213.287 504.461 504.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 6.4e-05 512 135 1140 184320 22.9459 6.63702 193.909 206.83 430.559 430.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 0.000512 512 70 240 37800 0.850208 5.98016 40.6007 47.4736 47.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 650 6.4e-05 1024 145 3860 218880 32.9921 13.5103 1534.49 417.446 1998.63 1998.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 0.001024 4096 190 4220 10320 2.72435 0 155.617 158.352 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 6.4e-05 1024 180 780 215040 32.6821 13.3492 207.108 412.465 665.796 665.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1830 3.2e-05 1024 230 980 579840 46.8237 26.8451 696.915 834.578 1605.33 1605.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 390 6.4e-05 2048 100 3080 122880 86.0136 27.9697 929.998 824.617 1868.79 1868.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.000128 1024 340 1160 136320 11.0602 6.83507 184.19 212.337 414.55 414.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 6.4e-05 512 135 1140 184320 22.8984 6.62938 131.141 206.315 367.223 367.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 0.000512 512 70 240 37680 0.84992 4.07926 40.5952 45.5658 45.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 650 6.4e-05 1024 145 3860 215040 32.725 13.3281 1017.93 412.392 1476.56 1476.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 0.001024 4096 190 4220 10080 2.69555 150.118 153.036 305.894 305.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 6.4e-05 2048 220 1460 145920 80.6788 27.9696 532.104 824.592 1465.54 1465.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 3.2e-05 512 50 560 616320 17.5468 13.3616 193.737 418.628 643.374 643.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 6.4e-05 1024 180 780 221184 32.6835 13.4984 303.545 417.812 767.731 767.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1830 3.2e-05 1024 230 980 585728 46.5954 26.8841 1004.46 837.844 1915.95 1916.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 390 6.4e-05 2048 100 3080 131072 85.512 28.3669 1418.39 835.288 2367.75 2367.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.000128 1024 340 1160 137216 11.0042 6.83002 264.101 213.541 495.606 495.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 6.4e-05 512 135 1140 180224 23.8535 6.70605 183.939 208.986 423.726 423.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 0.000512 512 70 240 37760 0.846848 5.83901 39.9442 46.6718 46.7191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 650 6.4e-05 1024 145 3860 217088 33.1422 13.484 1474.04 417.735 1938.59 1938.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 0.001024 4096 190 4220 10368 2.72579 222.777 154.966 380.515 380.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 6.4e-05 2048 220 1460 155648 79.9979 28.5655 812.895 835.503 1757.14 1757.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 3.2e-05 512 50 560 617472 17.5453 13.3591 280.755 421.176 732.941 733.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 760 6.4e-05 1024 180 780 221184 32.6491 13.5012 206.119 418.379 670.841 670.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1830 3.2e-05 1024 230 980 581632 46.7015 26.8247 673.411 836.23 1583.33 1583.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 390 6.4e-05 2048 100 3080 131072 85.5163 28.2541 957.182 836.436 1907.58 1907.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 0.000128 1024 340 1160 137216 11.0228 6.8424 178.743 213.958 410.698 410.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 6.4e-05 512 135 1140 163840 23.2712 7.22762 112.651 198.283 341.679 341.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 0.000512 512 70 240 37632 0.851744 3.93619 38.2846 43.1152 43.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 650 6.4e-05 1024 145 3860 212992 33.6219 13.4893 971.8 418.307 1437.4 1437.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 0.001024 4096 190 4220 10240 2.71974 146.981 154.325 304.069 304.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 6.4e-05 2048 220 1460 155648 79.9922 28.3425 547.451 836.431 1492.4 1492.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 3.2e-05 512 50 560 617472 17.52 13.3559 187.268 419.472 637.718 637.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 6.4e-05 1024 180 780 215040 32.6701 13.329 257.745 412.796 716.726 716.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1830 3.2e-05 1024 230 980 583680 46.7221 26.8739 879.381 837.354 1790.49 1790.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 390 6.4e-05 2048 100 3080 122880 85.9433 27.9165 1171.54 825.269 2110.86 2111.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.000128 1024 340 1160 136704 11.0148 6.82416 231.327 212.645 461.94 462.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 6.4e-05 512 135 1140 172032 22.4445 6.5337 153.026 198.231 380.475 380.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 0.000512 512 70 240 37632 0.848352 5.08723 39.5242 45.5034 45.5522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 650 6.4e-05 1024 145 3860 215040 32.6875 13.333 1283.99 412.722 1742.92 1743.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 0.001024 4096 190 4220 10176 2.71571 186.45 154.145 343.355 343.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 6.4e-05 2048 220 1460 147456 80.368 27.9822 675.212 825.434 1609.18 1609.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 3.2e-05 512 50 560 616704 17.5558 13.355 242.58 419.307 692.9 692.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 6.4e-05 1024 180 780 208896 33.3673 13.3472 177.287 412.667 636.863 637.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1830 3.2e-05 1024 230 980 577536 46.7098 26.7403 611.973 832.723 1518.3 1518.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 390 6.4e-05 2048 100 3080 122880 85.991 27.988 819.067 825.015 1758.25 1758.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.000128 1024 340 1160 135168 10.9089 6.80141 161.12 209.975 388.932 389.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 6.4e-05 512 135 1140 147456 24.8077 6.53722 92.6113 198.176 322.374 322.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 0.000512 512 70 240 37248 0.84208 3.60835 38.1243 42.6199 42.6675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 650 6.4e-05 1024 145 3860 208896 33.3861 13.3252 876.581 412.594 1336.08 1336.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 0.001024 4096 190 4220 9984 2.71178 129.347 153.035 285.139 285.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 6.4e-05 2048 220 1460 147456 80.4168 28.0162 472.765 825.175 1406.56 1406.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 3.2e-05 512 50 560 615936 17.5766 13.3512 171.608 418.535 621.174 621.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 6.4e-05 1024 180 780 211200 33.2423 13.3765 264.161 412.711 723.682 723.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1830 3.2e-05 1024 230 980 582400 46.9984 26.9353 911.538 837.704 1823.34 1823.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 390 6.4e-05 2048 100 3080 121600 86.4008 28.0187 1200.08 825.114 2139.81 2139.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.000128 1024 340 1160 136000 11.0998 6.83827 239.773 212.186 470.022 470.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 6.4e-05 512 135 1140 179200 23.4295 6.62528 166.45 206.431 403.174 403.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 0.000512 512 70 240 37600 0.848928 5.29437 40.5923 46.7793 46.8275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 650 6.4e-05 1024 145 3860 211200 33.2564 13.3455 1314.2 412.638 1773.63 1773.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 0.001024 4096 190 4220 10200 2.71232 197.755 154.289 354.799 354.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 6.4e-05 2048 220 1460 147200 80.6446 27.9696 695.093 825.248 1629.15 1629.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 3.2e-05 512 50 560 617600 17.5903 13.3942 252.843 419.54 703.475 703.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 6.4e-05 1024 180 780 204800 33.8708 13.5475 181.752 413.034 642.396 642.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1830 3.2e-05 1024 230 980 576000 46.9688 26.7899 644.437 833.788 1552.15 1552.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 390 6.4e-05 2048 100 3080 115200 87.7737 27.9224 818.693 825.749 1760.34 1760.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.000128 1024 340 1160 134400 10.9446 6.8137 170.555 210.828 399.274 399.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 6.4e-05 512 135 1140 153600 25.8168 6.6303 103.016 206.599 342.3 342.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 0.000512 512 70 240 37200 0.845152 3.70893 40.402 45.0003 45.0478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 650 6.4e-05 1024 145 3860 204800 33.8924 13.3407 922.107 412.958 1382.48 1382.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 0.001024 4096 190 4220 10000 2.7145 138.521 154.362 295.643 295.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 6.4e-05 2048 220 1460 140800 82.0637 27.9716 472.945 825.904 1409.08 1409.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 3.2e-05 512 50 560 616000 17.5743 13.3632 182.122 419.108 632.27 632.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 760 6.4e-05 1024 180 792 223232 32.5631 13.5093 205.703 419.459 671.431 671.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1830 3.2e-05 1024 230 984 585728 46.6712 26.8714 675.785 838.534 1588.02 1588.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 390 6.4e-05 2048 100 3072 131072 85.7884 28.3808 947.522 838.604 1900.49 1900.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1630 0.000128 1024 340 1152 138240 11.0097 6.83264 176.103 213.729 407.804 407.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 6.4e-05 512 135 1152 184320 23.4644 6.70931 125.713 209.132 365.261 365.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 0.000512 512 70 240 37920 0.854016 3.75904 40.655 45.31 45.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 650 6.4e-05 1024 145 3864 219136 33.1273 13.4984 998.37 419.387 1464.57 1464.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 0.001024 4096 190 4224 10464 2.7297 149.301 154.485 306.557 306.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 6.4e-05 2048 220 1464 155648 80.2535 28.4482 543.861 839.598 1492.35 1492.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 3.2e-05 512 50 552 617856 17.5912 13.3572 185.209 419.594 635.854 635.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 760 6.4e-05 1024 180 792 222720 32.772 13.5483 215.854 419.462 681.837 682.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1830 3.2e-05 1024 230 984 585600 46.8703 26.9491 716 838.542 1628.53 1628.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 390 6.4e-05 2048 100 3072 130560 86.1588 28.3658 1001.19 838.692 1954.6 1954.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 0.000128 1024 340 1152 138240 11.0653 6.84224 187.288 214.296 419.62 419.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 6.4e-05 512 135 1152 184320 23.659 6.72768 133.846 209.826 374.305 374.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 0.000512 512 70 240 37880 0.849984 4.02304 41.7124 46.6306 46.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 650 6.4e-05 1024 145 3864 218880 33.2898 13.526 1055.76 419.918 1522.69 1522.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 0.001024 4096 190 4224 10440 2.72589 157.164 155.999 315.932 315.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 6.4e-05 2048 220 1464 154880 80.7864 28.3721 571.468 838.603 1519.43 1519.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 3.2e-05 512 50 552 617920 17.6482 13.3857 196.315 419.631 647.086 647.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 760 6.4e-05 1024 180 792 222720 32.5869 13.5274 215.452 418.744 680.508 680.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1830 3.2e-05 1024 230 984 585216 46.7422 26.9128 706.959 838.124 1618.91 1619.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 390 6.4e-05 2048 100 3072 130560 85.9203 28.306 987.158 837.167 1938.75 1938.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.000128 1024 340 1152 137856 11.016 6.83491 183.984 213.148 415.113 415.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 6.4e-05 512 135 1152 178176 23.4905 6.61894 128.213 206.372 364.942 365.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 0.000512 512 70 240 37872 0.850496 4.00026 39.9299 44.825 44.8752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 650 6.4e-05 1024 145 3864 218112 33.1912 13.5148 1037.98 418.671 1503.54 1503.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 0.001024 4096 190 4224 10416 2.72326 155.111 153.995 311.875 311.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 6.4e-05 2048 220 1464 155136 80.3565 28.3142 564.877 837.161 1510.9 1511.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 3.2e-05 512 50 552 617664 17.5896 13.374 194.191 419.426 644.681 644.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 760 6.4e-05 1024 180 792 221184 32.4099 13.4554 138.361 416.698 601.117 601.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1830 3.2e-05 1024 230 984 583680 46.6756 26.8591 454.891 837.012 1365.61 1365.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 390 6.4e-05 2048 100 3072 129024 85.5846 28.2132 629.148 833.053 1576.19 1576.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 0.000128 1024 340 1152 137472 11.0303 6.83213 118.841 212.625 349.459 349.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 6.4e-05 512 135 1152 172032 24.1023 6.61917 80.0084 206.367 317.344 317.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 0.000512 512 70 240 37824 0.851968 2.61322 40.9552 44.4654 44.5146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 650 6.4e-05 1024 145 3864 215040 33.1653 13.4915 661.249 416.628 1124.73 1124.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 0.001024 4096 190 4224 10368 2.71974 99.1335 153.092 254.989 255.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 6.4e-05 2048 220 1464 153600 79.9925 28.2646 360.261 833.115 1301.82 1301.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 3.2e-05 512 50 552 617472 17.5493 13.3591 126.269 419.429 576.706 576.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 6.4e-05 1024 180 792 222208 32.7348 13.5864 247.455 418.284 712.255 712.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1830 3.2e-05 1024 230 984 585088 46.8412 26.9602 814.038 837.352 1725.36 1725.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 390 6.4e-05 2048 100 3072 130816 86.075 28.4015 1143.29 836.247 2094.21 2094.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.000128 1024 340 1152 137984 11.0396 6.84426 212.196 212.831 443.047 443.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 6.4e-05 512 135 1152 179200 23.5792 6.64867 149.433 206.821 386.719 386.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 0.000512 512 70 240 37856 0.8504 4.6535 40.0384 45.5849 45.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 650 6.4e-05 1024 145 3864 218624 33.2004 13.5287 1201.11 418.215 1666.25 1666.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 0.001024 4096 190 4224 10416 2.72573 180.902 154.371 338.042 338.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 6.4e-05 2048 220 1464 154112 80.8185 28.4475 649.534 836.434 1595.42 1595.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 3.2e-05 512 50 552 617568 17.6004 13.377 226.007 418.89 675.978 676.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 760 6.4e-05 1024 180 792 222208 32.6571 13.5234 157.227 418.472 622.074 622.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1830 3.2e-05 1024 230 984 584192 46.6636 27.3945 515.343 836.454 1426.02 1426.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 390 6.4e-05 2048 100 3072 129024 86.2639 28.3443 712.602 836.605 1664.02 1664.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.000128 1024 340 1152 137984 11.0204 6.83622 135.713 213.649 367.353 367.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 6.4e-05 512 135 1152 172032 23.2689 6.57187 91.2127 202.115 323.413 323.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 0.000512 512 70 240 37744 0.85136 2.98755 39.3603 43.242 43.2903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 650 6.4e-05 1024 145 3864 218624 33.1015 13.9101 761.133 418.519 1226.86 1227.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 0.001024 4096 190 4224 10304 2.71616 112.226 153.767 268.754 268.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 6.4e-05 2048 220 1464 154112 80.6292 28.3245 411.93 836.774 1357.85 1358.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 3.2e-05 512 50 552 617344 17.576 13.3751 142.961 418.883 592.896 592.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 6.4e-05 1024 180 792 221184 32.6609 13.5033 239.366 417.729 703.453 703.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1830 3.2e-05 1024 230 984 585728 46.6599 26.8759 783.204 837.773 1694.68 1694.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 390 6.4e-05 2048 100 3072 129024 85.9435 28.2544 1076.42 835.116 2025.93 2026.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.000128 1024 340 1152 138240 11.0172 6.82534 202.785 214.097 434.85 434.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 6.4e-05 512 135 1152 180224 23.8483 6.70659 138.594 208.94 378.325 378.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 0.000512 512 70 240 37888 0.848896 4.49725 41.4471 46.8376 46.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 650 6.4e-05 1024 145 3864 217088 33.1857 13.4819 1087.95 418.638 1553.44 1553.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 0.001024 4096 190 4224 10432 2.72861 170.233 155.417 328.424 328.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 6.4e-05 2048 220 1464 153600 80.5369 28.2972 628.421 843.034 1580.47 1580.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 3.2e-05 512 50 552 617728 17.5464 13.3627 213.564 419.273 663.849 663.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 6.4e-05 1024 180 792 221184 32.6648 13.4992 158.51 418.104 622.967 623.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1830 3.2e-05 1024 230 984 585728 46.5856 26.88 519.185 838.45 1431.26 1431.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 390 6.4e-05 2048 100 3072 126976 86.4812 28.3505 693.876 835.984 1644.88 1645.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.000128 1024 340 1152 137216 11.0256 6.82989 134.195 215.297 367.474 367.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 6.4e-05 512 135 1152 180224 23.8428 6.70624 90.9732 209.133 330.891 331.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 0.000512 512 70 240 37760 0.848128 3.08778 41.5336 45.5126 45.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 650 6.4e-05 1024 145 3864 217088 33.1757 13.4881 701.538 418.161 1166.55 1166.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 0.001024 4096 190 4224 10368 2.72998 110.088 156.259 269.121 269.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 6.4e-05 2048 220 1464 151552 80.8336 28.2479 408.752 836.054 1354.08 1354.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 3.2e-05 512 50 552 617472 17.539 13.3514 143.084 420.599 594.671 594.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 6.4e-05 1024 180 792 221184 32.7112 13.519 261.103 417.311 724.835 724.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1830 3.2e-05 1024 230 984 585216 46.7648 26.9501 870.913 837.341 1782.13 1782.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 390 6.4e-05 2048 100 3072 129024 86.1063 28.3451 1204.27 834.368 2153.28 2153.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.000128 1024 340 1152 138240 11.0401 6.83843 227.112 214.468 459.588 459.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 6.4e-05 512 135 1152 175104 23.4355 6.58054 154.651 204.106 389.015 389.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 0.000512 512 70 240 37872 0.85248 4.95082 40.7772 46.6235 46.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 650 6.4e-05 1024 145 3864 216576 33.2817 13.5168 1268.67 417.245 1732.9 1733.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 0.001024 4096 190 4224 10368 2.72179 189.853 156.14 348.756 348.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 6.4e-05 2048 220 1464 154368 80.3943 28.373 691.928 834.415 1635.29 1635.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 3.2e-05 512 50 552 617472 17.5911 13.382 238.482 422.468 692.024 692.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 6.4e-05 1024 180 792 216576 32.7746 13.3922 179.539 414.789 640.692 640.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1830 3.2e-05 1024 230 984 585216 46.6577 26.945 607.077 838.331 1519.17 1519.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 390 6.4e-05 2048 100 3072 124416 86.0905 27.992 809.676 829.269 1753.22 1753.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.000128 1024 340 1152 137088 10.9992 6.8368 157.573 212.652 388.186 388.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 6.4e-05 512 135 1152 165888 23.0588 6.54227 102.819 198.206 330.86 331.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 0.000512 512 70 240 37728 0.845824 3.4816 39.5915 43.962 44.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 650 6.4e-05 1024 145 3864 211968 33.7533 13.3796 868.73 415.848 1331.94 1332.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 0.001024 4096 190 4224 10224 2.71126 132.002 153.68 288.437 288.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 6.4e-05 2048 220 1464 152064 79.9655 28.0196 476.226 829.36 1413.76 1413.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 3.2e-05 512 50 552 616896 17.5635 13.3618 167.854 419.291 618.172 618.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 760 6.4e-05 1024 180 792 222720 32.697 13.5596 250.4 419.102 716.601 717.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1830 3.2e-05 1024 230 984 584960 46.7027 26.9148 824.505 837.754 1736.03 1736.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 390 6.4e-05 2048 100 3072 130560 85.9458 28.306 1155.19 837.88 2107.52 2107.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.000128 1024 340 1152 138240 11.0192 6.88938 215.725 214.502 448.262 448.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 6.4e-05 512 135 1152 174080 23.9588 6.61933 146.239 206.198 383.251 383.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 0.000512 512 70 240 37840 0.84992 4.67398 40.9528 46.5188 46.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 650 6.4e-05 1024 145 3864 217600 33.2884 13.5475 1212.93 419.032 1678.98 1679.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 0.001024 4096 190 4224 10400 2.72288 182.516 156.57 341.851 341.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 6.4e-05 2048 220 1464 153600 80.7998 28.3954 653.352 839.597 1602.33 1602.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 3.2e-05 512 50 552 617600 17.5498 13.3735 226.231 418.933 676.189 676.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 760 6.4e-05 1024 180 792 220160 32.9454 14.3292 178.031 419.226 644.726 644.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1830 3.2e-05 1024 230 984 583680 46.7197 26.8861 588.638 837.901 1500.31 1500.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 390 6.4e-05 2048 100 3072 128000 86.4365 28.3409 809.501 838.129 1762.6 1762.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.000128 1024 340 1152 136960 10.9401 6.82 153.064 212.702 383.653 383.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 6.4e-05 512 135 1152 163840 24.8823 6.62538 98.5729 206.262 336.587 336.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 0.000512 512 70 240 37760 0.856064 3.39149 41.1657 45.4561 45.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 650 6.4e-05 1024 145 3864 215040 33.4974 13.5086 855.783 419.156 1322.13 1322.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 0.001024 4096 190 4224 10240 2.7145 128.382 154.929 286.069 286.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 6.4e-05 2048 220 1464 153600 80.7195 28.385 468.052 838.223 1415.56 1415.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 3.2e-05 512 50 552 617600 17.5165 13.3588 162.224 419.111 612.31 612.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 6.4e-05 1024 180 792 221184 32.3842 13.4533 322.386 416.691 785.11 785.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1830 3.2e-05 1024 230 984 583680 46.6199 26.8632 1050.14 837.041 1960.83 1960.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 390 6.4e-05 2048 100 3072 129024 85.5655 28.1764 1459.04 833.061 2406.05 2406.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.000128 1024 340 1152 137472 11.0183 6.82902 275.083 212.452 505.52 505.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 6.4e-05 512 135 1152 172032 24.0658 6.61709 184.226 206.37 421.521 421.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 0.000512 512 70 240 37824 0.850432 6.02013 39.8286 46.7401 46.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 650 6.4e-05 1024 145 3864 215040 33.1472 13.4443 1521.59 416.621 1984.99 1985.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 0.001024 4096 190 4224 10368 2.7217 230.124 153.631 386.521 386.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 6.4e-05 2048 220 1464 153600 79.9749 28.3054 837.082 833.15 1778.71 1778.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 3.2e-05 512 50 552 617472 17.5265 13.3548 289.789 419.35 740.123 740.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 6.4e-05 1024 180 792 215040 32.6608 13.3325 199.028 412.462 657.684 657.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1830 3.2e-05 1024 230 984 583680 46.7028 26.8742 675.456 836.701 1585.89 1586.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 390 6.4e-05 2048 100 3072 122880 85.9389 27.906 889.916 824.593 1828.55 1828.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.000128 1024 340 1152 136704 10.9978 6.83648 175.143 210.645 403.754 403.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 6.4e-05 512 135 1152 147456 24.784 6.54035 103.313 198.077 332.953 333.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 0.000512 512 70 240 37632 0.848736 3.91987 38.4851 43.2956 43.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 650 6.4e-05 1024 145 3864 208896 33.3663 13.4449 952.838 412.392 1412.23 1412.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 0.001024 4096 190 4224 10176 2.70582 144.23 151.318 298.298 298.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 6.4e-05 2048 220 1464 147456 80.3417 27.8902 513.731 824.585 1446.74 1446.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 3.2e-05 512 50 552 616704 17.5528 13.355 188.009 420.102 639.12 639.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 760 6.4e-05 1024 180 792 220800 32.6484 13.5013 314.389 416.575 777.318 777.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1830 3.2e-05 1024 230 984 584000 46.8981 26.9555 1036.21 837.087 1947.31 1947.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 390 6.4e-05 2048 100 3072 128000 86.1116 28.2572 1422.31 832.816 2369.7 2369.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.000128 1024 340 1152 137600 11.0953 6.84662 270.089 212.663 500.829 500.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 6.4e-05 512 135 1152 179200 23.427 6.64003 190.228 206.222 426.766 426.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 0.000512 512 70 240 37800 0.84816 5.95747 39.8692 46.7187 46.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 650 6.4e-05 1024 145 3864 217600 33.0233 13.5515 1519.32 416.572 1982.66 1982.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 0.001024 4096 190 4224 10400 2.73203 228.308 154.849 385.934 385.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 6.4e-05 2048 220 1464 153600 80.3457 28.3428 822.682 832.967 1764.53 1764.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 3.2e-05 512 50 552 617600 17.6389 13.3998 286.99 419.077 737.208 737.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 760 6.4e-05 1024 180 792 217600 32.4503 13.5172 209.976 412.319 668.458 668.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1830 3.2e-05 1024 230 984 582400 46.9616 26.9332 699.401 836.893 1610.35 1610.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 390 6.4e-05 2048 100 3072 121600 86.4165 27.9427 915.59 824.305 1854.45 1854.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.000128 1024 340 1152 136000 11.0785 6.83827 181.018 211.633 410.695 410.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 6.4e-05 512 135 1152 179200 23.4277 6.62982 128.349 206.245 364.896 365.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 0.000512 512 70 240 37600 0.842304 4.03376 40.7753 45.6938 45.7439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 650 6.4e-05 1024 145 3864 211200 33.2291 13.3473 996.345 412.243 1455.35 1455.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 0.001024 4096 190 4224 10200 2.70982 151.151 153.549 307.453 307.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 6.4e-05 2048 220 1464 147200 80.6224 28.0228 534.117 825.192 1468.14 1468.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 3.2e-05 512 50 552 617600 17.5728 13.3913 192.874 419.048 642.989 643.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 760 6.4e-05 1024 180 792 222208 32.6731 13.5291 308.649 418.534 773.587 773.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1830 3.2e-05 1024 230 984 584192 46.6928 26.9045 1011.5 836.579 1921.84 1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 390 6.4e-05 2048 100 3072 129024 86.236 28.3772 1405.15 837.294 2357.26 2357.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.000128 1024 340 1152 137984 11.0177 6.83299 264.097 212.81 494.889 495.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 6.4e-05 512 135 1152 172032 23.2704 6.56589 177.885 202.139 410.109 410.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 0.000512 512 70 240 37744 0.84992 5.83475 40.1728 46.9012 46.9508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 650 6.4e-05 1024 145 3864 218624 33.1241 13.7748 1490.62 418.458 1956.17 1956.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 0.001024 4096 190 4224 10304 2.71565 222.157 154.837 379.754 379.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 6.4e-05 2048 220 1464 154112 80.6368 28.4532 811.671 836.899 1757.86 1758.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 3.2e-05 512 50 552 617344 17.5632 13.3701 280.112 418.949 730.101 730.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 760 6.4e-05 1024 180 792 215040 32.8261 13.3631 198.861 413.762 659.009 659.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1830 3.2e-05 1024 230 984 584192 46.6111 26.8677 672.494 836.483 1582.62 1582.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 390 6.4e-05 2048 100 3072 121856 86.4516 28.0105 878.595 827.357 1820.62 1820.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 0.000128 1024 340 1152 137984 11.01 6.83818 175.978 212.925 406.88 406.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 6.4e-05 512 135 1152 143360 24.0974 6.43424 98.6535 192.55 321.973 322.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 0.000512 512 70 240 37632 0.84992 3.85581 38.714 43.4599 43.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 650 6.4e-05 1024 145 3864 215040 32.8177 13.8629 972.982 413.687 1433.54 1433.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 0.001024 4096 190 4224 10080 2.69994 141.142 153.402 297.289 297.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 6.4e-05 2048 220 1464 150528 80.1119 27.9181 523.203 827.376 1458.81 1458.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 3.2e-05 512 50 552 617344 17.5025 13.352 184.982 418.917 634.856 634.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 6.4e-05 1024 180 792 218880 33.0145 13.5224 297.868 417.456 762.058 762.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1830 3.2e-05 1024 230 984 583680 46.895 26.9312 989.326 836.99 1900.31 1900.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 390 6.4e-05 2048 100 3072 126720 86.7306 28.3932 1339.97 834.593 2289.88 2290.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.000128 1024 340 1152 137280 11.0361 6.84416 256.993 213.306 488.309 488.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 6.4e-05 512 135 1152 168960 24.457 6.63126 170.857 206.234 408.417 408.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 0.000512 512 70 240 37800 0.850432 5.70141 40.9253 47.52 47.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 650 6.4e-05 1024 145 3864 215040 33.4056 13.557 1434.21 417.389 1898.76 1898.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 0.001024 4096 190 4224 10320 2.72176 214.334 155.768 372.866 372.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 6.4e-05 2048 220 1464 153600 80.6676 28.3464 783.282 834.759 1727.24 1727.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 3.2e-05 512 50 552 617280 17.5987 13.3816 271.039 418.884 721.003 721.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 6.4e-05 1024 180 792 215040 32.7148 13.3483 189.777 412.475 648.51 648.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1830 3.2e-05 1024 230 984 579840 46.8308 26.8388 634.129 834.597 1542.56 1542.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 390 6.4e-05 2048 100 3072 122880 86.0188 27.9408 838.867 824.632 1777.66 1777.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.000128 1024 340 1152 136320 11.0727 6.84442 165.213 212.162 395.423 395.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 6.4e-05 512 135 1152 153600 25.8082 6.63632 100.759 206.321 339.766 339.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 0.000512 512 70 240 37680 0.852096 3.74157 40.8652 45.5004 45.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 650 6.4e-05 1024 145 3864 207360 33.6073 13.3377 890.754 412.408 1350.3 1350.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 0.001024 4096 190 4224 10080 2.70678 134.652 152.928 290.33 290.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 6.4e-05 2048 220 1464 145920 80.7196 28.0105 479.738 824.706 1413.37 1413.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 3.2e-05 512 50 552 616320 17.5521 13.3608 176.184 418.649 625.849 625.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 6.4e-05 1024 180 792 221184 32.6784 13.9133 287.573 417.819 752.18 752.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1830 3.2e-05 1024 230 984 585728 46.5953 26.8786 947.51 837.867 1859.02 1859.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 390 6.4e-05 2048 100 3072 126976 86.47 28.2488 1282.58 835.309 2232.81 2232.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.000128 1024 340 1152 137216 11.0108 6.83213 244.709 213.379 476.062 476.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 6.4e-05 512 135 1152 180224 23.8502 6.7016 173.79 208.986 413.566 413.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 0.000512 512 70 240 37760 0.848448 5.41149 40.2063 46.5117 46.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 650 6.4e-05 1024 145 3864 217088 33.1643 13.4817 1380.69 417.748 1845.27 1845.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 0.001024 4096 190 4224 10368 2.72845 205.664 155.128 363.566 363.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 6.4e-05 2048 220 1464 151552 80.8402 28.5166 738.347 837.365 1685.26 1685.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 3.2e-05 512 50 552 617472 17.5412 13.3573 259.22 418.996 709.216 709.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 760 6.4e-05 1024 180 792 221184 32.6636 13.517 192.276 418.199 656.855 657.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1830 3.2e-05 1024 230 984 581632 46.7028 26.8204 633.61 835.395 1542.69 1542.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 390 6.4e-05 2048 100 3072 122880 87.2775 28.3034 835.898 835.764 1787.44 1787.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 0.000128 1024 340 1152 137216 11.0293 6.83008 165.436 213.603 397.023 397.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 6.4e-05 512 135 1152 163840 23.2814 6.5312 107.265 198.119 335.432 335.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 0.000512 512 70 240 37632 0.848512 3.67821 38.5262 43.0961 43.1443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 650 6.4e-05 1024 145 3864 212992 33.6084 13.4984 911.046 418.483 1376.83 1376.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 0.001024 4096 190 4224 10240 2.71936 134.496 153.355 290.616 290.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 6.4e-05 2048 220 1464 147456 81.8868 28.2424 483.536 835.755 1429.61 1429.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 3.2e-05 512 50 552 617472 17.5175 13.3549 176.2 419.136 626.309 626.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 760 6.4e-05 1024 180 800 225280 32.35 13.5127 237.933 419.062 703.049 703.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1830 3.2e-05 1024 230 1000 585728 46.6458 26.9118 775.731 837.734 1687.19 1687.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 390 6.4e-05 2048 100 3075 131072 85.7824 28.3587 1075.39 837.782 2027.52 2027.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1630 0.000128 1024 340 1175 137472 11.0466 6.83526 203.779 214.566 436.358 436.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 6.4e-05 512 135 1150 184320 23.4532 6.70886 142.449 208.92 381.78 381.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 0.000512 512 70 225 37984 0.853216 4.02026 40.3528 45.2691 45.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 650 6.4e-05 1024 145 3850 220160 32.9774 13.5721 1135.28 418.992 1601.01 1601.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 0.001024 4096 190 4225 10464 2.73322 168.845 155.738 327.359 327.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 6.4e-05 2048 220 1450 152576 80.8557 28.3341 599.396 838.763 1547.54 1547.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 3.2e-05 512 50 550 617856 17.5521 13.3588 208.143 419.181 658.34 658.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 760 6.4e-05 1024 180 800 225280 32.4769 13.5455 214.169 419.458 679.84 679.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1830 3.2e-05 1024 230 1000 585600 46.8545 26.9433 698.417 838.538 1610.91 1611.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 390 6.4e-05 2048 100 3075 130560 86.2009 28.3544 964.426 838.609 1917.78 1917.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 0.000128 1024 340 1175 137600 11.0863 6.8417 183.614 214.802 416.472 416.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 6.4e-05 512 135 1150 184320 23.6677 6.73037 127.859 209.823 368.319 368.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 0.000512 512 70 225 37960 0.848224 3.61251 40.4737 44.9753 45.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 650 6.4e-05 1024 145 3850 220160 33.107 13.5309 1020.88 420.009 1487.72 1487.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 0.001024 4096 190 4225 10440 2.72022 150.793 154.964 308.523 308.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 6.4e-05 2048 220 1450 152320 81.2698 28.3519 537.39 838.651 1485.86 1486.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 3.2e-05 512 50 550 617920 17.6428 13.3908 186.504 419.617 637.255 637.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 760 6.4e-05 1024 180 800 225280 32.4072 13.5332 139.143 419.516 604.8 604.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1830 3.2e-05 1024 230 1000 584960 46.7911 26.9222 451.616 838.598 1364.1 1364.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 390 6.4e-05 2048 100 3075 130560 86.007 28.3689 624.554 838.726 1577.85 1578.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1630 0.000128 1024 340 1175 137600 11.0592 6.84518 118.639 214.777 351.454 351.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 6.4e-05 512 135 1150 174080 23.9738 6.62118 78.5851 206.407 315.831 316.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 0.000512 512 70 225 37920 0.854432 2.39206 41.0377 44.3271 44.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 650 6.4e-05 1024 145 3850 220160 33.0161 14.2722 660.115 419.531 1127.13 1127.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 0.001024 4096 190 4225 10400 2.72442 97.239 155.951 255.96 256.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 6.4e-05 2048 220 1450 151040 81.3406 28.4046 345.743 838.786 1294.47 1294.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 3.2e-05 512 50 550 617600 17.5871 13.372 121.151 420.637 572.854 572.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 760 6.4e-05 1024 180 800 224256 32.4434 13.5212 226.363 418.392 690.913 691.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1830 3.2e-05 1024 230 1000 585216 46.7318 26.9189 743.151 837.413 1654.38 1654.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 390 6.4e-05 2048 100 3075 130560 85.9475 28.3784 1026.55 836.462 1977.53 1977.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.000128 1024 340 1175 137088 11.043 6.83981 194.08 214.053 426.145 426.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 6.4e-05 512 135 1150 178176 23.4882 6.62323 132.714 206.195 369.257 369.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 0.000512 512 70 225 37968 0.852032 3.87072 40.9447 45.7098 45.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 650 6.4e-05 1024 145 3850 219648 33.0661 13.5142 1082.9 418.323 1547.98 1548.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 0.001024 4096 190 4225 10416 2.72147 160.792 155.504 319.063 319.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 6.4e-05 2048 220 1450 152064 81.0249 28.3349 571.055 836.527 1517.13 1517.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 3.2e-05 512 50 550 617664 17.6014 13.3737 199.767 419.102 649.947 650.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 760 6.4e-05 1024 180 800 221184 32.4218 13.4539 144.61 416.788 607.469 607.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1830 3.2e-05 1024 230 1000 583680 46.6675 26.8657 478.898 837.307 1389.9 1390.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 390 6.4e-05 2048 100 3075 129024 85.59 28.1439 655.087 833.243 1602.26 1602.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 0.000128 1024 340 1175 136704 11.0811 6.83123 125.914 213.832 357.791 357.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 6.4e-05 512 135 1150 172032 24.0854 6.62262 82.8058 206.414 320.17 320.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 0.000512 512 70 225 37920 0.852608 2.56102 40.9756 44.4322 44.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 650 6.4e-05 1024 145 3850 218112 32.8111 13.4554 696.116 416.725 1159.3 1159.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 0.001024 4096 190 4225 10368 2.72227 102.892 155.038 260.695 260.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 6.4e-05 2048 220 1450 150528 80.6513 28.1602 365.842 833.31 1308.15 1308.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 3.2e-05 512 50 550 617472 17.5675 13.354 129.452 419.452 579.929 580.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 760 6.4e-05 1024 180 800 224000 32.5395 13.5361 242.329 418.396 707.002 707.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1830 3.2e-05 1024 230 1000 585088 46.8232 26.9509 793.834 837.594 1705.37 1705.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 390 6.4e-05 2048 100 3075 130816 86.0493 28.3487 1099.94 836.485 2051.03 2051.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.000128 1024 340 1175 137088 11.095 6.8424 207.925 214.546 440.537 440.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 6.4e-05 512 135 1150 179200 23.5685 6.64166 142.618 206.877 379.941 380.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 0.000512 512 70 225 37968 0.848576 4.21718 40.119 45.2289 45.2769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 650 6.4e-05 1024 145 3850 218624 33.209 13.5211 1150.65 418.335 1615.91 1616.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 0.001024 4096 190 4225 10416 2.72589 173.438 155.145 331.352 331.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 6.4e-05 2048 220 1450 152320 81.1755 28.3235 614.029 836.586 1560.3 1560.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 3.2e-05 512 50 550 617568 17.6026 13.3753 214.481 419.07 664.631 664.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 760 6.4e-05 1024 180 800 222208 32.655 14.8485 152.675 418.87 619.249 619.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1830 3.2e-05 1024 230 1000 584192 46.7042 26.9173 503.106 837.258 1414.15 1414.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 390 6.4e-05 2048 100 3075 129024 86.2325 28.474 687.425 837.41 1639.75 1639.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 0.000128 1024 340 1175 137088 11.0618 6.84032 132.816 213.778 364.628 364.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 6.4e-05 512 135 1150 172032 23.2653 6.56816 87.3015 202.307 319.685 319.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 0.000512 512 70 225 37856 0.847872 2.69462 40.4236 44.0126 44.0616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 650 6.4e-05 1024 145 3850 218624 33.1255 13.517 731.073 419.554 1197.46 1197.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 0.001024 4096 190 4225 10304 2.71974 107.953 153.564 264.281 264.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 6.4e-05 2048 220 1450 150528 81.3644 28.3816 386.261 837.598 1333.8 1333.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 3.2e-05 512 50 550 617344 17.5679 13.3659 136.011 419.289 586.341 586.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 760 6.4e-05 1024 180 800 223232 32.4295 13.5026 252.45 417.633 716.208 716.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1830 3.2e-05 1024 230 1000 585728 46.6037 26.8861 830.845 837.599 1742.1 1742.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 390 6.4e-05 2048 100 3075 129024 85.9069 28.3358 1124.14 834.95 2073.53 2073.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.000128 1024 340 1175 137216 11.0804 6.83808 216.446 214.144 448.639 448.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 6.4e-05 512 135 1150 180224 23.8405 6.71043 145.171 208.901 384.861 385.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 0.000512 512 70 225 37952 0.849984 4.38682 40.2539 45.5336 45.5803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 650 6.4e-05 1024 145 3850 219136 32.9931 13.4855 1145.44 417.569 1609.68 1609.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 0.001024 4096 190 4225 10432 2.73206 177.321 155.067 335.162 335.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 6.4e-05 2048 220 1450 151552 80.8056 28.4018 636.761 835.04 1581.2 1581.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 3.2e-05 512 50 550 617728 17.5391 13.3679 219.294 419.103 669.406 669.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 760 6.4e-05 1024 180 800 221184 32.6573 13.6376 165.62 418.159 630.264 630.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1830 3.2e-05 1024 230 1000 585728 46.5691 26.8818 545.932 838.557 1458.1 1458.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 390 6.4e-05 2048 100 3075 126976 86.5362 28.3079 721.996 835.99 1673.03 1673.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.000128 1024 340 1175 136192 11.0764 6.82445 141.053 213.274 372.356 372.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 6.4e-05 512 135 1150 180224 23.8457 6.7113 93.5475 209.162 333.502 333.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 0.000512 512 70 225 37888 0.852992 2.98016 41.2897 45.1662 45.2142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 650 6.4e-05 1024 145 3850 217088 33.1726 13.6166 726.685 418.1 1191.76 1191.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 0.001024 4096 190 4225 10368 2.7313 114.164 154.874 271.812 271.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 6.4e-05 2048 220 1450 151552 80.826 28.2665 419.677 836.136 1365.09 1365.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 3.2e-05 512 50 550 617472 17.5295 13.3524 145.786 419.435 596.203 596.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 760 6.4e-05 1024 180 800 223488 32.4658 13.5266 266.245 417.7 730.128 730.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1830 3.2e-05 1024 230 1000 585216 46.7601 26.9536 879.131 838.052 1791.06 1791.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 390 6.4e-05 2048 100 3075 129024 86.1738 28.3075 1204.12 835.07 2153.87 2154.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.000128 1024 340 1175 137088 11.0967 6.84198 230.777 213.661 462.51 462.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 6.4e-05 512 135 1150 175104 23.4548 6.5823 154.033 204.293 388.604 388.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 0.000512 512 70 225 37944 0.852096 4.63258 40.7634 46.2917 46.3397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 650 6.4e-05 1024 145 3850 218880 33.0056 13.5223 1284.2 417.622 1748.54 1748.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 0.001024 4096 190 4225 10368 2.72179 190.214 154.788 347.767 347.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 6.4e-05 2048 220 1450 152064 80.9539 28.3648 675.856 835.166 1620.53 1620.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 3.2e-05 512 50 550 617472 17.5991 13.3918 235.55 419.359 686.002 686.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 760 6.4e-05 1024 180 800 221184 32.2411 13.4021 189.515 418.375 653.724 653.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1830 3.2e-05 1024 230 1000 585216 46.6669 26.9144 629.698 845.585 1549.02 1549.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 390 6.4e-05 2048 100 3075 124416 86.079 28.0474 831.789 836.44 1782.55 1782.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.000128 1024 340 1175 135936 11.0654 6.8353 164.33 214.504 396.866 396.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 6.4e-05 512 135 1150 165888 23.0697 6.5448 104.967 199.917 334.736 334.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 0.000512 512 70 225 37872 0.853152 3.33334 38.7707 42.9988 43.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 650 6.4e-05 1024 145 3850 216576 32.7811 13.3756 906.567 418.304 1371.21 1371.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 0.001024 4096 190 4225 10224 2.70541 134.59 152.441 289.779 289.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 6.4e-05 2048 220 1450 147456 80.8411 27.988 468.556 837.7 1415.27 1415.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 3.2e-05 512 50 550 616896 17.5655 13.3734 169.16 422.882 623.082 623.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 6.4e-05 1024 180 800 225280 32.4029 14.4421 261.364 419.517 727.921 728.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1830 3.2e-05 1024 230 1000 584960 46.7147 26.9274 855.382 838.599 1767.79 1767.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 390 6.4e-05 2048 100 3075 130560 85.9511 28.3441 1184.78 838.701 2137.98 2138.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.000128 1024 340 1175 137600 11.0548 6.84403 224.478 213.643 456.147 456.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 6.4e-05 512 135 1150 174080 23.9442 6.62582 148.27 206.406 385.491 385.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 0.000512 512 70 225 37920 0.852864 4.50355 39.866 45.2674 45.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 650 6.4e-05 1024 145 3850 220160 32.9963 13.5127 1251.28 419.447 1717.43 1717.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 0.001024 4096 190 4225 10400 2.72806 185.163 154.497 342.434 342.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 6.4e-05 2048 220 1450 151040 81.2723 28.3169 654.85 838.813 1603.45 1603.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 3.2e-05 512 50 550 617600 17.5531 13.3748 228.466 419.349 678.849 678.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 760 6.4e-05 1024 180 800 225280 32.3433 13.5163 185.038 419.128 650.225 650.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1830 3.2e-05 1024 230 1000 583680 46.7173 26.8901 599.517 837.698 1510.98 1511.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 390 6.4e-05 2048 100 3075 128000 86.4648 28.3054 813.781 837.936 1766.69 1766.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 0.000128 1024 340 1175 135680 10.9876 6.81779 156.179 212.696 386.808 386.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 6.4e-05 512 135 1150 163840 24.8755 6.61958 98.5696 206.214 336.521 336.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 0.000512 512 70 225 37760 0.846304 3.21754 40.7724 44.8828 44.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 650 6.4e-05 1024 145 3850 220160 32.9475 13.5007 876.699 419.052 1342.39 1342.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 0.001024 4096 190 4225 10240 2.7177 128.651 155.865 287.275 287.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 6.4e-05 2048 220 1450 148480 81.873 28.3662 452.091 838.018 1400.54 1400.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 3.2e-05 512 50 550 617600 17.5257 13.3519 161.153 419.038 611.171 611.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 760 6.4e-05 1024 180 800 221184 32.3776 13.4554 314.806 416.391 777.224 777.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1830 3.2e-05 1024 230 1000 583680 46.6306 26.8633 1037.02 836.43 1947.1 1947.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 390 6.4e-05 2048 100 3075 129024 85.5359 28.1681 1417.79 832.452 2364.15 2364.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.000128 1024 340 1175 136704 11.0654 6.8352 271.664 214.456 504.15 504.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 6.4e-05 512 135 1150 172032 24.0699 6.61773 179.558 206.213 416.7 416.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 0.000512 512 70 225 37920 0.848736 5.54602 39.7903 46.2297 46.2766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 650 6.4e-05 1024 145 3850 218112 32.7938 13.4657 1504.36 416.313 1967.12 1967.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 0.001024 4096 190 4225 10368 2.72384 225.163 154.304 382.235 382.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 6.4e-05 2048 220 1450 150528 80.6085 28.1538 792.618 833.982 1735.55 1735.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 3.2e-05 512 50 550 617472 17.5228 13.3563 280.557 419.047 730.584 730.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 760 6.4e-05 1024 180 800 215040 32.6783 13.3322 204.578 412.403 663.179 663.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1830 3.2e-05 1024 230 1000 583680 46.7012 26.899 695.687 836.545 1605.99 1606.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 390 6.4e-05 2048 100 3075 122880 85.9401 27.9429 907.579 824.469 1846.12 1846.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.000128 1024 340 1175 135168 11.0944 6.83213 180.502 211.761 410.321 410.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 6.4e-05 512 135 1150 147456 24.7999 6.54115 103.22 198.04 332.839 333.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 0.000512 512 70 225 37824 0.848448 3.7601 38.527 43.1795 43.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 650 6.4e-05 1024 145 3850 215040 32.6738 13.3177 995.24 412.319 1453.74 1453.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 0.001024 4096 190 4225 10176 2.7039 147.687 152.056 302.49 302.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 6.4e-05 2048 220 1450 147456 80.3403 27.9512 520.686 824.466 1453.63 1453.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 3.2e-05 512 50 550 616704 17.5511 13.3571 187.104 418.855 636.972 637.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 6.4e-05 1024 180 800 220800 32.6739 13.4966 312.673 416.566 775.61 775.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1830 3.2e-05 1024 230 1000 584000 46.9064 26.9577 1036.17 836.963 1947.16 1947.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 390 6.4e-05 2048 100 3075 128000 86.1051 28.2419 1409.57 832.818 2356.93 2357.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.000128 1024 340 1175 136800 11.1553 6.84842 271.733 214.788 504.65 504.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 6.4e-05 512 135 1150 179200 23.4209 6.63613 187.652 206.223 424.173 424.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 0.000512 512 70 225 37900 0.851936 5.5849 39.8438 46.3255 46.3735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 650 6.4e-05 1024 145 3850 217600 33.0039 13.4864 1497.92 416.498 1961.1 1961.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 0.001024 4096 190 4225 10400 2.72854 226.821 154.539 384.136 384.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 6.4e-05 2048 220 1450 150400 81.084 28.2604 792.865 832.921 1735.33 1735.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 3.2e-05 512 50 550 617600 17.6339 13.3919 280.352 422.636 734.115 734.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 6.4e-05 1024 180 800 217600 32.4635 13.3591 208.889 412.408 667.313 667.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1830 3.2e-05 1024 230 1000 582400 46.988 26.9339 691.684 837.078 1602.85 1602.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 390 6.4e-05 2048 100 3075 121600 86.3977 27.9788 898.452 824.483 1837.5 1837.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.000128 1024 340 1175 136000 11.0802 6.8409 181.523 210.633 410.206 410.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 6.4e-05 512 135 1150 179200 23.4374 6.63142 125.306 206.287 361.893 362.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 0.000512 512 70 225 37800 0.853376 3.78086 39.7785 44.4576 44.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 650 6.4e-05 1024 145 3850 211200 33.2323 13.3448 971.371 412.334 1430.47 1430.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 0.001024 4096 190 4225 10200 2.71069 148.955 151.167 302.874 302.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 6.4e-05 2048 220 1450 147200 80.6002 28.0916 521.375 824.475 1454.73 1454.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 3.2e-05 512 50 550 617600 17.5754 13.39 186.858 419.134 637.06 637.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 760 6.4e-05 1024 180 800 222208 32.6553 13.5292 307.288 418.546 772.21 772.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1830 3.2e-05 1024 230 1000 584192 46.6807 27.0935 1011.69 836.592 1922.22 1922.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 390 6.4e-05 2048 100 3075 129024 86.2495 28.308 1376.83 836.753 2328.34 2328.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 0.000128 1024 340 1175 137088 11.0512 6.84032 264.694 214.982 497.696 497.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 6.4e-05 512 135 1150 172032 23.2693 6.5672 173.109 202.148 405.332 405.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 0.000512 512 70 225 37856 0.849056 5.35981 40.1654 46.4161 46.4659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 650 6.4e-05 1024 145 3850 218624 33.1127 13.5124 1467.92 418.474 1933.21 1933.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 0.001024 4096 190 4225 10304 2.71622 216.443 155.591 374.794 374.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 6.4e-05 2048 220 1450 150528 81.3405 28.3265 770.999 838.384 1719.24 1719.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 3.2e-05 512 50 550 617344 17.5743 13.3642 270.398 418.964 720.398 720.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 760 6.4e-05 1024 180 800 215040 32.8251 13.3663 195.953 413.829 656.173 656.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1830 3.2e-05 1024 230 1000 584192 46.6103 26.8712 663.208 836.8 1573.66 1573.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 390 6.4e-05 2048 100 3075 121856 86.4558 28.1676 854.801 827.336 1796.96 1797.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 0.000128 1024 340 1175 136192 11.1101 6.83418 173.194 211.957 403.229 403.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 6.4e-05 512 135 1150 143360 24.0895 6.43562 95.7749 192.575 319.115 319.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 0.000512 512 70 225 37632 0.847872 3.55168 37.5732 42.0156 42.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 650 6.4e-05 1024 145 3850 215040 32.8148 13.349 944.589 413.747 1404.69 1404.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 0.001024 4096 190 4225 10080 2.70259 138.186 151.011 291.948 292.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 6.4e-05 2048 220 1450 143360 81.8204 27.9811 481.257 827.324 1418.58 1418.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 3.2e-05 512 50 550 617344 17.5116 13.3612 178.247 418.976 628.195 628.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 6.4e-05 1024 180 800 222720 32.5471 13.521 298.905 417.806 762.977 763.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1830 3.2e-05 1024 230 1000 583680 46.8949 26.9373 977.604 837.692 1889.29 1889.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 390 6.4e-05 2048 100 3075 126720 86.7085 28.3178 1309.65 835.293 2260.17 2260.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.000128 1024 340 1175 136320 11.0769 6.84582 255.206 212.242 485.507 485.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 6.4e-05 512 135 1150 168960 24.4399 6.63315 166.168 206.408 403.892 404.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 0.000512 512 70 225 37800 0.84992 5.17325 39.7491 45.8139 45.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 650 6.4e-05 1024 145 3850 218880 33.0164 13.5105 1421.79 417.739 1886.24 1886.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 0.001024 4096 190 4225 10320 2.71677 209.232 153.412 365.404 365.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 6.4e-05 2048 220 1450 149760 81.3604 28.3404 741.564 835.397 1686.86 1687.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 3.2e-05 512 50 550 617280 17.6109 13.38 261.992 419.236 712.316 712.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 6.4e-05 1024 180 800 215040 32.7014 13.4033 190.272 412.53 649.1 649.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1830 3.2e-05 1024 230 1000 579840 46.8606 26.8493 643.729 834.696 1552.29 1552.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 390 6.4e-05 2048 100 3075 122880 85.9982 27.9716 841.226 824.738 1780.13 1780.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.000128 1024 340 1175 136320 11.0596 6.83754 169.362 212.242 399.631 399.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 6.4e-05 512 135 1150 153600 25.8073 6.62563 100.806 206.348 339.825 340.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 0.000512 512 70 225 37680 0.84992 3.45088 39.7288 44.0712 44.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 650 6.4e-05 1024 145 3850 215040 32.7084 13.3366 923.989 412.45 1382.67 1382.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 0.001024 4096 190 4225 10080 2.70381 132.424 151.999 287.169 287.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 6.4e-05 2048 220 1450 145920 80.7194 27.9727 478.665 824.793 1412.33 1412.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 3.2e-05 512 50 550 616320 17.5533 13.3668 175.662 418.758 625.445 625.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 760 6.4e-05 1024 180 800 221184 32.6749 13.5025 283.741 418.168 748.293 748.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1830 3.2e-05 1024 230 1000 585728 46.603 26.8834 935.327 838.579 1847.56 1847.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 390 6.4e-05 2048 100 3075 126976 86.504 28.2755 1253.75 836.008 2204.74 2204.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.000128 1024 340 1175 136192 11.0725 6.83254 243.484 213.756 475.276 475.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 6.4e-05 512 135 1150 180224 23.8444 6.70515 169.285 209.166 409.243 409.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 0.000512 512 70 225 37888 0.848896 5.02666 41.3387 47.2556 47.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 650 6.4e-05 1024 145 3850 217088 33.1728 13.4832 1342.3 418.837 1807.98 1808.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 0.001024 4096 190 4225 10368 2.73581 200.988 155.931 359.698 359.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 6.4e-05 2048 220 1450 151552 80.8764 28.252 715.839 836.154 1661.31 1661.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 3.2e-05 512 50 550 617472 17.5414 13.3533 251.366 419.446 701.808 701.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 760 6.4e-05 1024 180 800 221184 32.672 13.9141 198.359 418.042 663.175 663.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1830 3.2e-05 1024 230 1000 581632 46.6948 26.8314 654.22 835.408 1563.31 1563.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 390 6.4e-05 2048 100 3075 122880 87.2868 28.3994 858.087 835.85 1809.82 1809.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 0.000128 1024 340 1175 135168 11.1588 6.8303 170.082 213.659 401.858 401.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 6.4e-05 512 135 1150 163840 23.2797 6.53805 109.078 198.122 337.259 337.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 0.000512 512 70 225 37632 0.84656 3.51014 38.4492 42.8479 42.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 650 6.4e-05 1024 145 3850 212992 33.6241 13.4945 927.304 417.974 1392.58 1392.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 0.001024 4096 190 4225 10240 2.72262 137.763 155.022 295.552 295.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 6.4e-05 2048 220 1450 147456 81.863 28.3003 491.392 835.769 1437.51 1437.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 3.2e-05 512 50 550 617472 17.5367 13.3612 177.636 419.151 627.782 627.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 760 6.4e-05 1024 180 800 221184 32.8871 13.5088 201.013 418.964 666.567 666.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1830 3.2e-05 1024 230 992 585216 46.7087 26.8836 675.471 837.532 1586.76 1586.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 390 6.4e-05 2048 100 3072 130048 86.0536 28.3387 932.891 837.68 1885.15 1885.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1630 0.000128 1024 340 1152 137728 11.0223 6.82893 175.368 214.476 407.827 407.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 6.4e-05 512 135 1152 184320 23.4442 6.7113 125.218 208.875 364.491 364.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 0.000512 512 70 224 37984 0.85184 3.5105 40.4714 44.876 44.9237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 650 6.4e-05 1024 145 3872 219136 33.1225 13.4948 991.215 419.417 1457.44 1457.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 0.001024 4096 190 4224 10464 2.72496 147.594 154.554 304.916 304.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 6.4e-05 2048 220 1472 152576 80.8683 28.3075 531.747 837.575 1478.68 1478.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 3.2e-05 512 50 544 617728 17.5814 13.3591 183.213 418.998 633.251 633.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 760 6.4e-05 1024 180 800 219136 32.9741 13.5003 130.982 417.788 595.438 595.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1830 3.2e-05 1024 230 992 584704 46.7352 26.882 434.916 837.906 1346.62 1346.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 390 6.4e-05 2048 100 3072 129024 89.5012 28.2481 596.489 835.251 1549.68 1549.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1630 0.000128 1024 340 1152 137728 11.0618 6.82755 113.929 214.154 346.102 346.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 6.4e-05 512 135 1152 180224 23.8708 6.70758 79.5793 208.974 319.377 319.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 0.000512 512 70 224 37952 0.84992 2.32896 40.3375 43.5591 43.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 650 6.4e-05 1024 145 3872 217088 33.16 14.8039 632.568 425.237 1105.96 1106.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 610 0.001024 4096 190 4224 10432 2.72602 94.6197 154.861 252.249 252.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 6.4e-05 2048 220 1472 151552 80.8261 28.2555 341.671 835.319 1286.26 1286.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 3.2e-05 512 50 544 617728 17.5722 13.3612 118.65 419.182 568.867 568.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 760 6.4e-05 1024 180 800 220160 33.0875 13.5424 208.458 419.066 674.348 674.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1830 3.2e-05 1024 230 992 584960 46.9345 26.9455 691.407 837.731 1603.18 1603.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 390 6.4e-05 2048 100 3072 130560 86.1342 28.3699 958.615 837.806 1911.12 1911.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 0.000128 1024 340 1152 137920 11.0791 6.84442 180.049 214.46 412.562 412.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 6.4e-05 512 135 1152 184320 23.6615 6.72864 129.325 209.624 369.579 369.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 0.000512 512 70 224 37960 0.84992 3.61091 41.5252 46.0282 46.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 650 6.4e-05 1024 145 3872 218880 33.2844 13.5277 1015.64 418.992 1481.63 1481.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 0.001024 4096 190 4224 10440 2.72179 151.427 156.072 310.266 310.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 6.4e-05 2048 220 1472 152320 81.2235 28.3575 541.45 837.939 1489.16 1489.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 3.2e-05 512 50 544 617760 17.6175 13.3883 187.832 419.243 638.186 638.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 760 6.4e-05 1024 180 800 220160 32.9927 13.5719 134.279 419.472 600.513 600.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1830 3.2e-05 1024 230 992 584960 46.7477 26.9236 445.002 838.496 1357.33 1357.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 390 6.4e-05 2048 100 3072 130560 85.9743 28.3402 618.753 838.61 1571.87 1572.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1630 0.000128 1024 340 1152 137600 11.0632 6.83814 116.16 214.619 348.812 348.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 6.4e-05 512 135 1152 174080 23.968 6.62579 78.6648 206.39 315.896 316.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 0.000512 512 70 224 37920 0.851776 2.36755 39.9585 43.2199 43.2664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 650 6.4e-05 1024 145 3872 217600 33.28 13.5159 651.54 419.639 1118.16 1118.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 0.001024 4096 190 4224 10400 2.72477 96.3509 155.2 254.319 254.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 6.4e-05 2048 220 1472 151040 81.2823 28.3259 346.245 838.625 1294.67 1294.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 3.2e-05 512 50 544 617280 17.5866 13.3734 121.531 419.313 571.906 572.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 760 6.4e-05 1024 180 800 219648 33.0134 13.525 223.866 418.757 689.358 689.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1830 3.2e-05 1024 230 992 585216 46.7097 26.9132 746.791 838.197 1658.77 1658.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 390 6.4e-05 2048 100 3072 129024 86.2496 28.3034 1029.74 837.246 1981.74 1981.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.000128 1024 340 1152 137472 11.0362 6.83597 195.161 214.744 427.907 428.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 6.4e-05 512 135 1152 178176 23.4744 6.62528 135.217 206.374 371.926 372.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 0.000512 512 70 224 37968 0.851968 3.98832 40.1523 45.0358 45.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 650 6.4e-05 1024 145 3872 218112 33.1716 13.5107 1091.63 418.686 1557.2 1557.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 0.001024 4096 190 4224 10416 2.72499 163.07 155.42 321.259 321.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 6.4e-05 2048 220 1472 152064 80.952 28.3158 587.028 838.848 1535.33 1535.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 3.2e-05 512 50 544 617472 17.5726 13.3775 203.195 419.389 653.636 653.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 760 6.4e-05 1024 180 800 218112 32.7833 13.5082 144.998 416.711 608.194 608.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1830 3.2e-05 1024 230 992 583680 46.6265 26.8608 481.128 837.064 1391.84 1391.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 390 6.4e-05 2048 100 3072 125952 86.2949 28.1417 643.121 833.077 1590.83 1590.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 0.000128 1024 340 1152 137472 11.0183 6.82579 125.721 214.412 358.111 358.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 6.4e-05 512 135 1152 172032 24.0727 6.61706 84.379 206.368 321.675 321.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 0.000512 512 70 224 37920 0.84992 2.59507 39.8453 43.3336 43.3822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 650 6.4e-05 1024 145 3872 215040 33.1619 13.449 693.952 416.64 1157.39 1157.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 0.001024 4096 190 4224 10368 2.72093 103.829 154.882 261.474 261.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 6.4e-05 2048 220 1472 150528 80.6202 28.322 372.684 833.208 1315.02 1315.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 3.2e-05 512 50 544 617472 17.5183 13.3565 131.632 419.365 581.969 582.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 760 6.4e-05 1024 180 800 220416 33.0175 13.535 223.773 418.354 688.871 689.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1830 3.2e-05 1024 230 992 585088 46.86 26.9514 739.331 837.49 1650.8 1650.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 390 6.4e-05 2048 100 3072 129024 86.4616 28.3357 1011.16 836.371 1962.54 1962.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 0.000128 1024 340 1152 137536 11.063 6.84237 192.114 213.957 424.107 424.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 6.4e-05 512 135 1152 179200 23.5822 6.6487 133.276 207.267 371.022 371.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 0.000512 512 70 224 37968 0.851968 3.87718 39.9708 44.7413 44.7898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 650 6.4e-05 1024 145 3872 218624 33.2246 13.6031 1081.91 418.274 1547.21 1547.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 0.001024 4096 190 4224 10416 2.72595 160.582 155.599 318.953 319.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 6.4e-05 2048 220 1472 152320 81.1736 28.4017 578.37 838.681 1526.82 1526.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 3.2e-05 512 50 544 617568 17.6005 13.3846 198.099 419.141 648.327 648.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 760 6.4e-05 1024 180 800 218624 33.1198 13.5352 141.927 418.542 607.314 607.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1830 3.2e-05 1024 230 992 584192 46.69 27.163 471.784 836.584 1382.38 1382.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 390 6.4e-05 2048 100 3072 129024 86.2719 28.346 648.021 836.918 1599.75 1599.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 0.000128 1024 340 1152 137088 11.0537 6.83491 122.869 213.904 354.79 354.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 6.4e-05 512 135 1152 172032 23.2752 6.57261 82.6013 202.148 314.838 315.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 0.000512 512 70 224 37856 0.846624 2.51434 40.3073 43.7103 43.7576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 650 6.4e-05 1024 145 3872 218624 33.13 13.5373 692.32 418.56 1157.74 1157.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 0.001024 4096 190 4224 10304 2.71258 101.571 154.491 258.817 258.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 6.4e-05 2048 220 1472 150528 81.3385 28.3764 367.562 837.647 1315.11 1315.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 3.2e-05 512 50 544 617344 17.5679 13.3787 128.997 419.024 579.071 579.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 760 6.4e-05 1024 180 800 220416 33.0286 13.5414 117.249 418.467 582.482 582.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1830 3.2e-05 1024 230 992 583296 46.9007 26.9268 385.664 836.368 1296.02 1296.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 390 6.4e-05 2048 100 3072 129024 86.4328 28.3565 531.619 836.692 1483.3 1483.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 0.000128 1024 340 1152 137088 11.095 6.84646 100.969 214.001 333.043 333.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 6.4e-05 512 135 1152 172032 23.3224 6.57552 68.3512 202.114 300.6 300.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 0.000512 512 70 224 37800 0.850528 2.1401 40.2275 43.2609 43.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 650 6.4e-05 1024 145 3872 215040 33.5839 13.5257 558.435 418.463 1024.2 1024.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 0.001024 4096 190 4224 10248 2.71587 82.7307 155.47 240.961 241.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 6.4e-05 2048 220 1472 150528 81.4999 28.3543 303.02 837.313 1250.38 1250.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 3.2e-05 512 50 544 616896 17.6039 13.3799 106.251 421.392 558.731 558.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 760 6.4e-05 1024 180 800 219136 32.9714 13.5084 224.43 417.704 688.814 688.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1830 3.2e-05 1024 230 992 584704 46.7288 26.8785 744.882 837.712 1656.36 1656.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 390 6.4e-05 2048 100 3072 129024 85.9937 28.5184 1012.09 835.067 1961.87 1962.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 0.000128 1024 340 1152 137728 11.0442 6.83395 192.828 214.195 425.033 425.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 6.4e-05 512 135 1152 180224 23.8575 6.71165 131.696 208.932 371.444 371.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 0.000512 512 70 224 37952 0.850752 4.02122 41.4027 46.3188 46.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 650 6.4e-05 1024 145 3872 217088 33.1703 13.486 1039.53 417.622 1503.99 1504.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 0.001024 4096 190 4224 10432 2.73162 159.399 156.694 318.868 318.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 6.4e-05 2048 220 1472 151552 80.8325 28.2928 582.956 835.162 1527.44 1527.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 3.2e-05 512 50 544 617728 17.5619 13.3599 202.045 419.197 652.27 652.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 760 6.4e-05 1024 180 800 217088 33.1562 13.5007 149.65 417.814 614.312 614.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1830 3.2e-05 1024 230 992 583680 46.7388 26.8808 496.975 837.856 1408.61 1408.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 390 6.4e-05 2048 100 3072 126976 86.5161 28.4124 659.686 835.29 1610.1 1610.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 0.000128 1024 340 1152 137216 11.0207 6.82966 129.077 214.173 361.235 361.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 6.4e-05 512 135 1152 180224 23.8457 6.70925 85.9856 209.086 325.863 326.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 0.000512 512 70 224 37888 0.851744 2.75587 40.246 43.8984 43.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 650 6.4e-05 1024 145 3872 217088 33.1682 13.4836 663 417.748 1127.6 1127.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 0.001024 4096 190 4224 10368 2.73408 104.719 153.286 260.783 260.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 6.4e-05 2048 220 1472 151552 80.8421 28.2911 390.479 835.473 1335.27 1335.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 3.2e-05 512 50 544 617472 17.5321 13.3507 135.958 420.66 587.601 587.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 760 6.4e-05 1024 180 800 215040 32.6692 13.3328 123.718 412.709 582.621 582.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1830 3.2e-05 1024 230 992 583680 46.6688 26.8692 412.104 837.169 1322.97 1323.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 390 6.4e-05 2048 100 3072 122880 85.9422 27.9834 533.64 825.08 1472.84 1472.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 0.000128 1024 340 1152 136704 10.9989 6.82598 106.616 211.897 336.467 336.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 6.4e-05 512 135 1152 147456 24.8109 6.53965 59.0984 198.191 288.878 289.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 0.000512 512 70 224 37824 0.849472 2.33728 39.6817 42.9115 42.9609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 650 6.4e-05 1024 145 3872 208896 33.3745 13.4169 534.827 412.631 994.433 994.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 0.001024 4096 190 4224 10176 2.70838 85.228 153.789 241.768 241.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 6.4e-05 2048 220 1472 147456 80.5074 27.8958 316.996 825.078 1250.66 1250.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 3.2e-05 512 50 544 616704 17.5463 13.3518 112.629 419.16 562.793 562.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 760 6.4e-05 1024 180 800 218880 33.0014 13.5203 322.61 417.455 786.797 786.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1830 3.2e-05 1024 230 992 585216 46.7724 26.9517 1069.21 837.731 1980.84 1980.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 390 6.4e-05 2048 100 3072 129024 86.0985 28.3862 1460.09 834.598 2409.38 2409.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 0.000128 1024 340 1152 137664 11.0646 6.84579 278.016 212.753 508.81 508.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 6.4e-05 512 135 1152 175104 23.4449 6.57792 187.535 204.18 421.988 422.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 0.000512 512 70 224 37944 0.855008 5.65126 40.5708 47.1209 47.1713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 650 6.4e-05 1024 145 3872 216576 33.258 13.5025 1543.91 417.377 2008.23 2008.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 0.001024 4096 190 4224 10368 2.72138 230.736 154.887 388.389 388.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 6.4e-05 2048 220 1472 149760 81.3001 28.3976 821.32 838.091 1769.31 1769.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 3.2e-05 512 50 544 617472 17.5925 13.3878 288.734 419.032 738.853 738.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 760 6.4e-05 1024 180 800 216576 32.7803 13.3919 199.539 414.46 660.361 660.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1830 3.2e-05 1024 230 992 585216 46.6647 27.0628 674.049 837.666 1585.6 1585.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 390 6.4e-05 2048 100 3072 124416 86.0849 28.031 890.782 828.609 1833.7 1833.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 0.000128 1024 340 1152 137088 11.001 6.83795 175.332 213.542 406.84 406.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 6.4e-05 512 135 1152 165888 23.0681 6.54506 115.91 198.042 343.802 343.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 0.000512 512 70 224 37872 0.851712 3.72304 39.6195 44.2376 44.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 650 6.4e-05 1024 145 3872 211968 33.2996 13.3787 957.843 414.393 1419.1 1419.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 0.001024 4096 190 4224 10224 2.70381 146.034 153.018 301.798 301.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 6.4e-05 2048 220 1472 147456 80.8639 27.9942 509.329 828.606 1446.98 1447.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 3.2e-05 512 50 544 616896 17.5465 13.3706 186.872 418.897 636.786 636.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 760 6.4e-05 1024 180 800 214272 33.5263 13.9671 163.533 417.585 628.812 628.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1830 3.2e-05 1024 230 992 580608 46.8695 26.9537 554.584 834.54 1463.11 1463.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 390 6.4e-05 2048 100 3072 124416 87.1137 28.3203 735.176 834.869 1685.67 1685.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 0.000128 1024 340 1152 136512 11.0733 6.84442 145.072 213.244 376.363 376.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 6.4e-05 512 135 1152 165888 24.3667 6.58547 95.9291 204.236 331.353 331.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 0.000512 512 70 224 37800 0.84992 3.08416 39.4799 43.4592 43.5077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 650 6.4e-05 1024 145 3872 214272 33.5245 13.5107 803.384 417.515 1268.13 1268.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 0.001024 4096 190 4224 10152 2.72179 119.719 154.641 277.127 277.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 6.4e-05 2048 220 1472 145152 82.6337 28.3505 413.718 836.722 1361.61 1361.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 3.2e-05 512 50 544 616896 17.598 13.3935 154.439 419.062 604.594 604.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 760 6.4e-05 1024 180 800 220160 32.9981 13.5298 299.712 419.519 765.96 766.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1830 3.2e-05 1024 230 992 584960 46.6944 26.9175 989.407 838.597 1901.78 1901.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 390 6.4e-05 2048 100 3072 130560 85.8847 28.3508 1374.47 838.714 2327.62 2327.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.000128 1024 340 1152 137600 11.0486 6.84262 257.804 214.489 490.315 490.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 6.4e-05 512 135 1152 174080 23.9363 6.62528 175.778 206.402 412.985 413.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 0.000512 512 70 224 37920 0.85184 5.30022 39.8395 46.0334 46.0832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 650 6.4e-05 1024 145 3872 217600 33.2775 13.5136 1444.77 420.07 1911.83 1911.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 0.001024 4096 190 4224 10400 2.72179 217.442 155.655 375.861 375.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 6.4e-05 2048 220 1472 151040 81.2679 28.3813 771.888 838.807 1720.53 1720.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 3.2e-05 512 50 544 617280 17.5608 13.3753 272.364 419.367 722.768 722.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 760 6.4e-05 1024 180 800 220160 32.9371 13.5175 202.999 419.624 669.264 669.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1830 3.2e-05 1024 230 992 583680 46.7361 26.8902 662.368 838.686 1574.84 1574.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 390 6.4e-05 2048 100 3072 128000 86.4216 28.3101 909.448 838.92 1863.29 1863.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 0.000128 1024 340 1152 135680 11.0006 6.81853 171.105 212.89 401.942 402.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 6.4e-05 512 135 1152 163840 24.886 6.6152 110.815 206.461 349.011 349.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 0.000512 512 70 224 37760 0.847872 3.61779 40.8431 45.3537 45.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 650 6.4e-05 1024 145 3872 215040 33.4961 13.4985 953.798 419.546 1420.53 1420.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 0.001024 4096 190 4224 10240 2.71155 143.506 155.499 301.76 301.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 6.4e-05 2048 220 1472 148480 81.8403 28.3013 511.661 839.565 1461.55 1461.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 3.2e-05 512 50 544 616960 17.5148 13.3516 180.702 419.41 631.078 631.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 760 6.4e-05 1024 180 800 215040 32.704 13.3455 166.048 412.814 625.104 625.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1830 3.2e-05 1024 230 992 579840 46.837 26.8466 553.191 835.282 1462.32 1462.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 390 6.4e-05 2048 100 3072 122880 86.0074 27.9593 730.605 825.31 1670.08 1670.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.000128 1024 340 1152 136320 11.0618 6.8417 144.438 212.35 374.819 374.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 6.4e-05 512 135 1152 153600 25.8067 6.62528 87.9466 206.49 327.106 327.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 0.000512 512 70 224 37680 0.84992 3.09043 39.7828 43.7645 43.8135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 650 6.4e-05 1024 145 3872 207360 33.6003 13.337 775.249 412.76 1235.13 1235.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 0.001024 4096 190 4224 10080 2.69786 118.904 152.38 274.026 274.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 6.4e-05 2048 220 1472 145920 80.709 27.9468 420.748 825.38 1354.97 1355.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 3.2e-05 512 50 544 616320 17.5605 13.3669 152.53 420.744 604.299 604.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 760 6.4e-05 1024 180 800 218112 32.8002 13.4603 283.668 416.396 746.516 746.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1830 3.2e-05 1024 230 992 583680 46.6335 26.8637 943.668 836.442 1853.77 1853.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 390 6.4e-05 2048 100 3072 125952 86.2626 28.162 1260.31 832.473 2207.41 2207.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 0.000128 1024 340 1152 137472 11.0253 6.83072 245.355 212.319 475.657 475.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 6.4e-05 512 135 1152 172032 24.0723 6.61725 165.336 206.219 402.495 402.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 0.000512 512 70 224 37920 0.852832 5.02832 40.8803 46.8052 46.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 650 6.4e-05 1024 145 3872 215040 33.1483 13.5524 1359.23 416.322 1822.44 1822.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 0.001024 4096 190 4224 10368 2.72179 204.187 154.806 361.757 361.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 6.4e-05 2048 220 1472 150528 80.6135 28.1417 730.334 832.577 1671.86 1672.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 3.2e-05 512 50 544 617472 17.5186 13.355 255.635 419.058 705.671 705.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 760 6.4e-05 1024 180 800 215040 32.6555 13.5045 181.465 412.754 640.569 640.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1830 3.2e-05 1024 230 992 583680 46.7002 26.8636 611.554 837.273 1522.55 1522.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 390 6.4e-05 2048 100 3072 122880 85.911 28.0396 798.645 825.192 1737.98 1738.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 0.000128 1024 340 1152 136704 10.9909 6.82803 158.954 211.765 388.667 388.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 6.4e-05 512 135 1152 147456 24.8012 6.53517 92.6616 198.216 322.45 322.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 0.000512 512 70 224 37824 0.849376 3.35226 38.5805 42.8238 42.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 650 6.4e-05 1024 145 3872 208896 33.3597 13.3453 859.266 412.677 1318.83 1318.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 0.001024 4096 190 4224 10176 2.71466 130.417 153.537 286.711 286.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 6.4e-05 2048 220 1472 147456 80.3598 27.8856 463.52 826.086 1398.04 1398.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 3.2e-05 512 50 544 616704 17.5644 13.353 169.879 419.202 620.104 620.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 760 6.4e-05 1024 180 800 211968 32.5204 13.2643 156.567 408.692 611.237 611.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1830 3.2e-05 1024 230 992 580608 46.6946 26.8122 529.501 835.198 1438.37 1438.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 390 6.4e-05 2048 100 3072 119808 85.6524 27.716 678.635 817.047 1609.24 1609.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 0.000128 1024 340 1152 135936 10.9507 6.816 137.578 209.91 365.384 365.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 6.4e-05 512 135 1152 147456 24.7964 6.53875 79.9671 198.244 309.782 309.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 0.000512 512 70 224 37728 0.8528 2.91021 39.6325 43.4382 43.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 650 6.4e-05 1024 145 3872 202752 33.5584 13.2712 723.528 409.189 1179.73 1179.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 0.001024 4096 190 4224 10080 2.70214 111.78 151.64 266.166 266.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 6.4e-05 2048 220 1472 138240 81.5029 27.7501 380.479 817.122 1307.05 1307.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 3.2e-05 512 50 544 616320 17.5451 13.3519 145.034 419.213 595.245 595.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 760 6.4e-05 1024 180 800 217600 33.0004 13.5 278.472 416.872 742.038 742.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1830 3.2e-05 1024 230 992 584000 46.9239 26.9742 926.467 837.56 1838.09 1838.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 390 6.4e-05 2048 100 3072 128000 86.0938 28.3238 1260.43 833.623 2208.67 2208.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.000128 1024 340 1152 137600 11.0851 6.84646 241.604 213.858 473.521 473.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 6.4e-05 512 135 1152 179200 23.4174 6.63453 169.174 206.37 405.836 406.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 0.000512 512 70 224 37900 0.84992 5.0217 39.8929 45.8071 45.8568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 650 6.4e-05 1024 145 3872 214400 33.4007 13.4905 1330.11 416.799 1793.99 1794.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 0.001024 4096 190 4224 10400 2.73264 201.724 155.107 359.608 359.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 6.4e-05 2048 220 1472 150400 81.0879 28.247 717.874 833.518 1660.92 1661.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 3.2e-05 512 50 544 617600 17.6418 13.3924 253.346 419.472 703.954 704.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 760 6.4e-05 1024 180 800 211200 33.2003 13.3613 185.908 412.811 645.476 645.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1830 3.2e-05 1024 230 992 582400 46.984 26.9456 639.837 837.902 1551.84 1551.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 390 6.4e-05 2048 100 3072 121600 86.4111 27.9962 831.961 825.3 1771.86 1772.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.000128 1024 340 1152 136000 11.0868 6.83878 165.77 210.833 394.657 394.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 6.4e-05 512 135 1152 179200 23.4349 6.6303 118.293 206.489 355.084 355.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 0.000512 512 70 224 37800 0.851968 3.50003 39.8373 44.2321 44.2814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 650 6.4e-05 1024 145 3872 211200 33.2358 13.3775 908.384 412.742 1367.93 1368.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 0.001024 4096 190 4224 10200 2.7193 137.472 152.386 292.622 292.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 6.4e-05 2048 220 1472 147200 80.6155 27.9833 487.488 825.46 1421.73 1421.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 3.2e-05 512 50 544 617600 17.5948 13.3821 178.636 419.554 629.27 629.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 760 6.4e-05 1024 180 800 211200 33.3043 13.3818 156.177 412.521 615.579 615.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1830 3.2e-05 1024 230 992 580800 47.2012 26.9558 533.149 837.172 1444.64 1444.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 390 6.4e-05 2048 100 3072 124800 85.9997 27.9941 710.814 824.729 1649.74 1649.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.000128 1024 340 1152 134400 10.9944 6.82493 137.07 209.821 364.84 364.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 6.4e-05 512 135 1152 153600 25.8656 6.64166 84.3542 206.34 323.441 323.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 0.000512 512 70 224 37500 0.84544 2.84045 39.6799 43.4071 43.4566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 650 6.4e-05 1024 145 3872 211200 33.3028 13.4064 758.899 412.464 1218.27 1218.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 0.001024 4096 190 4224 10200 2.72384 115.254 153.236 271.258 271.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 6.4e-05 2048 220 1472 144000 81.5081 27.9798 398.984 824.786 1333.45 1333.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 3.2e-05 512 50 544 616800 17.6168 13.3926 146.932 418.652 596.697 596.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 760 6.4e-05 1024 180 800 218624 33.1119 13.5447 268.454 418.53 733.836 733.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1830 3.2e-05 1024 230 992 584192 46.647 26.9015 896.702 836.572 1806.99 1807.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 390 6.4e-05 2048 100 3072 129024 86.2539 28.4261 1233.58 836.748 2185.22 2185.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 0.000128 1024 340 1152 137088 11.039 6.83667 233.017 213.527 464.549 464.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 6.4e-05 512 135 1152 172032 23.2516 6.56947 157.393 202.138 389.594 389.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 0.000512 512 70 224 37856 0.853536 4.79818 40.1989 45.8969 45.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 650 6.4e-05 1024 145 3872 218624 33.1202 14.7984 1320.39 418.523 1787.02 1787.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 0.001024 4096 190 4224 10304 2.71907 196.293 153.98 353.036 353.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 6.4e-05 2048 220 1472 150528 81.3467 28.3337 700.362 836.912 1647.15 1647.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 3.2e-05 512 50 544 617344 17.5507 13.3735 245.85 418.944 695.819 695.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 760 6.4e-05 1024 180 800 215040 32.7979 13.434 184.057 413.882 644.362 644.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1830 3.2e-05 1024 230 992 584192 46.6127 26.8657 626.725 836.746 1537.11 1537.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 390 6.4e-05 2048 100 3072 121856 86.4574 28.3275 814.974 827.431 1757.38 1757.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 0.000128 1024 340 1152 136192 11.1119 6.836 161.752 214.032 393.86 393.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 6.4e-05 512 135 1152 143360 24.092 8.0361 91.8287 192.607 316.803 316.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 0.000512 512 70 224 37632 0.845824 3.39594 37.6138 41.8978 41.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 650 6.4e-05 1024 145 3872 215040 32.813 13.3492 905.64 414.425 1366.41 1366.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 0.001024 4096 190 4224 10080 2.70838 133.218 153.387 289.357 289.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 6.4e-05 2048 220 1472 143360 81.8089 27.9262 464.353 827.542 1401.82 1401.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 3.2e-05 512 50 544 617344 17.5039 13.3571 171.313 419.042 621.314 621.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 760 6.4e-05 1024 180 800 215040 33.5341 13.652 154.067 419.122 620.564 620.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1830 3.2e-05 1024 230 992 580608 47.0333 26.9026 515.187 837.466 1426.75 1426.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 390 6.4e-05 2048 100 3072 129024 86.3286 28.3184 711.931 837.923 1664.69 1664.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 0.000128 1024 340 1152 137088 11.0988 6.83869 135.234 214.35 367.654 367.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 6.4e-05 512 135 1152 172032 23.3195 8.50534 91.315 202.425 325.803 325.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 0.000512 512 70 224 37632 0.850688 2.82624 39.2004 42.9212 42.9691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 650 6.4e-05 1024 145 3872 215040 33.5362 13.5125 747.748 419.058 1214.04 1214.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 0.001024 4096 190 4224 10080 2.71155 109.779 154.55 267.083 267.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 6.4e-05 2048 220 1472 150528 81.3398 28.4887 402.635 838.003 1350.65 1350.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 3.2e-05 512 50 544 615552 17.5507 13.4963 141.6 420.439 593.184 593.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 760 6.4e-05 1024 180 800 218880 33.0158 13.5205 262.891 417.462 727.087 727.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1830 3.2e-05 1024 230 992 583680 46.8984 26.9314 871.451 836.993 1782.44 1782.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 390 6.4e-05 2048 100 3072 126720 86.7277 28.3342 1194.08 834.6 2143.94 2144.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.000128 1024 340 1152 137280 11.0244 6.84442 228.041 213.266 459.311 459.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 6.4e-05 512 135 1152 168960 24.4537 6.62986 150.664 206.237 388.23 388.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 0.000512 512 70 224 37800 0.849024 4.75555 40.8549 46.503 46.5533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 650 6.4e-05 1024 145 3872 215040 33.4219 13.8196 1264.49 417.39 1729.32 1729.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 0.001024 4096 190 4224 10320 2.71792 192.008 155.277 350.048 350.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 6.4e-05 2048 220 1472 149760 81.3496 28.3746 682.385 834.7 1627 1627.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 3.2e-05 512 50 544 617280 17.5923 13.3775 237.763 418.882 687.723 687.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 760 6.4e-05 1024 180 800 215040 32.6861 13.3549 188.08 412.462 646.778 646.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1830 3.2e-05 1024 230 992 579840 46.8621 26.8427 628.077 834.583 1536.54 1536.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 390 6.4e-05 2048 100 3072 122880 86.0195 27.9307 827.77 824.617 1766.54 1766.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.000128 1024 340 1152 136320 11.0674 6.84237 164.008 211.111 393.158 393.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 6.4e-05 512 135 1152 153600 25.799 6.63085 99.0843 206.631 338.398 338.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 0.000512 512 70 224 37680 0.849248 3.44323 40.8157 45.1519 45.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 650 6.4e-05 1024 145 3872 207360 33.5768 13.3309 878.153 412.402 1337.66 1337.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 0.001024 4096 190 4224 10080 2.70131 132.882 152.289 287.918 287.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 6.4e-05 2048 220 1472 145920 80.7184 27.9483 476.295 824.605 1409.77 1409.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 3.2e-05 512 50 544 616320 17.5532 13.3632 171.905 418.645 621.572 621.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 760 6.4e-05 1024 180 800 218880 33.0924 14.2285 158.112 417.779 623.41 623.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1830 3.2e-05 1024 230 992 581760 46.7863 26.8892 521.368 834.74 1429.95 1430.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 390 6.4e-05 2048 100 3072 126720 86.7807 28.3863 705.699 835.234 1656.3 1656.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 0.000128 1024 340 1152 135360 11.1981 6.84803 134.548 212.459 365.185 365.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 6.4e-05 512 135 1152 138240 23.3204 6.06013 74.4503 185.801 289.874 290.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 0.000512 512 70 224 37440 0.84288 2.8201 37.5911 41.2963 41.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 650 6.4e-05 1024 145 3872 207360 34.3451 13.5436 728.469 417.714 1194.26 1194.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 0.001024 4096 190 4224 10080 2.7215 112.796 154.071 269.631 269.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 6.4e-05 2048 220 1472 149760 81.3886 28.3894 405.98 835.346 1351.29 1351.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 3.2e-05 512 50 544 616320 17.6269 13.3713 145.157 419.257 595.519 595.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 760 6.4e-05 1024 180 800 217088 33.1735 13.4994 266.052 418.16 731.088 731.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1830 3.2e-05 1024 230 992 583680 46.7685 26.8871 888.432 838.555 1800.81 1800.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 390 6.4e-05 2048 100 3072 126976 86.4976 28.2788 1200.88 835.987 2151.85 2152.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 0.000128 1024 340 1152 137216 11.0101 6.85763 231.311 212.505 461.817 461.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 6.4e-05 512 135 1152 180224 23.8553 6.7088 162.333 209.166 402.308 402.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 0.000512 512 70 224 37888 0.8496 4.75539 41.322 46.9695 47.0165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 650 6.4e-05 1024 145 3872 217088 33.1634 13.5168 1294.31 418.086 1759.27 1759.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 0.001024 4096 190 4224 10368 2.72986 193.282 155.373 351.429 351.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 6.4e-05 2048 220 1472 151552 80.8412 28.2665 696.705 836.096 1642.1 1642.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 3.2e-05 512 50 544 617472 17.5311 13.3536 241.959 419.443 692.395 692.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 760 6.4e-05 1024 180 800 212992 33.6168 13.5113 177.575 417.993 642.891 643.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1830 3.2e-05 1024 230 992 581632 46.6935 26.8243 600.347 835.291 1509.32 1509.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 390 6.4e-05 2048 100 3072 122880 87.3132 28.4183 785.97 835.645 1737.55 1737.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 0.000128 1024 340 1152 137216 11.0364 6.83053 156.89 212.523 387.411 387.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 6.4e-05 512 135 1152 163840 23.2846 6.53517 101.016 198.099 329.172 329.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 0.000512 512 70 224 37632 0.847872 3.28912 39.5284 43.709 43.7581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 650 6.4e-05 1024 145 3872 212992 33.6262 13.5699 859.983 417.921 1325.29 1325.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 0.001024 4096 190 4224 10240 2.73181 128.479 155.518 286.774 286.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 6.4e-05 2048 220 1472 147456 81.8844 28.3535 457.826 836.585 1404.84 1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 3.2e-05 512 50 544 617472 17.5215 13.3598 165.62 419.075 615.683 615.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 760 6.4e-05 1024 180 800 208896 33.3886 13.3412 155.282 412.67 614.872 615.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1830 3.2e-05 1024 230 992 577536 46.7299 26.7486 534.563 832.736 1440.94 1441.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 390 6.4e-05 2048 100 3072 122880 85.9891 27.9654 711.515 825.099 1650.76 1650.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 0.000128 1024 340 1152 135168 10.9115 6.80346 138.917 209.845 366.605 366.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 6.4e-05 512 135 1152 147456 24.816 6.53722 81.9194 198.178 311.686 311.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 0.000512 512 70 224 37632 0.852352 3.06474 39.6124 43.5724 43.6241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 650 6.4e-05 1024 145 3872 208896 33.4109 13.4262 756.614 412.608 1216.25 1216.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 0.001024 4096 190 4224 9984 2.70336 114.289 153.639 270.672 270.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 6.4e-05 2048 220 1472 147456 80.4123 27.8941 415.944 825.071 1349.51 1349.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 3.2e-05 512 50 544 615936 17.5536 13.3454 147.606 418.483 597.091 597.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 760 6.4e-05 1024 180 800 220160 32.9488 13.5127 207.871 419.36 673.886 674.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1830 3.2e-05 1024 230 1000 585728 46.6551 27.0152 695.94 838.345 1608.12 1608.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 390 6.4e-05 2048 100 3080 131072 85.7761 28.3249 961.61 838.421 1914.34 1914.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1630 0.000128 1024 340 1160 137216 11.0584 6.8328 178.904 214.831 411.757 411.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 6.4e-05 512 135 1160 184320 23.4465 6.70896 128.23 209.083 367.709 367.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 0.000512 512 70 240 37920 0.850176 3.84854 41.6928 46.4345 46.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 650 6.4e-05 1024 145 3880 219136 33.1073 13.5354 1011.8 419.297 1477.94 1478.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 0.001024 4096 190 4240 10432 2.732 150.487 157.681 310.946 311.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 6.4e-05 2048 220 1480 155648 80.2567 28.3258 557.408 838.517 1504.7 1504.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 3.2e-05 512 50 560 617472 17.5569 13.3602 189.109 419.491 639.619 639.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 760 6.4e-05 1024 180 800 219136 32.9773 13.5023 132.991 418.043 597.704 597.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1830 3.2e-05 1024 230 1000 585728 46.6593 26.8865 447.75 838.394 1359.85 1359.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 390 6.4e-05 2048 100 3080 129024 85.9831 28.2921 609.569 835.747 1559.79 1559.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1630 0.000128 1024 340 1160 137216 11.0764 6.8383 115.186 214.895 348.127 348.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 6.4e-05 512 135 1160 180224 23.8569 6.70176 80.9845 209.099 320.883 321.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 0.000512 512 70 240 37888 0.84848 2.53302 41.5375 44.9615 45.0095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 650 6.4e-05 1024 145 3880 217088 33.151 13.4861 644.381 418.014 1109.23 1109.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 610 0.001024 4096 190 4240 10368 2.72179 95.7215 155 253.487 253.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 6.4e-05 2048 220 1480 153600 80.5532 28.3045 355.232 835.833 1300.11 1300.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 3.2e-05 512 50 560 617472 17.5677 13.3588 122.369 419.43 572.826 572.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 760 6.4e-05 1024 180 800 220160 33.0519 13.544 234.844 418.972 700.614 700.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1830 3.2e-05 1024 230 1000 585600 46.7689 26.9505 782.09 837.544 1693.52 1693.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 390 6.4e-05 2048 100 3080 130560 86.1111 28.4055 1095.92 837.614 2048.26 2048.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 0.000128 1024 340 1160 137280 11.0863 6.84771 202.689 213.5 434.256 434.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 6.4e-05 512 135 1160 184320 23.6427 6.72986 145.033 209.567 385.227 385.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 0.000512 512 70 240 37880 0.85472 4.40938 41.6993 47.0067 47.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 650 6.4e-05 1024 145 3880 218880 33.2557 13.6988 1138.64 418.899 1604.69 1604.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 0.001024 4096 190 4240 10400 2.72739 171.893 155.978 330.643 330.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 6.4e-05 2048 220 1480 154880 80.7223 28.477 633.171 839.373 1581.94 1582.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 3.2e-05 512 50 560 617600 17.6173 13.3954 212.89 419.139 663.15 663.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 760 6.4e-05 1024 180 800 220160 32.991 13.5252 151.501 419.025 617.235 617.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1830 3.2e-05 1024 230 1000 584960 46.724 26.922 503.855 837.612 1415.29 1415.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 390 6.4e-05 2048 100 3080 130560 85.9274 28.4031 694.223 837.804 1646.55 1646.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1630 0.000128 1024 340 1160 136960 11.0995 6.84474 130.554 214.16 362.79 362.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 6.4e-05 512 135 1160 174080 23.9682 6.62717 88.9365 206.165 325.944 326.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 0.000512 512 70 240 37840 0.84992 2.87142 40.2076 43.9733 44.0215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 650 6.4e-05 1024 145 3880 217600 33.2884 13.5148 729.56 419.659 1196.21 1196.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 0.001024 4096 190 4240 10320 2.72154 107.997 154.388 265.153 265.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 6.4e-05 2048 220 1480 153600 80.8391 28.3388 397.881 837.905 1345.16 1345.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 3.2e-05 512 50 560 617280 17.5533 13.3697 137.945 418.862 587.839 587.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 760 6.4e-05 1024 180 800 218880 32.9977 13.5258 124.06 417.861 588.639 588.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1830 3.2e-05 1024 230 1000 583680 46.8908 27.7435 412.536 837.77 1325.1 1325.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 390 6.4e-05 2048 100 3080 126720 86.757 28.3053 552.705 835.382 1503.34 1503.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1630 0.000128 1024 340 1160 136320 11.0697 6.84067 106.445 213.91 338.392 338.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 6.4e-05 512 135 1160 168960 24.463 6.62899 71.1265 206.431 308.885 309.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 0.000512 512 70 240 37800 0.847488 2.38086 41.0963 44.365 44.4123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 650 6.4e-05 1024 145 3880 215040 33.5329 13.509 590.147 417.785 1055.16 1055.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 0.001024 4096 190 4240 10320 2.71789 88.3779 155.77 246.909 246.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 6.4e-05 2048 220 1480 153600 80.6615 28.3668 326.574 835.373 1271.15 1271.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 3.2e-05 512 50 560 616800 17.6002 13.3867 113.463 419.278 563.826 563.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 6.4e-05 1024 180 800 219648 32.9952 13.6736 217.555 418.7 683.115 683.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1830 3.2e-05 1024 230 1000 585216 46.7317 26.9128 730.427 838.022 1642.25 1642.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 390 6.4e-05 2048 100 3080 130560 85.8771 28.3484 1005.87 837.067 1957.35 1957.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 0.000128 1024 340 1160 137088 11.0319 6.83274 187.601 214.228 419.825 419.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 6.4e-05 512 135 1160 178176 23.4876 6.63165 130.01 206.344 366.712 366.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 0.000512 512 70 240 37872 0.847648 4.03046 41.1838 46.1057 46.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 650 6.4e-05 1024 145 3880 218112 33.1908 13.5106 1058.1 418.623 1523.6 1523.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 0.001024 4096 190 4240 10416 2.73706 157.63 157.134 317.545 317.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 6.4e-05 2048 220 1480 155136 80.3708 28.3525 582.288 837.153 1528.35 1528.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 3.2e-05 512 50 560 617280 17.5798 13.3798 198.572 419.326 648.958 649.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 760 6.4e-05 1024 180 800 218112 32.7733 13.4574 142.22 416.46 605.107 605.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1830 3.2e-05 1024 230 1000 583680 46.6537 26.9128 476.117 836.557 1386.41 1386.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 390 6.4e-05 2048 100 3080 129024 85.6053 28.3349 652.087 832.586 1598.81 1598.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 0.000128 1024 340 1160 136704 11.0812 6.836 123.072 212.669 353.79 353.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 6.4e-05 512 135 1160 172032 24.085 6.62323 82.5081 206.246 319.707 319.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 0.000512 512 70 240 37824 0.851552 2.68637 41.0604 44.6398 44.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 650 6.4e-05 1024 145 3880 215040 33.1625 13.4478 681.741 416.472 1145.02 1145.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 0.001024 4096 190 4240 10368 2.72998 102.771 154.608 260.153 260.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 6.4e-05 2048 220 1480 153600 79.9509 28.2034 377.549 833.215 1319.1 1319.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 3.2e-05 512 50 560 617088 17.5194 13.3632 129.688 419.264 579.94 580.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 760 6.4e-05 1024 180 800 216576 32.7921 13.3974 116.232 414.786 577.402 577.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1830 3.2e-05 1024 230 1000 585216 46.6784 26.9113 393.361 838.327 1305.44 1305.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 390 6.4e-05 2048 100 3080 124416 86.1203 28.0042 517.301 829.257 1460.87 1461.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1630 0.000128 1024 340 1160 135936 11.0871 6.83286 101.238 213.029 332.314 332.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 6.4e-05 512 135 1160 165888 23.0654 6.54131 66.4155 198.207 294.463 294.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 0.000512 512 70 240 37728 0.847872 2.29376 38.7454 41.9292 41.9779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 650 6.4e-05 1024 145 3880 211968 33.3106 13.3833 554.902 414.719 1016.5 1016.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 0.001024 4096 190 4240 10224 2.71197 83.3004 153.61 239.665 239.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 6.4e-05 2048 220 1480 152064 79.9782 28.0094 308.031 829.254 1245.46 1245.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 3.2e-05 512 50 560 616896 17.569 13.3644 108.054 419.364 558.449 558.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 760 6.4e-05 1024 180 800 218624 33.1758 13.5426 314.594 418.713 780.219 780.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1830 3.2e-05 1024 230 1000 585088 46.7801 26.9517 1054.48 838.196 1966.57 1966.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 390 6.4e-05 2048 100 3080 130816 86.0291 28.3489 1439.9 837.086 2391.56 2391.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 0.000128 1024 340 1160 137088 11.0686 6.84237 270.774 214.096 502.907 503.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 6.4e-05 512 135 1160 179200 23.5625 6.64589 184.686 207.033 422.168 422.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 0.000512 512 70 240 37856 0.848192 5.79059 41.1412 47.8214 47.8683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 650 6.4e-05 1024 145 3880 218624 33.1787 13.5264 1529.68 418.629 1995.21 1995.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 0.001024 4096 190 4240 10416 2.73133 223.709 155.726 382.209 382.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 6.4e-05 2048 220 1480 154112 80.8126 28.3935 830.705 837.228 1777.32 1777.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 3.2e-05 512 50 560 617344 17.582 13.3831 281.311 419.307 731.684 731.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 760 6.4e-05 1024 180 800 218624 33.1028 13.8329 197.163 418.471 662.76 662.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1830 3.2e-05 1024 230 1000 584192 46.677 26.8938 659.511 836.457 1569.7 1569.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 390 6.4e-05 2048 100 3080 129024 86.2261 28.3126 896.251 836.623 1847.6 1847.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 0.000128 1024 340 1160 137088 11.0468 6.8343 169.979 214.021 402.012 402.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 6.4e-05 512 135 1160 172032 23.261 6.56605 114.756 202.112 346.934 347.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 0.000512 512 70 240 37744 0.848096 3.70854 40.3622 44.9618 45.0109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 650 6.4e-05 1024 145 3880 218624 33.0885 13.8711 955.452 418.401 1421 1421.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 0.001024 4096 190 4240 10304 2.71568 139.797 155.668 298.226 298.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 6.4e-05 2048 220 1480 154112 80.6196 28.3095 520.766 836.61 1466.49 1466.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 3.2e-05 512 50 560 616896 17.5534 13.3693 180.329 418.89 630.243 630.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 760 6.4e-05 1024 180 800 215040 33.5772 13.5411 157.83 418.868 624.013 624.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1830 3.2e-05 1024 230 1000 583296 46.8639 26.9269 535.874 837.156 1446.98 1447.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 390 6.4e-05 2048 100 3080 129024 86.4126 28.3387 728.138 837.397 1680.48 1680.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 0.000128 1024 340 1160 137088 11.1 6.84406 138.252 215.307 371.629 371.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 6.4e-05 512 135 1160 172032 23.3135 6.58125 93.9543 202.3 326.391 326.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 0.000512 512 70 240 37632 0.847136 3.03053 40.3371 44.2565 44.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 650 6.4e-05 1024 145 3880 215040 33.6051 13.5305 764.847 418.801 1230.97 1231.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 0.001024 4096 190 4240 10248 2.7111 112.196 155.749 270.699 270.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 6.4e-05 2048 220 1480 150528 81.4562 28.3373 414.789 837.395 1362.16 1362.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 3.2e-05 512 50 560 616896 17.6018 13.3817 147.182 419.233 597.496 597.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 760 6.4e-05 1024 180 800 219136 32.9787 13.5036 294.081 418.121 758.876 759.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1830 3.2e-05 1024 230 1000 585728 46.5756 26.878 981.694 838.58 1893.89 1894.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 390 6.4e-05 2048 100 3080 129024 85.903 28.2831 1319.81 835.918 2270.11 2270.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 0.000128 1024 340 1160 137216 11.0612 6.83213 251.615 215.402 485.036 485.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 6.4e-05 512 135 1160 180224 23.8562 6.71162 172.544 209.14 412.49 412.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 0.000512 512 70 240 37888 0.85168 5.51603 41.4844 47.8945 47.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 650 6.4e-05 1024 145 3880 217088 33.1302 13.4802 1387.88 418.048 1852.73 1852.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 0.001024 4096 190 4240 10368 2.72038 206.872 155.423 365.059 365.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 6.4e-05 2048 220 1480 153600 80.5163 28.2481 766.697 836.035 1711.68 1711.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 3.2e-05 512 50 560 617472 17.5474 13.3612 262.613 419.527 713.15 713.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 760 6.4e-05 1024 180 800 217088 33.1572 13.672 184.673 417.703 649.4 649.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1830 3.2e-05 1024 230 1000 585728 46.5858 26.8861 622.177 837.664 1533.47 1533.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 390 6.4e-05 2048 100 3080 126976 86.4972 28.386 818.296 835.101 1768.47 1768.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 0.000128 1024 340 1160 136192 11.0623 6.83046 157.821 213.492 389.333 389.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 6.4e-05 512 135 1160 180224 23.8418 6.70877 109.89 208.936 349.618 349.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 0.000512 512 70 240 37760 0.850592 3.628 41.4481 45.9713 46.0198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 650 6.4e-05 1024 145 3880 217088 33.1424 13.4886 848.947 418.199 1313.96 1314.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 0.001024 4096 190 4240 10240 2.70538 127.526 154.171 284.449 284.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 6.4e-05 2048 220 1480 151552 80.8288 28.2957 481.153 835.092 1425.56 1425.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 3.2e-05 512 50 560 616960 17.5395 13.353 168.477 418.896 618.367 618.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 760 6.4e-05 1024 180 800 215040 32.678 13.3329 148.578 412.753 607.538 607.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1830 3.2e-05 1024 230 1000 583680 46.7047 26.8826 500.917 837.264 1411.93 1412.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 390 6.4e-05 2048 100 3080 122880 85.9411 27.9245 648.119 825.16 1587.34 1587.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 0.000128 1024 340 1160 135168 11.1015 6.93334 127.319 210.857 356.336 356.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 6.4e-05 512 135 1160 147456 24.8043 6.53722 73.022 198.213 302.811 302.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 0.000512 512 70 240 37632 0.848096 2.95334 39.7107 43.5555 43.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 650 6.4e-05 1024 145 3880 208896 33.3819 13.3181 671.186 412.69 1130.76 1130.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 0.001024 4096 190 4240 10176 2.71114 103.493 153.144 259.393 259.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 6.4e-05 2048 220 1480 147456 80.3533 27.9404 380.467 825.256 1314.21 1314.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 3.2e-05 512 50 560 616704 17.5428 13.3497 138.312 420.975 590.283 590.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 760 6.4e-05 1024 180 800 218880 32.9865 13.5188 298.755 417.384 762.835 762.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1830 3.2e-05 1024 230 1000 585216 46.7339 26.9436 1000.87 837.429 1912.14 1912.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 390 6.4e-05 2048 100 3080 129024 86.0872 28.4026 1357.43 834.456 2306.57 2306.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 0.000128 1024 340 1160 137088 11.0981 6.84237 257.7 213.961 489.731 489.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 6.4e-05 512 135 1160 175104 23.4387 6.58352 176.56 204.143 410.971 411.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 0.000512 512 70 240 37872 0.848672 5.65043 39.6716 46.2137 46.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 650 6.4e-05 1024 145 3880 216576 33.2756 13.5066 1439.98 417.328 1904.29 1904.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 0.001024 4096 190 4240 10368 2.72182 213.647 155.246 371.659 371.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 6.4e-05 2048 220 1480 154368 80.3859 28.378 791.386 834.768 1735.1 1735.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 3.2e-05 512 50 560 617184 17.5963 13.3849 274.155 418.982 724.219 724.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 760 6.4e-05 1024 180 800 216576 32.7692 13.3957 193.063 414.747 654.175 654.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1830 3.2e-05 1024 230 1000 585216 46.6534 26.9234 650.074 838.232 1562.05 1562.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 390 6.4e-05 2048 100 3080 124416 86.077 28.0474 852.17 829.179 1795.67 1795.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 0.000128 1024 340 1160 135936 11.0774 6.83792 166.237 212.813 397.095 397.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 6.4e-05 512 135 1160 165888 23.0451 6.54714 108.442 198.178 336.453 336.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 0.000512 512 70 240 37728 0.845824 3.72323 38.6989 43.3092 43.3585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 650 6.4e-05 1024 145 3880 211968 33.3023 13.3785 911.596 414.674 1373.14 1373.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 0.001024 4096 190 4240 10224 2.7095 137.095 152.377 292.226 292.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 6.4e-05 2048 220 1480 152064 79.973 28.033 506.28 830.034 1444.51 1444.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 3.2e-05 512 50 560 616896 17.5547 13.369 176.764 419.188 626.975 627.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 760 6.4e-05 1024 180 800 214272 33.5323 13.5248 167.912 417.886 633.049 633.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1830 3.2e-05 1024 230 1000 580608 46.8763 26.8801 567.005 835.144 1476.07 1476.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 390 6.4e-05 2048 100 3080 124416 87.1162 28.4283 751.606 835.441 1702.79 1702.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 0.000128 1024 340 1160 136512 11.0748 6.84842 147.185 213.576 378.813 378.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 6.4e-05 512 135 1160 165888 24.359 6.58637 95.6105 204.385 331.182 331.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 0.000512 512 70 240 37584 0.851424 3.28704 39.5933 43.7738 43.8229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 650 6.4e-05 1024 145 3880 214272 33.5292 13.9448 811.354 417.817 1276.83 1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 0.001024 4096 190 4240 10152 2.7111 120.646 153.136 276.537 276.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 6.4e-05 2048 220 1480 152064 80.9445 28.3579 446.386 835.438 1391.31 1391.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 3.2e-05 512 50 560 616896 17.5944 13.3894 154.786 419.367 605.236 605.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 760 6.4e-05 1024 180 800 211968 32.509 13.2789 147.792 408.755 602.53 602.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1830 3.2e-05 1024 230 1000 580608 46.688 26.8143 504.858 835.343 1413.86 1414.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 390 6.4e-05 2048 100 3080 119808 85.6616 27.6481 645.057 817.195 1575.76 1575.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 0.000128 1024 340 1160 133632 11.0548 6.81574 129.124 210.126 357.248 357.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 6.4e-05 512 135 1160 147456 24.8128 6.53926 76.7208 198.274 306.586 306.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 0.000512 512 70 240 37440 0.843776 2.94093 39.6821 43.5088 43.5586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 650 6.4e-05 1024 145 3880 202752 33.5868 13.3161 686.254 408.696 1142.04 1142.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 0.001024 4096 190 4240 10080 2.70438 106.61 153.228 262.581 262.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 6.4e-05 2048 220 1480 147456 79.5994 27.775 385.254 817.258 1310.07 1310.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 3.2e-05 512 50 560 616320 17.5457 13.3564 139.151 419.276 589.43 589.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 6.4e-05 1024 180 800 220160 33.0074 13.5247 281.74 419.472 747.939 748.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1830 3.2e-05 1024 230 1000 584960 46.6743 26.9228 935.222 838.503 1847.48 1847.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 390 6.4e-05 2048 100 3080 130560 85.9036 28.372 1288.45 838.632 2241.55 2241.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 0.000128 1024 340 1160 136960 11.0934 6.84333 240.609 215.71 474.382 474.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 6.4e-05 512 135 1160 174080 23.9583 6.62458 163.589 206.383 400.795 400.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 0.000512 512 70 240 37840 0.852032 5.26234 41.0412 47.2002 47.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 650 6.4e-05 1024 145 3880 217600 33.3533 13.527 1349 419.402 1815.48 1815.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 0.001024 4096 190 4240 10320 2.7177 200.049 155.554 358.364 358.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 6.4e-05 2048 220 1480 153600 80.8172 28.3384 737.966 838.724 1686.04 1686.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 3.2e-05 512 50 560 617280 17.5612 13.3775 255.097 419.308 705.443 705.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 760 6.4e-05 1024 180 800 220160 32.9455 13.6423 191.536 419.221 657.539 657.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1830 3.2e-05 1024 230 1000 583680 46.7322 26.8866 636.847 837.9 1548.53 1548.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 390 6.4e-05 2048 100 3080 128000 86.4225 28.2885 862.015 838.138 1815.06 1815.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 0.000128 1024 340 1160 135680 11.0028 6.81984 163.152 212.015 393.12 393.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 6.4e-05 512 135 1160 163840 24.898 6.61693 106.496 206.264 344.523 344.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 0.000512 512 70 240 37760 0.850688 3.64134 40.0641 44.603 44.6524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 650 6.4e-05 1024 145 3880 215040 33.5102 13.5468 911.099 419.153 1377.5 1377.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 0.001024 4096 190 4240 10240 2.71949 134.193 153.856 290.813 290.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 6.4e-05 2048 220 1480 153600 80.6943 28.3034 502.622 838.226 1450.04 1450.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 3.2e-05 512 50 560 616960 17.5128 13.3547 175.173 419.02 625.165 625.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 6.4e-05 1024 180 800 215040 32.7141 13.3472 156.889 412.872 616.018 616.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1830 3.2e-05 1024 230 1000 579840 46.851 26.8454 529.95 835.403 1439.21 1439.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 390 6.4e-05 2048 100 3080 122880 85.9802 27.9288 693.144 825.886 1633.17 1633.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 0.000128 1024 340 1160 136320 11.065 6.83827 137.523 212.546 368.099 368.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 6.4e-05 512 135 1160 153600 25.8212 6.62381 83.5394 206.517 322.74 322.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 0.000512 512 70 240 37680 0.848512 3.00704 41.0833 44.9828 45.0314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 650 6.4e-05 1024 145 3880 207360 33.5852 13.3319 736.219 412.809 1196.13 1196.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 0.001024 4096 190 4240 10080 2.70214 111.332 153.816 267.893 267.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 6.4e-05 2048 220 1480 145920 80.7039 27.9649 401.16 826.632 1336.65 1336.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 3.2e-05 512 50 560 616320 17.5572 13.3637 146.302 419.043 596.366 596.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 760 6.4e-05 1024 180 800 215040 32.7098 13.3424 151.917 412.926 611.09 611.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1830 3.2e-05 1024 230 1000 583680 46.7973 26.8899 516.691 838.821 1429.36 1429.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 390 6.4e-05 2048 100 3080 122880 85.9905 27.9183 685.556 825.529 1625.19 1625.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 0.000128 1024 340 1160 133120 10.9995 6.79818 130.658 210.072 358.652 358.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 6.4e-05 512 135 1160 122880 25.9404 6.44118 65.1188 192.8 290.539 290.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 0.000512 512 70 240 37440 0.848384 2.98394 37.8077 41.6806 41.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 650 6.4e-05 1024 145 3880 204800 33.8533 13.3366 705.779 413.726 1166.88 1167.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 0.001024 4096 190 4240 9920 2.69363 109.609 152.322 264.666 264.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 6.4e-05 2048 220 1480 143360 81.3215 27.9224 390.302 825.526 1325.25 1325.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 3.2e-05 512 50 560 616960 17.5436 13.3602 140.771 419.472 591.245 591.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 760 6.4e-05 1024 180 800 218112 32.781 13.4543 261.106 416.783 724.309 724.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1830 3.2e-05 1024 230 1000 583680 46.6221 26.8596 870.35 837.246 1781.24 1781.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 390 6.4e-05 2048 100 3080 129024 85.5318 28.176 1200.54 833.254 2147.7 2147.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 0.000128 1024 340 1160 136704 11.0553 7.02448 224.649 214.794 457.651 457.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 6.4e-05 512 135 1160 172032 24.0779 6.61738 151.461 206.416 388.806 388.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 0.000512 512 70 240 37824 0.8488 4.99901 41.042 46.932 46.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 650 6.4e-05 1024 145 3880 215040 33.1616 13.4415 1242.45 416.716 1705.95 1706.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 0.001024 4096 190 4240 10368 2.72781 190.687 155.24 348.698 348.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 6.4e-05 2048 220 1480 153600 79.9213 28.3238 696.036 833.351 1637.82 1637.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 3.2e-05 512 50 560 617088 17.5186 13.3571 238.22 419.454 688.651 688.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 760 6.4e-05 1024 180 800 215040 32.669 13.3406 184.263 412.755 643.225 643.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1830 3.2e-05 1024 230 1000 583680 46.7023 26.871 624.477 837.261 1535.48 1535.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 390 6.4e-05 2048 100 3080 122880 85.9356 27.8861 814.299 825.176 1753.5 1753.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 0.000128 1024 340 1160 135168 11.0895 6.82883 159.34 211.911 389.303 389.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 6.4e-05 512 135 1160 147456 24.8083 6.53613 92.9012 198.217 322.705 322.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 0.000512 512 70 240 37632 0.847968 3.60858 39.7063 44.2047 44.2532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 650 6.4e-05 1024 145 3880 208896 33.3772 13.3208 868.972 412.673 1328.53 1328.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 0.001024 4096 190 4240 10176 2.72042 131.791 154.956 289.512 289.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 6.4e-05 2048 220 1480 147456 80.323 27.8812 475.182 825.264 1408.84 1409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 3.2e-05 512 50 560 616704 17.5445 13.3527 169.423 419.399 619.82 619.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 760 6.4e-05 1024 180 800 211968 32.534 13.4042 151.071 408.709 605.912 606.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1830 3.2e-05 1024 230 1000 580608 46.6908 26.8124 514.806 835.243 1423.71 1423.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 390 6.4e-05 2048 100 3080 119808 85.6323 27.7772 656.172 817.164 1586.94 1587.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 0.000128 1024 340 1160 133632 11.0606 6.82829 130.942 211.151 360.111 360.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 6.4e-05 512 135 1160 147456 24.8039 6.53875 77.8242 198.254 307.654 307.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 0.000512 512 70 240 37440 0.844704 2.97053 39.6758 43.5343 43.5824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 650 6.4e-05 1024 145 3880 202752 33.5772 13.3952 699.006 408.651 1154.82 1154.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 0.001024 4096 190 4240 10080 2.70781 108.167 153.037 263.956 264.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 6.4e-05 2048 220 1480 147456 79.5886 27.6441 392.383 817.092 1316.89 1317.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 3.2e-05 512 50 560 616320 17.5329 13.3478 141.226 419.23 591.44 591.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 760 6.4e-05 1024 180 800 208896 33.4017 13.3528 139.583 412.562 599.095 599.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1830 3.2e-05 1024 230 1000 577536 46.712 26.7428 480.983 832.505 1387.1 1387.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 390 6.4e-05 2048 100 3080 122880 86.0196 27.8897 632.852 824.796 1571.75 1571.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 0.000128 1024 340 1160 132096 11.0723 6.80304 121.423 209.931 349.355 349.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 6.4e-05 512 135 1160 147456 24.8256 6.53754 73.3033 198.127 303.034 303.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 0.000512 512 70 240 37248 0.841824 2.79974 39.5919 43.2769 43.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 650 6.4e-05 1024 145 3880 208896 33.3911 13.8994 674.363 412.504 1134.35 1134.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 0.001024 4096 190 4240 9984 2.70746 101.188 153.986 257.922 257.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 6.4e-05 2048 220 1480 147456 80.3812 27.9245 370.409 824.801 1303.7 1303.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 3.2e-05 512 50 560 615936 17.5497 13.344 132.084 419.191 582.266 582.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 6.4e-05 1024 180 800 217600 32.9873 13.5024 270.652 416.637 733.972 734.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1830 3.2e-05 1024 230 1000 584000 46.9052 26.9538 912.721 837.097 1823.84 1823.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 390 6.4e-05 2048 100 3080 128000 86.0958 28.2335 1234.31 832.95 2181.78 2181.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 0.000128 1024 340 1160 136800 11.1465 6.85066 235.275 213.757 467.159 467.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 6.4e-05 512 135 1160 179200 23.4218 6.64058 164.711 206.254 401.269 401.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 0.000512 512 70 240 37800 0.845792 5.17206 39.9527 46.0133 46.0603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 650 6.4e-05 1024 145 3880 217600 33.0004 13.4862 1321.38 416.572 1784.63 1784.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 0.001024 4096 190 4240 10300 2.72627 195.679 154.85 353.299 353.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 6.4e-05 2048 220 1480 153600 80.316 28.3771 723.334 833.05 1665.26 1665.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 3.2e-05 512 50 560 617200 17.646 13.3919 250.329 419.144 700.61 700.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 6.4e-05 1024 180 800 211200 33.2556 13.3678 180.546 412.324 639.69 639.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1830 3.2e-05 1024 230 1000 582400 46.9916 26.9373 620.922 836.92 1531.94 1532.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 390 6.4e-05 2048 100 3080 121600 86.4022 28.0243 800.477 824.337 1739.44 1739.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 0.000128 1024 340 1160 136000 11.0973 6.84717 159.515 210.783 388.375 388.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 6.4e-05 512 135 1160 179200 23.4327 6.63347 112.606 206.246 349.16 349.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 0.000512 512 70 240 37600 0.847872 3.53965 40.9661 45.3982 45.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 650 6.4e-05 1024 145 3880 211200 33.2638 13.3535 873.629 412.252 1332.69 1332.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 0.001024 4096 190 4240 10200 2.7177 131.695 152.811 287.269 287.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 6.4e-05 2048 220 1480 147200 80.6468 27.9381 472.038 824.431 1405.24 1405.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 3.2e-05 512 50 560 616800 17.6147 13.3912 170.708 419.056 620.875 620.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 6.4e-05 1024 180 800 211200 33.2713 13.3711 155.758 412.662 615.246 615.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1830 3.2e-05 1024 230 1000 580800 47.2067 26.957 534.783 837.249 1446.36 1446.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 390 6.4e-05 2048 100 3080 124800 85.9745 27.9681 710.527 824.789 1649.45 1649.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 0.000128 1024 340 1160 134400 10.9923 6.82205 136.763 210.925 365.632 365.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 6.4e-05 512 135 1160 153600 25.868 6.63347 84.1469 206.358 323.244 323.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 0.000512 512 70 240 37500 0.845824 3.18218 40.97 45.0401 45.0867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 650 6.4e-05 1024 145 3880 211200 33.3079 13.3597 754.479 412.571 1213.9 1214.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 0.001024 4096 190 4240 9900 2.68477 112.634 153.225 268.587 268.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 6.4e-05 2048 220 1480 144000 81.469 28.0658 401.627 825.561 1336.91 1337.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 3.2e-05 512 50 560 615600 17.6263 13.3857 146.752 418.676 596.539 596.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 6.4e-05 1024 180 800 204800 33.8564 13.3714 139.854 413.028 600.305 600.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1830 3.2e-05 1024 230 1000 576000 46.9767 26.9005 489.046 833.767 1396.85 1396.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 390 6.4e-05 2048 100 3080 115200 87.7888 27.9265 605.168 825.725 1546.8 1546.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 0.000128 1024 340 1160 134400 10.9468 6.80896 126.733 210.208 354.824 354.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 6.4e-05 512 135 1160 153600 25.8183 6.62739 77.929 206.599 317.213 317.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 0.000512 512 70 240 37200 0.84176 2.98246 39.8098 43.6766 43.7234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 650 6.4e-05 1024 145 3880 204800 33.8501 13.335 673.474 412.966 1133.82 1133.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 0.001024 4096 190 4240 10000 2.71021 103.266 153.215 259.233 259.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 6.4e-05 2048 220 1480 140800 82.0369 28.0454 359.789 825.741 1295.8 1295.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 3.2e-05 512 50 560 616000 17.5649 13.3672 134.894 419.096 585.021 585.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 760 6.4e-05 1024 180 816 221184 32.8582 13.5131 230.214 419.413 696.195 696.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1830 3.2e-05 1024 230 1008 584704 46.6652 26.8783 746.761 838.443 1658.91 1659.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 390 6.4e-05 2048 100 3072 130048 85.9404 28.4446 1029.63 838.5 1982.72 1982.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1630 0.000128 1024 340 1152 137216 11.0551 6.83517 190.621 214.55 423.191 423.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 6.4e-05 512 135 1152 180224 23.8358 6.70614 136.315 209.108 376.208 376.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 0.000512 512 70 240 37920 0.851328 4.19952 40.4077 45.5023 45.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 650 6.4e-05 1024 145 3888 219136 33.0795 13.5246 1093.54 419.339 1559.68 1559.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 0.001024 4096 190 4224 10464 2.73203 162.832 156.469 322.077 322.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 6.4e-05 2048 220 1488 154624 80.4728 28.31 596.489 838.605 1544.07 1544.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 3.2e-05 512 50 576 617216 17.56 13.3591 212.943 419.57 663.533 663.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 760 6.4e-05 1024 180 816 219136 32.9646 13.5017 148.544 418.034 613.24 613.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1830 3.2e-05 1024 230 1008 584704 46.6713 26.8882 483.108 838.384 1395.22 1395.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 390 6.4e-05 2048 100 3072 129024 85.9355 28.3115 654.916 835.744 1605.11 1605.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1630 0.000128 1024 340 1152 137216 11.0746 6.83213 125.024 214.922 357.986 358.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 6.4e-05 512 135 1152 180224 23.8558 6.70915 89.0039 209.161 328.974 329.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 0.000512 512 70 240 37888 0.854144 2.75926 41.9551 45.6108 45.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 650 6.4e-05 1024 145 3888 217088 33.1572 13.4861 698.094 418.084 1163.02 1163.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 610 0.001024 4096 190 4224 10432 2.73245 104.016 156.771 263.565 263.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 6.4e-05 2048 220 1488 153600 80.5306 28.2952 381.67 835.977 1326.66 1326.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 3.2e-05 512 50 576 617216 17.5268 13.3589 138.088 419.517 588.595 588.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 760 6.4e-05 1024 180 816 218112 32.7738 13.4569 122.56 416.749 585.735 585.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1830 3.2e-05 1024 230 1008 583680 46.6274 26.8606 398.618 837.151 1309.42 1309.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 390 6.4e-05 2048 100 3072 125952 86.2594 28.1436 529.946 833.182 1477.73 1477.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1630 0.000128 1024 340 1152 136704 11.0654 6.82877 102.259 213.534 333.814 333.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 6.4e-05 512 135 1152 172032 24.0939 6.62141 69.8268 206.4 307.186 307.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1510 0.000512 512 70 240 37824 0.849664 2.24922 40.8913 44.0312 44.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 650 6.4e-05 1024 145 3888 215040 33.149 13.439 570.508 416.68 1033.96 1034.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 610 0.001024 4096 190 4224 10368 2.71475 85.3821 155.519 243.659 243.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 6.4e-05 2048 220 1488 150528 80.58 28.1416 309.985 833.263 1252.16 1252.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 3.2e-05 512 50 576 617088 17.5262 13.3575 113.826 419.404 564.217 564.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 760 6.4e-05 1024 180 816 221440 32.9435 13.8108 224.001 419.127 690.075 690.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1830 3.2e-05 1024 230 1008 584960 46.8249 26.9476 726.856 837.862 1638.66 1638.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 390 6.4e-05 2048 100 3072 130560 86.1031 28.3933 997.699 837.929 1950.32 1950.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 0.000128 1024 340 1152 137280 11.1066 6.84358 186.243 214.436 418.755 418.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 6.4e-05 512 135 1152 179200 24.1356 6.73078 131.688 209.655 372.452 372.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 0.000512 512 70 240 37880 0.849984 4.02557 41.4953 46.4162 46.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 650 6.4e-05 1024 145 3888 218880 33.2615 13.525 1060.92 419.059 1526.95 1527.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 0.001024 4096 190 4224 10440 2.72826 156.875 156.274 315.921 315.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 6.4e-05 2048 220 1488 154880 80.7285 28.3607 576.863 838.031 1524.17 1524.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 3.2e-05 512 50 576 617280 17.61 13.3939 207.648 419.312 658.063 658.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 760 6.4e-05 1024 180 816 220160 32.9771 13.583 146.981 419.187 612.926 613.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1830 3.2e-05 1024 230 1008 584960 46.691 26.9204 475.568 837.929 1387.27 1387.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 390 6.4e-05 2048 100 3072 130560 85.9652 28.3604 654.555 838.046 1607.12 1607.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1630 0.000128 1024 340 1152 136960 11.1066 6.84192 122.35 215.061 355.49 355.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 6.4e-05 512 135 1152 174080 23.9689 6.62323 84.346 206.284 321.466 321.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 0.000512 512 70 240 37840 0.84992 2.69107 41.1381 44.7236 44.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 650 6.4e-05 1024 145 3888 217600 33.267 13.5239 688.952 419.227 1155.16 1155.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 0.001024 4096 190 4224 10400 2.72589 102.798 156.973 262.539 262.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 6.4e-05 2048 220 1488 153600 80.8268 28.3457 375.998 838.15 1323.51 1323.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 3.2e-05 512 50 576 616960 17.5713 13.3641 135.82 419.024 585.881 585.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 760 6.4e-05 1024 180 816 218880 32.9934 13.5205 119.785 417.511 583.999 584.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1830 3.2e-05 1024 230 1008 583680 46.8842 26.9358 389.923 837.105 1301.01 1301.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 390 6.4e-05 2048 100 3072 126720 86.7439 28.3034 518.748 834.703 1468.69 1468.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1630 0.000128 1024 340 1152 136320 11.0735 6.84032 99.9114 213.23 331.182 331.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 6.4e-05 512 135 1152 168960 24.4575 6.63453 67.9422 206.269 305.543 305.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 0.000512 512 70 240 37800 0.84784 2.2896 40.8712 44.05 44.0975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 650 6.4e-05 1024 145 3888 215040 33.4169 13.831 558.775 417.795 1024 1024.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 0.001024 4096 190 4224 10320 2.71565 82.8047 155.666 241.228 241.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 6.4e-05 2048 220 1488 153600 80.6579 28.3935 306.919 834.781 1250.94 1251.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 3.2e-05 512 50 576 616800 17.6093 13.3793 112.685 418.935 562.709 562.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 6.4e-05 1024 180 816 219648 33.0074 13.5229 316.127 418.79 781.646 781.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1830 3.2e-05 1024 230 1008 584448 46.721 26.9213 1027 838.206 1939.01 1939.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 390 6.4e-05 2048 100 3072 129024 86.2053 28.3285 1375.59 837.258 2327.58 2327.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 0.000128 1024 340 1152 137088 11.0561 6.84035 262.148 213.957 494.135 494.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 6.4e-05 512 135 1152 172032 24.1031 6.62528 173.418 206.389 410.777 410.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 0.000512 512 70 240 37872 0.850272 5.58899 39.8337 46.3178 46.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 650 6.4e-05 1024 145 3888 218112 33.1422 13.7053 1487.89 418.723 1953.65 1953.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 0.001024 4096 190 4224 10416 2.72589 216.879 155.722 375.373 375.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 6.4e-05 2048 220 1488 153600 80.7575 28.3221 799.883 837.343 1746.49 1746.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 3.2e-05 512 50 576 617088 17.5499 13.3715 284.583 419.427 735.036 735.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 760 6.4e-05 1024 180 816 218112 32.7902 13.4513 196.472 416.787 659.695 659.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1830 3.2e-05 1024 230 1008 583680 46.6319 26.8595 640.836 837.243 1551.73 1551.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 390 6.4e-05 2048 100 3072 125952 86.2448 28.1558 846.148 833.344 1794.09 1794.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 0.000128 1024 340 1152 136704 11.0663 6.83309 163.928 213.554 395.508 395.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 6.4e-05 512 135 1152 172032 24.0726 6.62307 112.629 206.655 350.219 350.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 0.000512 512 70 240 37824 0.846016 3.59229 39.8371 44.3191 44.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 650 6.4e-05 1024 145 3888 215040 33.1279 13.4416 916.043 416.718 1379.52 1379.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 0.001024 4096 190 4224 10368 2.71565 135.646 154.469 292.875 292.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 6.4e-05 2048 220 1488 150528 80.6033 28.1293 493.245 833.259 1435.42 1435.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 3.2e-05 512 50 576 617088 17.5198 13.3559 184.168 419.454 634.605 634.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 760 6.4e-05 1024 180 816 216576 32.7828 14.1783 157.731 414.8 619.683 619.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1830 3.2e-05 1024 230 1008 582912 46.8752 27.4616 517.467 838.345 1430.32 1430.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 390 6.4e-05 2048 100 3072 124416 86.0808 28.048 674.322 829.26 1617.9 1618.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 0.000128 1024 340 1152 135936 11.0804 6.85056 132.065 211.611 361.734 361.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 6.4e-05 512 135 1152 147456 24.7924 6.5473 78.9858 198.202 308.766 308.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 0.000512 512 70 240 37728 0.84688 3.01098 39.594 43.4945 43.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 650 6.4e-05 1024 145 3888 211968 33.3099 13.3878 731.349 414.735 1192.97 1193.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 0.001024 4096 190 4224 10224 2.70464 109.025 152.402 264.175 264.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 6.4e-05 2048 220 1488 147456 80.8393 27.9983 390.173 829.274 1328.48 1328.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 3.2e-05 512 50 576 616320 17.562 13.3714 149.83 419.219 600.085 600.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 760 6.4e-05 1024 180 816 215040 32.6806 13.3307 132.551 412.403 591.16 591.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1830 3.2e-05 1024 230 1008 583680 46.6963 26.8655 437.965 836.577 1348.27 1348.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 390 6.4e-05 2048 100 3072 122880 85.9408 27.926 563.778 824.487 1502.33 1502.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1630 0.000128 1024 340 1152 135168 11.1033 6.8344 111.127 210.542 339.74 339.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 6.4e-05 512 135 1152 147456 24.8117 6.54317 66.9676 198.057 296.626 296.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 0.000512 512 70 240 37632 0.851968 2.54922 38.478 41.9231 41.9719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 650 6.4e-05 1024 145 3888 208896 33.3512 13.3342 608.832 412.342 1068.05 1068.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 0.001024 4096 190 4224 10176 2.70176 89.9383 151.838 244.521 244.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 6.4e-05 2048 220 1488 147456 80.3065 28.0248 329.857 824.49 1262.87 1263.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 3.2e-05 512 50 576 616704 17.5472 13.353 126.804 418.862 576.668 576.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 6.4e-05 1024 180 816 220416 33.0169 13.5434 293.204 418.792 758.754 758.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1830 3.2e-05 1024 230 1008 584192 46.8863 26.9455 948.743 838.382 1861.11 1861.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 390 6.4e-05 2048 100 3072 129024 86.4057 28.3271 1271.88 837.272 2224.08 2224.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 0.000128 1024 340 1152 137088 11.0791 6.84166 242.187 215.017 475.248 475.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 6.4e-05 512 135 1152 172032 24.2886 6.64835 162.081 207.075 400.332 400.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 0.000512 512 70 240 37856 0.848672 5.23594 40.9589 47.088 47.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 650 6.4e-05 1024 145 3888 218624 33.1895 13.5226 1382.51 418.728 1848.14 1848.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 0.001024 4096 190 4224 10416 2.72384 199.633 156.818 359.218 359.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 6.4e-05 2048 220 1488 154112 80.7855 28.332 741.945 837.361 1688.61 1688.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 3.2e-05 512 50 576 616896 17.6029 13.3781 265.751 419.411 716.247 716.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 760 6.4e-05 1024 180 816 218624 33.1158 13.534 183.132 418.877 648.851 648.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1830 3.2e-05 1024 230 1008 582400 46.8286 26.9014 596.936 837.264 1508.09 1508.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 390 6.4e-05 2048 100 3072 129024 86.2539 28.4365 804.112 837.44 1756.43 1756.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 0.000128 1024 340 1152 137088 11.0567 6.83706 153.054 214.034 385.106 385.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 6.4e-05 512 135 1152 157696 24.706 6.56976 97.7367 202.383 331.631 331.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 0.000512 512 70 240 37744 0.847968 3.41606 40.196 44.5044 44.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 650 6.4e-05 1024 145 3888 218624 33.1059 13.5099 869.527 418.807 1335.13 1335.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 0.001024 4096 190 4224 10304 2.7111 125.592 154.806 283.152 283.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 6.4e-05 2048 220 1488 154112 80.6286 28.3417 470.538 837.491 1417.19 1417.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 3.2e-05 512 50 576 616448 17.5557 13.3656 174.215 419.294 624.531 624.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 760 6.4e-05 1024 180 816 220416 33.0057 13.543 151.939 418.847 617.529 617.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1830 3.2e-05 1024 230 1008 583296 46.8647 26.9251 489.374 837.112 1400.43 1400.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 390 6.4e-05 2048 100 3072 129024 86.4329 28.4552 661.19 837.367 1613.63 1613.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 0.000128 1024 340 1152 137088 11.0924 6.84778 125.544 215.113 358.727 358.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 6.4e-05 512 135 1152 150528 25.396 6.57616 76.3039 202.306 310.819 311.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 0.000512 512 70 240 37632 0.847808 2.8272 40.1472 43.8646 43.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 650 6.4e-05 1024 145 3888 215040 33.6116 13.5306 700.555 418.785 1166.66 1166.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 0.001024 4096 190 4224 10248 2.70541 100.718 154.762 258.229 258.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 6.4e-05 2048 220 1488 150528 81.4766 28.3354 378.76 837.423 1326.17 1326.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 3.2e-05 512 50 576 616224 17.6084 13.3796 141.355 419.072 591.515 591.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 760 6.4e-05 1024 180 816 215040 32.8217 13.3613 133.927 413.712 594.015 594.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1830 3.2e-05 1024 230 1008 580608 46.9532 26.9947 439.327 836.393 1349.83 1349.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 390 6.4e-05 2048 100 3072 121856 86.4438 27.9314 561.168 827.11 1502.85 1503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 0.000128 1024 340 1152 136192 11.1143 6.83578 112.754 213.955 344.785 344.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 6.4e-05 512 135 1152 143360 24.1015 6.43482 65.5625 192.528 288.866 289.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 0.000512 512 70 240 37632 0.847616 2.59482 38.7063 42.1924 42.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 650 6.4e-05 1024 145 3888 215040 32.8293 13.3509 632.267 413.645 1092.28 1092.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 0.001024 4096 190 4224 10080 2.6993 89.8683 153.031 245.642 245.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 6.4e-05 2048 220 1488 150528 80.1486 27.9376 341.535 827.175 1276.98 1277.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 3.2e-05 512 50 576 616448 17.5291 13.355 127.723 419.779 578.488 578.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 6.4e-05 1024 180 816 219136 32.9716 13.5009 280.487 418.018 745.17 745.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1830 3.2e-05 1024 230 1008 584704 46.6726 26.882 914.571 838.37 1826.66 1826.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 390 6.4e-05 2048 100 3072 129024 85.8778 28.3011 1222.76 835.705 2172.83 2172.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 0.000128 1024 340 1152 137216 11.073 6.83622 232.906 214.118 465.056 465.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 6.4e-05 512 135 1152 180224 23.8416 6.7031 164.738 210.172 405.69 405.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 0.000512 512 70 240 37888 0.848544 5.18374 40.2736 46.3472 46.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 650 6.4e-05 1024 145 3888 217088 33.135 13.5536 1287.59 417.95 1752.42 1752.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 0.001024 4096 190 4224 10432 2.73203 192.299 154.667 349.74 349.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 6.4e-05 2048 220 1488 153600 80.4828 28.2497 718.283 835.873 1663.08 1663.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 3.2e-05 512 50 576 617216 17.5432 13.3591 263.967 422.324 717.29 717.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 6.4e-05 1024 180 816 217088 33.1603 13.5086 180.822 417.804 645.489 645.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1830 3.2e-05 1024 230 1008 583680 46.7876 26.8861 588.428 837.855 1500.11 1500.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 390 6.4e-05 2048 100 3072 126976 86.505 28.2564 776.049 835.288 1726.3 1726.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 0.000128 1024 340 1152 136192 11.0839 6.89562 149.798 214.42 382.327 382.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 6.4e-05 512 135 1152 180224 23.8488 6.70723 106.679 209.038 346.517 346.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 0.000512 512 70 240 37760 0.849568 3.35181 41.2664 45.5087 45.5578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 650 6.4e-05 1024 145 3888 217088 33.1589 14.0493 810.88 417.738 1276.01 1276.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 0.001024 4096 190 4224 10368 2.73203 122.844 155.684 281.303 281.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 6.4e-05 2048 220 1488 151552 80.8239 28.2927 457.248 835.467 1402.02 1402.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 3.2e-05 512 50 576 616960 17.5427 13.3556 166.966 418.983 616.951 617.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 6.4e-05 1024 180 816 215040 32.6748 13.3366 150.055 412.8 609.056 609.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1830 3.2e-05 1024 230 1008 583680 46.6962 26.8563 491.59 837.385 1402.7 1402.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 390 6.4e-05 2048 100 3072 122880 85.9609 27.9772 625.846 825.28 1565.26 1565.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 0.000128 1024 340 1152 135168 11.094 6.82803 123.619 211.796 353.464 353.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 6.4e-05 512 135 1152 147456 24.8045 6.53587 71.2926 198.24 301.111 301.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 0.000512 512 70 240 37632 0.849568 2.8937 38.5049 42.2911 42.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 650 6.4e-05 1024 145 3888 208896 33.3707 13.3202 636.356 412.749 1095.98 1096.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 0.001024 4096 190 4224 10176 2.70499 98.4313 152.989 254.168 254.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 6.4e-05 2048 220 1488 147456 80.3282 27.9226 373.564 825.342 1307.34 1307.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 3.2e-05 512 50 576 616704 17.5515 13.3557 140.577 419.267 590.851 590.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 760 6.4e-05 1024 180 816 212992 33.5924 13.5024 130.576 418.374 596.239 596.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1830 3.2e-05 1024 230 1008 581632 46.7128 26.8387 431.205 836.064 1340.98 1341.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 390 6.4e-05 2048 100 3072 122880 87.3025 28.246 552.234 836.433 1504.41 1504.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 0.000128 1024 340 1152 135168 11.1541 6.82998 108.665 213.775 340.556 340.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 6.4e-05 512 135 1152 163840 23.2998 6.54141 69.3469 198.278 297.703 297.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 0.000512 512 70 240 37632 0.846944 2.48858 39.6024 42.9813 43.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 650 6.4e-05 1024 145 3888 212992 33.5955 13.515 574.626 418.307 1040.23 1040.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 0.001024 4096 190 4224 10240 2.72262 88.742 155.206 246.715 246.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 6.4e-05 2048 220 1488 147456 81.8801 28.2672 329.494 836.479 1276.31 1276.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 3.2e-05 512 50 576 616448 17.5435 13.3571 123.538 419.466 574.005 574.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 6.4e-05 1024 180 816 218880 32.9831 13.5153 270.508 417.349 734.547 734.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1830 3.2e-05 1024 230 1008 584064 46.8792 26.944 880.05 837.37 1791.41 1791.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 390 6.4e-05 2048 100 3072 129024 86.0609 28.3047 1205.23 834.403 2154.19 2154.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 0.000128 1024 340 1152 137088 11.1116 6.84285 226.217 213.768 458.069 458.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 6.4e-05 512 135 1152 165888 24.3416 6.5825 150.198 204.124 385.483 385.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 0.000512 512 70 240 37872 0.849408 5.07494 40.53 46.4955 46.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 650 6.4e-05 1024 145 3888 216576 33.281 13.5028 1274.55 417.288 1738.82 1738.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 0.001024 4096 190 4224 10368 2.71974 192.082 156.307 351.151 351.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 6.4e-05 2048 220 1488 152064 80.9503 28.4013 694.499 834.504 1638.55 1638.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 3.2e-05 512 50 576 616896 17.581 13.3796 254.2 418.959 704.219 704.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 6.4e-05 1024 180 816 216576 32.7676 13.4788 189.427 414.753 650.617 650.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1830 3.2e-05 1024 230 1008 582912 46.8863 26.9891 618.491 838.252 1530.78 1530.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 390 6.4e-05 2048 100 3072 124416 86.0813 27.9859 810.138 829.189 1753.59 1753.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 0.000128 1024 340 1152 135936 11.0649 6.8383 157.829 212.64 388.498 388.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 6.4e-05 512 135 1152 147456 24.8042 6.54544 93.4667 198.181 323.238 323.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 0.000512 512 70 240 37728 0.84992 3.56589 38.5358 42.9946 43.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 650 6.4e-05 1024 145 3888 211968 33.2937 13.3816 873.768 414.684 1335.32 1335.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 0.001024 4096 190 4224 10224 2.70413 131.35 153.448 287.544 287.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 6.4e-05 2048 220 1488 147456 80.8698 27.9853 468.913 829.182 1407.14 1407.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 3.2e-05 512 50 576 616320 17.5626 13.3712 177.345 419.195 627.573 627.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 760 6.4e-05 1024 180 816 214272 33.5445 13.5229 158.647 417.523 623.427 623.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1830 3.2e-05 1024 230 1008 580608 46.8704 26.866 522.039 834.422 1430.36 1430.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 390 6.4e-05 2048 100 3072 124416 87.1462 28.3218 688.119 834.726 1638.51 1638.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 0.000128 1024 340 1152 136512 11.0871 6.84237 134.45 213.21 365.719 365.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 6.4e-05 512 135 1152 165888 24.356 6.58461 89.4597 204.206 324.844 325.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 0.000512 512 70 240 37584 0.845824 2.96646 40.4348 44.2903 44.3383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 650 6.4e-05 1024 145 3888 214272 33.5321 13.5107 749.429 417.461 1214.12 1214.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 0.001024 4096 190 4224 10152 2.70336 110.289 155.32 268.359 268.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 6.4e-05 2048 220 1488 152064 80.9795 28.4723 410.864 834.775 1355.27 1355.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 3.2e-05 512 50 576 616896 17.5944 13.391 150.522 419.006 600.617 600.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 6.4e-05 1024 180 816 211968 32.51 13.4468 156.306 408.717 611.173 611.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1830 3.2e-05 1024 230 1008 580608 46.6908 26.8165 521.994 835.236 1430.9 1431.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 390 6.4e-05 2048 100 3072 119808 85.6604 27.6396 666.765 817.087 1597.34 1597.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 0.000128 1024 340 1152 133632 11.0764 6.81606 132.331 209.922 360.276 360.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 6.4e-05 512 135 1152 147456 24.7944 6.536 79.3895 198.258 309.218 309.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 0.000512 512 70 240 37440 0.84432 3.03014 39.4854 43.4027 43.4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 650 6.4e-05 1024 145 3888 202752 33.582 13.2588 710.051 408.644 1165.72 1165.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 0.001024 4096 190 4224 10080 2.70717 110.75 153.053 266.555 266.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 6.4e-05 2048 220 1488 138240 81.4991 27.6808 375.021 817.1 1301.48 1301.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 3.2e-05 512 50 576 616320 17.531 13.3573 149.321 419.23 599.54 599.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 760 6.4e-05 1024 180 816 220160 33.02 13.6186 271.371 419.114 737.321 737.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1830 3.2e-05 1024 230 1008 584960 46.6833 26.921 872.095 837.788 1783.65 1783.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 390 6.4e-05 2048 100 3072 130560 85.8905 28.3607 1210.17 837.918 2162.54 2162.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 0.000128 1024 340 1152 136960 11.1081 6.84202 223.747 214.299 456.124 456.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 6.4e-05 512 135 1152 174080 23.9482 6.62733 154.66 206.211 391.687 391.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 0.000512 512 70 240 37840 0.849376 5.01482 39.8103 45.719 45.7646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 650 6.4e-05 1024 145 3888 217600 33.279 13.5147 1260.55 419.052 1726.59 1726.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 0.001024 4096 190 4224 10400 2.72362 192.236 155.909 350.911 350.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 6.4e-05 2048 220 1488 153600 80.8055 28.3285 696.244 839.649 1645.21 1645.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 3.2e-05 512 50 576 616960 17.5523 13.3693 249.808 418.983 699.814 699.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 760 6.4e-05 1024 180 816 220160 32.9382 13.533 194.972 423.335 664.969 665.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1830 3.2e-05 1024 230 1008 583680 46.7323 26.8881 630.519 846.122 1550.43 1550.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 390 6.4e-05 2048 100 3072 128000 86.442 28.4632 850.778 846.357 1812.24 1812.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 0.000128 1024 340 1152 135680 10.9864 6.81558 160.543 213.687 392.16 392.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 6.4e-05 512 135 1152 163840 24.8753 6.62118 105.275 208.286 345.289 345.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 0.000512 512 70 240 37760 0.847872 3.64288 40.0621 44.5947 44.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 650 6.4e-05 1024 145 3888 215040 33.4916 13.5352 902.391 423.788 1373.39 1373.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 0.001024 4096 190 4224 10240 2.70746 132.966 154.686 290.401 290.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 6.4e-05 2048 220 1488 153600 80.6786 28.2931 498.971 846.347 1454.48 1454.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 3.2e-05 512 50 576 616960 17.5208 13.3474 179.514 423.316 633.797 633.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 6.4e-05 1024 180 816 215040 32.6904 13.7341 158.707 412.766 618.086 618.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1830 3.2e-05 1024 230 1008 579840 46.8262 26.8448 518.909 835.168 1427.91 1428.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 390 6.4e-05 2048 100 3072 122880 85.9927 27.9146 674.663 825.269 1614.03 1614.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 0.000128 1024 340 1152 136320 11.2681 6.83914 133.508 212.309 364.058 364.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 6.4e-05 512 135 1152 153600 25.8186 6.6297 82.3716 206.46 321.514 321.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 0.000512 512 70 240 37680 0.84656 3.01949 39.8277 43.737 43.7849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 650 6.4e-05 1024 145 3888 207360 33.5701 14.6216 720.993 412.702 1182.07 1182.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 0.001024 4096 190 4224 10080 2.70029 109.036 152.897 264.676 264.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 6.4e-05 2048 220 1488 145920 80.7157 28.0166 391.14 825.254 1325.31 1325.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 3.2e-05 512 50 576 616320 17.5471 13.3652 149.547 419.988 600.546 600.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 760 6.4e-05 1024 180 816 215040 32.6829 13.346 148.299 412.963 607.486 607.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1830 3.2e-05 1024 230 1008 583680 46.8099 26.8968 488.048 838.912 1400.83 1400.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 390 6.4e-05 2048 100 3072 122880 85.9935 27.9972 629.988 825.608 1569.78 1569.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 0.000128 1024 340 1152 133120 11.0147 6.79939 121.703 210.964 350.61 350.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 6.4e-05 512 135 1152 122880 25.945 6.43859 61.9245 192.821 287.367 287.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 0.000512 512 70 240 37440 0.847648 2.80605 38.6721 42.3697 42.4182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 650 6.4e-05 1024 145 3888 204800 33.8322 13.4978 664.452 413.808 1125.78 1125.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 0.001024 4096 190 4224 9920 2.68902 101.184 153.404 257.322 257.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 6.4e-05 2048 220 1488 143360 81.3008 27.9234 360.939 825.612 1295.96 1296.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 3.2e-05 512 50 576 616960 17.5372 13.3571 139.183 419.512 589.69 589.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 760 6.4e-05 1024 180 800 220160 32.9323 13.5191 233.653 419.416 699.714 699.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1830 3.2e-05 1024 230 1000 583680 46.7335 26.88 779.177 838.437 1691.39 1691.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 390 6.4e-05 2048 100 3100 130048 85.9428 28.3546 1085.87 838.506 2038.87 2039.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1630 0.000128 1024 340 1200 136448 11.1137 6.83008 206.327 215.033 439.431 439.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 6.4e-05 512 135 1150 180224 23.8584 6.70406 139.577 209.099 379.474 379.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 0.000512 512 70 250 37856 0.84992 4.56294 40.3396 45.7943 45.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 650 6.4e-05 1024 145 3850 219136 33.0732 13.5148 1126.58 419.343 1592.7 1592.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 0.001024 4096 190 4250 10400 2.72243 170.873 155.435 329.077 329.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 6.4e-05 2048 220 1450 150528 81.2904 28.2887 603.613 838.648 1552.03 1552.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 3.2e-05 512 50 550 617344 17.5549 13.353 209.153 419.555 659.718 659.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 760 6.4e-05 1024 180 800 219136 32.9749 13.5023 151.424 417.727 615.823 615.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1830 3.2e-05 1024 230 1000 583680 46.7686 26.883 502.57 837.912 1414.29 1414.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 390 6.4e-05 2048 100 3100 129024 85.941 28.2538 682.406 835.246 1632.04 1632.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1630 0.000128 1024 340 1200 136192 11.151 6.83622 133.552 215.297 366.962 367.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 6.4e-05 512 135 1150 180224 23.8716 6.70406 90.8081 208.947 330.574 330.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 0.000512 512 70 250 37824 0.851808 2.98186 40.4159 44.292 44.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 650 6.4e-05 1024 145 3850 217088 33.1549 13.4822 720.188 417.764 1184.77 1184.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 610 0.001024 4096 190 4250 10368 2.72426 107.959 154.87 265.599 265.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 6.4e-05 2048 220 1450 149504 81.2787 28.3243 381.651 836.843 1328.28 1328.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 3.2e-05 512 50 550 617216 17.5479 13.3591 136.396 419.176 586.58 586.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 760 6.4e-05 1024 180 800 218112 32.7645 13.4596 123.886 416.791 587.095 587.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1830 3.2e-05 1024 230 1000 582144 46.7713 26.8639 412.379 837.251 1323.43 1323.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 390 6.4e-05 2048 100 3100 125952 86.257 28.1364 548.872 833.246 1496.71 1496.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1630 0.000128 1024 340 1200 135936 11.125 6.8529 109.438 215.384 342.928 343.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 6.4e-05 512 135 1150 172032 24.0821 6.61814 71.5507 206.417 308.907 309.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 0.000512 512 70 250 37728 0.847648 2.44531 39.8172 43.1524 43.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 650 6.4e-05 1024 145 3850 215040 33.1747 13.5326 586.765 416.716 1050.38 1050.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 610 0.001024 4096 190 4250 10272 2.71456 87.5829 153.592 243.935 243.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 6.4e-05 2048 220 1450 147456 81.3395 28.1334 310.827 833.826 1254.32 1254.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 3.2e-05 512 50 550 617088 17.5256 13.3518 111.764 419.444 562.189 562.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 760 6.4e-05 1024 180 800 220160 33.067 13.6296 221.135 419.455 687.479 687.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1830 3.2e-05 1024 230 1000 583680 46.9642 26.95 737.206 838.529 1649.81 1649.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 390 6.4e-05 2048 100 3100 130560 86.1311 28.3908 1012.56 838.582 1965.86 1966.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 0.000128 1024 340 1200 136320 11.1786 6.84851 194.315 215.17 427.637 427.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 6.4e-05 512 135 1150 179200 24.1483 6.73197 130.615 209.818 371.55 371.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 0.000512 512 70 250 37840 0.852 4.23974 41.4828 46.6197 46.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 650 6.4e-05 1024 145 3850 218880 33.2658 13.5271 1064.72 419.394 1531.09 1531.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 0.001024 4096 190 4250 10400 2.73581 158.269 156.508 317.556 317.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 6.4e-05 2048 220 1450 149760 81.8566 28.4508 557.559 838.675 1506.73 1506.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 3.2e-05 512 50 550 617440 17.6077 13.3917 197.316 421.503 649.921 650.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 760 6.4e-05 1024 180 800 220160 32.9931 13.5352 142.561 419.472 608.752 608.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1830 3.2e-05 1024 230 1000 583680 46.8225 26.9176 472.791 838.499 1385.2 1385.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 390 6.4e-05 2048 100 3100 130560 85.9921 28.3259 651.053 838.612 1604.18 1604.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1630 0.000128 1024 340 1200 136320 11.1454 6.84419 125.363 215.932 359.416 359.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 6.4e-05 512 135 1150 174080 23.9788 6.62323 81.983 206.384 319.202 319.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 0.000512 512 70 250 37760 0.847872 2.77603 41.0697 44.7367 44.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 650 6.4e-05 1024 145 3850 217600 33.3001 13.5127 678.589 419.51 1145.1 1145.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 0.001024 4096 190 4250 10320 2.71974 101.304 156.053 260.119 260.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 6.4e-05 2048 220 1450 148480 81.9619 28.3525 356.772 838.692 1305.96 1306.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 3.2e-05 512 50 550 616960 17.5701 13.3755 127.071 419.365 577.485 577.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 760 6.4e-05 1024 180 800 218880 33.0058 13.5342 118.682 417.458 582.872 583.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1830 3.2e-05 1024 230 1000 581760 47.0597 26.9288 393.878 836.991 1305.02 1305.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 390 6.4e-05 2048 100 3100 126720 86.7022 28.3443 529.085 834.597 1478.92 1479.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1630 0.000128 1024 340 1200 135360 11.1429 6.85594 104.284 214.914 337.325 337.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 6.4e-05 512 135 1150 168960 24.4591 6.6288 67.0453 206.239 304.611 304.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 0.000512 512 70 250 37680 0.84832 2.39206 40.8316 44.1168 44.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 650 6.4e-05 1024 145 3850 215040 33.4268 13.5028 561.878 417.388 1026.38 1026.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 0.001024 4096 190 4250 10320 2.73242 84.2035 155.097 242.076 242.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 6.4e-05 2048 220 1450 145920 82.4723 28.3041 292.432 834.592 1237.99 1238.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 3.2e-05 512 50 550 616800 17.6027 13.3842 106.702 418.875 556.665 556.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 760 6.4e-05 1024 180 800 220160 32.9543 13.5132 102.726 419.543 568.933 569.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1830 3.2e-05 1024 230 1000 583680 46.7652 26.8839 339.294 838.529 1251.63 1251.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 390 6.4e-05 2048 100 3100 128000 86.4389 28.3098 459.187 838.758 1412.89 1413.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1630 0.000128 1024 340 1200 134400 11.0799 6.82176 88.9602 213.954 320.945 321.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 6.4e-05 512 135 1150 163840 24.8719 6.61677 56.2123 206.415 294.351 294.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 0.000512 512 70 250 37600 0.846912 2.07552 40.8237 43.7889 43.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 650 6.4e-05 1024 145 3850 215040 33.5221 13.4943 482.448 419.47 949.119 949.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 0.001024 4096 190 4250 10240 2.71974 71.6822 155.431 229.875 229.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 6.4e-05 2048 220 1450 148480 81.8746 28.3996 256.389 838.753 1205.6 1205.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 3.2e-05 512 50 550 616960 17.5377 13.3607 91.7689 419.329 542.102 542.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 6.4e-05 1024 180 800 219648 33.0065 13.5262 304.963 418.401 770.1 770.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1830 3.2e-05 1024 230 1000 582912 46.8675 26.9141 1011.93 837.427 1923.3 1923.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 390 6.4e-05 2048 100 3100 129024 86.2015 28.3095 1362.8 836.482 2313.99 2314.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 0.000128 1024 340 1200 136320 11.1088 7.09216 266.971 214.317 499.62 499.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 6.4e-05 512 135 1150 172032 24.0981 6.6223 167.597 206.198 404.751 404.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 0.000512 512 70 250 37824 0.849472 5.71814 39.7325 46.342 46.3913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 650 6.4e-05 1024 145 3850 218112 33.1207 13.5071 1457.93 418.328 1923.08 1923.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 0.001024 4096 190 4250 10368 2.72579 213.564 154.806 371.141 371.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 6.4e-05 2048 220 1450 148992 81.7582 28.3014 757.527 836.592 1704.36 1704.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 3.2e-05 512 50 550 617280 17.5546 13.3759 264.74 419.042 714.812 714.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 760 6.4e-05 1024 180 800 218112 32.7596 14.0083 187.938 416.391 651.293 651.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1830 3.2e-05 1024 230 1000 582144 46.7567 26.8595 625.244 836.439 1535.46 1535.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 390 6.4e-05 2048 100 3100 125952 86.2351 28.1805 829.789 832.463 1776.86 1777.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 0.000128 1024 340 1200 135936 11.1191 6.82771 165.192 213.947 397.216 397.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 6.4e-05 512 135 1150 172032 24.0734 6.61197 107.698 206.22 344.849 345.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 0.000512 512 70 250 37728 0.847936 3.63542 40.7944 45.319 45.3675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 650 6.4e-05 1024 145 3850 215040 33.1406 13.5194 886.989 416.321 1350.15 1350.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 0.001024 4096 190 4250 10272 2.70736 132.111 154.346 289.208 289.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 6.4e-05 2048 220 1450 147456 81.3261 28.279 467.012 832.457 1409.26 1409.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 3.2e-05 512 50 550 617088 17.5226 13.3609 168.69 419.055 618.723 618.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 760 6.4e-05 1024 180 800 216576 32.779 13.4042 152.318 414.399 613.094 613.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1830 3.2e-05 1024 230 1000 582912 46.8412 26.9185 510.933 837.537 1422.39 1422.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 390 6.4e-05 2048 100 3100 124416 86.0761 27.9982 668.566 828.468 1611.3 1611.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 0.000128 1024 340 1200 135936 11.0742 6.95174 135.078 211.993 365.229 365.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 6.4e-05 512 135 1150 147456 24.8006 6.54746 75.7995 198.013 305.394 305.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 0.000512 512 70 250 37728 0.84848 3.06586 39.5603 43.5176 43.5631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 650 6.4e-05 1024 145 3850 211968 33.2918 13.3816 714.076 414.344 1175.28 1175.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 0.001024 4096 190 4250 10224 2.71565 107.355 152.791 262.905 262.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 6.4e-05 2048 220 1450 142848 82.0863 28.0105 369.924 828.481 1308.69 1308.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 3.2e-05 512 50 550 616896 17.5554 13.3673 137.725 418.822 587.57 587.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 760 6.4e-05 1024 180 800 215040 32.6734 13.6026 128.81 412.75 588.027 588.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1830 3.2e-05 1024 230 1000 580608 46.9875 26.8677 433.712 837.28 1345.01 1345.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 390 6.4e-05 2048 100 3100 122880 85.9732 27.988 562.281 825.465 1501.91 1502.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1630 0.000128 1024 340 1200 135168 11.1028 6.82803 114.406 211.256 343.722 343.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 6.4e-05 512 135 1150 147456 24.8119 8.10688 64.9176 198.215 296.291 296.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 0.000512 512 70 250 37632 0.84992 2.62426 39.5493 43.0658 43.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 650 6.4e-05 1024 145 3850 208896 33.3598 13.3228 599.577 412.68 1059.14 1059.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 0.001024 4096 190 4250 10176 2.71027 89.993 152.417 245.163 245.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 6.4e-05 2048 220 1450 141312 81.9419 28.0156 310.049 825.164 1245.36 1245.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 3.2e-05 512 50 550 616704 17.5533 13.3494 117.94 420.82 569.765 569.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 760 6.4e-05 1024 180 800 220416 33.0031 13.5414 281.631 418.749 747.125 747.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1830 3.2e-05 1024 230 1000 583296 46.9559 26.9496 933.251 838.292 1845.61 1845.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 390 6.4e-05 2048 100 3100 129024 86.4295 28.4261 1251.76 837.183 2204 2204.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 0.000128 1024 340 1200 136192 11.1372 6.84202 245.534 214.502 478.147 478.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 6.4e-05 512 135 1150 172032 24.2753 6.64957 154.774 207.052 392.986 393.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 0.000512 512 70 250 37800 0.845824 5.3049 39.8599 46.053 46.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 650 6.4e-05 1024 145 3850 218624 33.1849 13.5234 1347.44 418.681 1813.03 1813.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 0.001024 4096 190 4250 10360 2.72704 195.465 153.839 352.075 352.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 6.4e-05 2048 220 1450 148736 81.974 28.3587 696.291 837.288 1644.1 1644.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 3.2e-05 512 50 550 617120 17.5871 13.3836 242.969 419.456 693.497 693.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 760 6.4e-05 1024 180 800 218624 33.0994 13.9654 177.089 418.542 642.885 643.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1830 3.2e-05 1024 230 1000 582400 46.8279 26.8893 590.1 836.603 1500.58 1500.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 390 6.4e-05 2048 100 3100 129024 86.2324 28.3882 796.386 836.742 1747.94 1748.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 0.000128 1024 340 1200 136192 11.1244 6.84237 155.962 214.469 388.521 388.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 6.4e-05 512 135 1150 157696 24.6926 6.57158 94.4326 202.141 328.082 328.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 0.000512 512 70 250 37744 0.850112 3.49328 39.1178 43.5035 43.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 650 6.4e-05 1024 145 3850 218624 33.1107 13.5072 850.028 418.472 1315.3 1315.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 0.001024 4096 190 4250 10304 2.72355 125.126 141.071 268.963 269.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 6.4e-05 2048 220 1450 146944 82.3488 28.4604 436.571 836.936 1384.5 1384.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 3.2e-05 512 50 550 616896 17.5692 13.3652 162.49 418.959 612.483 612.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 760 6.4e-05 1024 180 800 220416 33.0201 13.5412 146.099 418.904 611.754 611.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1830 3.2e-05 1024 230 1000 580608 47.1131 26.933 480.402 837.255 1391.86 1392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 390 6.4e-05 2048 100 3100 129024 86.4196 28.337 652.311 837.477 1604.75 1604.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 0.000128 1024 340 1200 135744 11.1776 6.84038 127.109 214.683 359.942 360.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 6.4e-05 512 135 1150 150528 25.4027 6.57408 73.3928 202.317 307.924 308.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 0.000512 512 70 250 37632 0.848544 2.88534 40.1429 43.921 43.9665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 650 6.4e-05 1024 145 3850 215040 33.6002 13.5289 683.542 418.841 1149.71 1149.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 0.001024 4096 190 4250 10248 2.71763 100.063 154.223 257.049 257.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 6.4e-05 2048 220 1450 145152 82.7583 28.3546 353.725 838.146 1303.17 1303.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 3.2e-05 512 50 550 616224 17.6065 13.3818 130.516 419.136 580.741 580.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 760 6.4e-05 1024 180 800 215040 32.818 13.9107 128.666 414.169 589.753 589.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1830 3.2e-05 1024 230 1000 580608 46.9462 26.8718 432.898 837.312 1344.19 1344.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 390 6.4e-05 2048 100 3100 121856 86.4845 27.9249 555.158 828.014 1497.77 1497.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 0.000128 1024 340 1200 136192 11.1149 6.83418 115.072 213.685 346.83 346.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 6.4e-05 512 135 1150 143360 24.1197 6.43866 62.8762 192.814 286.49 286.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 0.000512 512 70 250 37632 0.851968 2.63763 38.7281 42.2589 42.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 650 6.4e-05 1024 145 3850 215040 32.8219 13.3529 615.519 414.661 1076.54 1076.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 0.001024 4096 190 4250 10080 2.70285 88.9527 152.431 244.129 244.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 6.4e-05 2048 220 1450 143360 81.7937 27.9511 315.056 828.013 1253 1253.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 3.2e-05 512 50 550 616448 17.5334 13.3599 117.291 419.32 567.608 567.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 760 6.4e-05 1024 180 800 219136 32.9768 13.5024 274.548 418.02 739.238 739.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1830 3.2e-05 1024 230 1000 583680 46.7501 26.8861 913.662 838.37 1825.83 1825.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 390 6.4e-05 2048 100 3100 129024 85.9178 28.2522 1232.09 835.724 2182.18 2182.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 0.000128 1024 340 1200 136192 11.1386 6.8336 240.51 214.706 473.317 473.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 6.4e-05 512 135 1150 180224 23.8547 6.70886 162.148 209.088 402.035 402.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 0.000512 512 70 250 37824 0.851296 5.39306 41.2367 47.5252 47.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 650 6.4e-05 1024 145 3850 217088 33.1571 13.4902 1284.14 417.952 1748.92 1749.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 0.001024 4096 190 4250 10368 2.72589 192.113 155.859 350.742 350.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 6.4e-05 2048 220 1450 149504 81.2711 28.286 692.725 835.811 1638.28 1638.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 3.2e-05 512 50 550 617216 17.5548 13.3591 247.113 419.408 697.535 697.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 760 6.4e-05 1024 180 800 217088 33.1467 13.5193 176.878 418.209 641.946 642.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1830 3.2e-05 1024 230 1000 583680 46.7641 26.8897 590.839 838.656 1503.31 1503.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 390 6.4e-05 2048 100 3100 126976 86.4897 28.3206 787.884 836.099 1738.99 1739.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 0.000128 1024 340 1200 135168 11.1332 6.83203 154.477 215.212 387.781 387.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 6.4e-05 512 135 1150 180224 23.8486 6.7072 104.502 209.193 344.492 344.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 0.000512 512 70 250 37760 0.84992 3.52358 41.2819 45.6976 45.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 650 6.4e-05 1024 145 3850 217088 33.1665 13.4858 825.508 418.66 1291.01 1291.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 0.001024 4096 190 4250 10240 2.71904 123.915 155.462 282.139 282.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 6.4e-05 2048 220 1450 147456 81.7948 28.2836 441.763 836.183 1388.22 1388.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 3.2e-05 512 50 550 616960 17.548 13.3509 160.507 419.392 610.894 610.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 760 6.4e-05 1024 180 800 215040 32.6825 13.3325 149.886 412.467 608.557 608.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1830 3.2e-05 1024 230 1000 580608 46.966 26.8643 499.924 836.692 1410.61 1410.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 390 6.4e-05 2048 100 3100 122880 85.9606 27.8817 640.091 824.589 1578.71 1578.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 0.000128 1024 340 1200 135168 11.1026 6.82765 131.018 213.227 362.306 362.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 6.4e-05 512 135 1150 147456 24.8129 8.42515 72.5651 198.076 304.122 304.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 0.000512 512 70 250 37632 0.846624 3.02256 38.4758 42.3863 42.4347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 650 6.4e-05 1024 145 3850 208896 33.3763 13.3201 652.174 412.404 1111.46 1111.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 0.001024 4096 190 4250 10176 2.70989 101.526 152.343 256.625 256.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 6.4e-05 2048 220 1450 141312 81.9259 27.9376 359.9 824.597 1294.55 1294.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 3.2e-05 512 50 550 616704 17.5476 13.353 134.148 418.928 584.078 584.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 760 6.4e-05 1024 180 800 212992 33.6032 13.5188 129.904 418.04 595.26 595.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1830 3.2e-05 1024 230 1000 581632 46.7045 26.8272 441.807 835.56 1351.06 1351.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 390 6.4e-05 2048 100 3100 122880 87.2718 28.2563 565.06 835.775 1516.55 1516.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 0.000128 1024 340 1200 135168 11.1613 6.83834 115.071 214.202 347.4 347.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 6.4e-05 512 135 1150 163840 23.2856 6.5383 69.7967 198.127 297.988 298.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 0.000512 512 70 250 37632 0.847872 2.64192 38.5185 42.0508 42.0987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 650 6.4e-05 1024 145 3850 212992 33.6156 13.4946 580.519 417.969 1045.78 1045.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 0.001024 4096 190 4250 9984 2.69517 86.8227 152.984 242.542 242.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 6.4e-05 2048 220 1450 147456 81.88 28.3402 331.984 836.919 1279.31 1279.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 3.2e-05 512 50 550 616448 17.5393 13.3616 118.816 419.14 568.957 569.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 760 6.4e-05 1024 180 800 218880 32.989 13.5168 280.678 417.391 744.765 744.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1830 3.2e-05 1024 230 1000 582912 46.943 26.945 929.311 837.437 1840.79 1840.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 390 6.4e-05 2048 100 3100 129024 86.0762 28.3004 1269.07 834.463 2218.1 2218.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 0.000128 1024 340 1200 136512 11.1493 6.84266 246.295 214.381 478.801 478.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 6.4e-05 512 135 1150 165888 24.3474 6.58227 153.621 204.144 388.931 389.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 0.000512 512 70 250 37800 0.85312 5.46493 40.4814 46.841 46.8889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 650 6.4e-05 1024 145 3850 216576 33.2631 13.5024 1326.28 417.321 1790.55 1790.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 0.001024 4096 190 4250 10368 2.73197 200.864 154.654 358.293 358.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 6.4e-05 2048 220 1450 147456 82.0082 28.3778 697.557 834.557 1642.68 1642.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 3.2e-05 512 50 550 617184 17.5843 13.3882 249.528 420.86 701.465 701.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 760 6.4e-05 1024 180 800 216576 32.798 13.4466 197.332 414.329 658.098 658.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1830 3.2e-05 1024 230 1000 582912 46.8592 26.9172 662.892 837.386 1574.21 1574.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 390 6.4e-05 2048 100 3100 124416 86.0749 28.0277 872.587 828.324 1815.21 1815.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 0.000128 1024 340 1200 135936 11.0652 6.8392 175.451 213.007 406.489 406.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 6.4e-05 512 135 1150 147456 24.809 6.5495 97.9371 197.979 327.511 327.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 0.000512 512 70 250 37728 0.851968 3.9719 39.5556 44.4231 44.4718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 650 6.4e-05 1024 145 3850 211968 33.2921 13.3903 926.323 414.249 1387.43 1387.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 0.001024 4096 190 4250 10224 2.7136 141.027 152.787 296.574 296.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 6.4e-05 2048 220 1450 142848 82.0599 28.0171 481.763 828.323 1420.35 1420.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 3.2e-05 512 50 550 616896 17.5457 13.3692 177.623 418.762 627.401 627.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 760 6.4e-05 1024 180 800 214272 33.5248 13.5209 161.203 417.592 626.035 626.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1830 3.2e-05 1024 230 1000 580608 46.8686 26.8718 545.391 834.542 1453.84 1453.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 390 6.4e-05 2048 100 3100 124416 87.1252 28.3884 719.609 834.844 1670.16 1670.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 0.000128 1024 340 1200 134784 11.1873 6.84509 143.787 213.832 375.783 375.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 6.4e-05 512 135 1150 165888 24.3347 6.5823 91.2953 204.236 326.684 326.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 0.000512 512 70 250 37584 0.846848 3.20963 39.3773 43.4756 43.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 650 6.4e-05 1024 145 3850 214272 33.5465 13.5086 775.605 417.525 1240.38 1240.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 0.001024 4096 190 4250 10152 2.7177 115.876 154.087 272.722 272.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 6.4e-05 2048 220 1450 145152 82.6298 28.3178 402.204 835.184 1348.52 1348.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 3.2e-05 512 50 550 616896 17.5877 13.3892 147.733 419.074 597.887 597.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 760 6.4e-05 1024 180 800 211968 32.5335 13.4588 153.146 408.412 607.745 607.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1830 3.2e-05 1024 230 1000 580608 46.7039 26.8206 518.817 834.601 1427.1 1427.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 390 6.4e-05 2048 100 3100 119808 85.6198 27.8882 660.098 816.464 1590.27 1590.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 0.000128 1024 340 1200 133632 11.0726 6.81258 135.463 210.32 363.8 363.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 6.4e-05 512 135 1150 147456 24.786 6.53517 77.2843 198.099 306.941 307.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 0.000512 512 70 250 37440 0.846176 3.10886 39.4621 43.4594 43.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 650 6.4e-05 1024 145 3850 202752 33.5941 14.2029 695.225 408.336 1151.55 1151.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 0.001024 4096 190 4250 10080 2.71066 108.571 152.416 263.739 263.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 6.4e-05 2048 220 1450 138240 81.4781 27.6562 367.414 817.253 1293.99 1294.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 3.2e-05 512 50 550 616320 17.542 13.3591 139.354 418.91 589.266 589.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 760 6.4e-05 1024 180 800 218880 33.114 13.5356 144.543 418.083 609.471 609.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1830 3.2e-05 1024 230 1000 576000 47.3708 26.8863 471.386 835.448 1381.25 1381.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 390 6.4e-05 2048 100 3100 126720 86.7668 28.322 640.758 835.823 1591.87 1592.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 0.000128 1024 340 1200 135360 11.1993 6.84813 126.328 214.243 358.747 358.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 6.4e-05 512 135 1150 138240 23.3342 6.06016 66.7808 185.931 282.34 282.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 0.000512 512 70 250 37440 0.847872 2.84355 36.6019 40.3354 40.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 650 6.4e-05 1024 145 3850 207360 34.3116 13.5227 653.547 418.006 1119.58 1119.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 0.001024 4096 190 4250 10080 2.72605 99.9533 154.691 257.414 257.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 6.4e-05 2048 220 1450 138240 84.1573 28.3601 335.045 835.827 1283.57 1283.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 3.2e-05 512 50 550 614880 17.6206 13.3756 127.945 418.697 577.735 577.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 6.4e-05 1024 180 800 220160 32.9924 14.7845 272.874 419.119 739.962 740.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1830 3.2e-05 1024 230 1000 583680 46.797 26.925 908.358 837.788 1820.03 1820.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 390 6.4e-05 2048 100 3100 130560 85.8899 28.328 1244.87 838.316 2197.6 2197.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 0.000128 1024 340 1200 136320 11.139 6.84086 239.491 215.941 473.543 473.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 6.4e-05 512 135 1150 174080 23.9376 6.62707 157.809 206.207 394.822 394.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 0.000512 512 70 250 37760 0.846624 5.2936 39.7506 45.9347 45.9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 650 6.4e-05 1024 145 3850 217600 33.2892 13.5138 1304.21 419.05 1770.24 1770.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 0.001024 4096 190 4250 10320 2.72234 193.895 154.908 351.57 351.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 6.4e-05 2048 220 1450 148480 81.9674 28.3209 681.852 838.014 1630.34 1630.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 3.2e-05 512 50 550 616960 17.5644 13.3742 242.72 418.957 692.717 692.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 760 6.4e-05 1024 180 800 220160 32.9417 13.5291 189.707 419.23 655.596 655.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1830 3.2e-05 1024 230 1000 583680 46.7236 26.9031 625.298 837.923 1537.01 1537.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 390 6.4e-05 2048 100 3100 128000 86.438 28.2956 842.987 838.136 1796.05 1796.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 0.000128 1024 340 1200 134400 11.083 6.8096 162.705 213.291 394.018 394.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 6.4e-05 512 135 1150 163840 24.8831 6.61712 101.956 206.272 339.971 340.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 0.000512 512 70 250 37600 0.849664 3.71923 39.6984 44.3099 44.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 650 6.4e-05 1024 145 3850 215040 33.4917 13.5026 884.267 419.158 1350.6 1350.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 0.001024 4096 190 4250 10240 2.71293 131.559 154.134 288.45 288.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 6.4e-05 2048 220 1450 148480 81.8582 28.4554 469.768 838.134 1418.41 1418.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 3.2e-05 512 50 550 616960 17.5304 13.354 167.103 421.19 619.277 619.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 6.4e-05 1024 180 800 215040 32.7056 13.5377 156.826 412.467 615.732 615.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1830 3.2e-05 1024 230 1000 579840 46.8417 26.8431 526.163 834.572 1434.59 1434.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 390 6.4e-05 2048 100 3100 122880 86.0098 28.0556 687.934 824.599 1626.8 1626.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 0.000128 1024 340 1200 134400 11.1964 6.84403 138.78 209.564 366.512 366.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 6.4e-05 512 135 1150 153600 25.8107 6.62413 81.6426 206.315 320.633 320.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 0.000512 512 70 250 37440 0.844192 3.15658 40.6942 44.7391 44.7879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 650 6.4e-05 1024 145 3850 207360 33.5796 13.6643 725.036 412.406 1184.87 1185.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 0.001024 4096 190 4250 10080 2.70778 111.022 152.081 265.853 265.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 6.4e-05 2048 220 1450 138240 82.6751 27.9933 371.576 825.502 1307.93 1308.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 3.2e-05 512 50 550 616320 17.5472 13.3734 142.113 418.634 591.769 591.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 760 6.4e-05 1024 180 800 215040 32.7168 13.3571 145.052 412.924 604.239 604.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1830 3.2e-05 1024 230 1000 583680 46.8021 26.8867 490.144 838.813 1402.81 1402.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 390 6.4e-05 2048 100 3100 122880 85.98 27.9286 636.379 825.512 1575.99 1576.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 0.000128 1024 340 1200 133120 10.9867 6.79587 126.692 210.478 355.079 355.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 6.4e-05 512 135 1150 122880 25.9463 6.43891 60.6753 192.808 286.107 286.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 0.000512 512 70 250 37440 0.84768 2.92048 37.611 41.4221 41.4686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 650 6.4e-05 1024 145 3850 204800 33.8539 13.3202 661.667 412.861 1121.89 1122.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 0.001024 4096 190 4250 9920 2.68902 101.077 151.773 255.581 255.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 6.4e-05 2048 220 1450 143360 81.3097 27.8884 357.836 825.529 1292.75 1292.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 3.2e-05 512 50 550 616960 17.5453 13.3656 131.221 419.474 581.708 581.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 6.4e-05 1024 180 800 204800 33.8802 13.3591 132.777 413.075 593.282 593.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1830 3.2e-05 1024 230 1000 576000 46.9912 26.7859 461.863 833.867 1369.67 1369.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 390 6.4e-05 2048 100 3100 115200 87.8055 27.9613 572.073 825.825 1513.86 1514.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 0.000128 1024 340 1200 131200 11.1453 6.81149 120.342 209.554 347.985 348.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 6.4e-05 512 135 1150 153600 25.8178 6.63142 72.4959 207.069 312.252 312.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 0.000512 512 70 250 37200 0.845824 2.72544 39.6121 43.2255 43.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 650 6.4e-05 1024 145 3850 204800 33.8766 13.3362 634.981 412.997 1095.38 1095.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 0.001024 4096 190 4250 10000 2.71347 98.6274 151.591 252.976 253.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 6.4e-05 2048 220 1450 140800 82.0425 27.9375 337.772 825.822 1273.76 1273.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 3.2e-05 512 50 550 616000 17.5614 13.3591 125.441 419.136 575.599 575.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 760 6.4e-05 1024 180 780 221184 32.861 13.5107 216.293 419.066 681.923 682.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1830 3.2e-05 1024 230 1020 583680 46.7774 27.128 737.929 837.74 1649.73 1649.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 390 6.4e-05 2048 100 3120 128000 86.4133 28.33 984.499 837.801 1937.24 1937.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1630 0.000128 1024 340 1200 136704 11.086 6.8289 193.66 215.299 427.004 427.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 6.4e-05 512 135 1140 188416 23.0424 6.71136 135.083 208.939 374.016 374.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 0.000512 512 70 240 37920 0.849984 4.0048 41.0911 45.9884 46.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 650 6.4e-05 1024 145 3900 218112 33.2173 13.9817 1056.56 418.993 1522.94 1523.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 0.001024 4096 190 4260 10368 2.72592 156.795 156.549 316.114 316.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 6.4e-05 2048 220 1500 153600 80.7039 28.5017 580.072 837.899 1527.37 1527.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 3.2e-05 512 50 600 617088 17.5544 13.3553 212.612 419.098 662.726 662.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 760 6.4e-05 1024 180 780 219136 32.9616 13.4986 141.551 417.718 605.925 606.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1830 3.2e-05 1024 230 1020 583680 46.7664 26.878 483.538 837.765 1395.11 1395.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 390 6.4e-05 2048 100 3120 126976 86.5019 28.246 641.402 835.115 1591.47 1591.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1630 0.000128 1024 340 1200 136704 11.1163 6.8321 127.451 215.71 361.24 361.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 6.4e-05 512 135 1140 188416 23.0643 6.71069 89.0157 208.944 327.974 328.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 0.000512 512 70 240 37888 0.850016 2.67488 41.2865 44.8564 44.9024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 650 6.4e-05 1024 145 3900 217088 33.1643 13.4859 687.166 417.831 1151.83 1151.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 0.001024 4096 190 4260 10304 2.71728 102.251 156.737 261.751 261.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 6.4e-05 2048 220 1500 151552 80.7993 28.344 375.875 835.291 1320.49 1320.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 3.2e-05 512 50 600 616960 17.5579 13.3607 139.134 419.12 589.277 589.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 760 6.4e-05 1024 180 780 218112 32.8006 13.4587 115.076 416.398 577.926 578.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1830 3.2e-05 1024 230 1020 582144 46.7765 26.8598 393.615 836.441 1303.85 1303.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 390 6.4e-05 2048 100 3120 125952 86.2492 28.1348 517.217 832.469 1464.27 1464.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1630 0.000128 1024 340 1200 135936 11.1278 6.82739 103.643 214.507 336.232 336.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 6.4e-05 512 135 1140 184320 22.8972 6.61526 72.182 206.221 308.161 308.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 0.000512 512 70 240 37824 0.851968 2.27942 40.6356 43.8094 43.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 650 6.4e-05 1024 145 3900 215040 33.1432 13.4369 557.329 416.335 1020.43 1020.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 610 0.001024 4096 190 4260 10272 2.71824 82.3636 155.751 240.876 240.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 6.4e-05 2048 220 1500 150528 80.5981 28.1797 304.399 832.465 1245.84 1246.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 3.2e-05 512 50 600 616704 17.5375 13.3505 115.579 420.332 566.897 566.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 760 6.4e-05 1024 180 780 217088 33.1532 13.5005 99.1516 417.785 563.783 563.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1830 3.2e-05 1024 230 1020 583680 46.7862 26.879 340.41 837.803 1252.04 1252.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 390 6.4e-05 2048 100 3120 126976 86.5089 28.3169 450.266 835.232 1400.53 1400.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1630 0.000128 1024 340 1200 136192 11.0792 6.82989 89.434 213.362 320.832 320.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 6.4e-05 512 135 1140 180224 23.8617 6.70515 60.6525 208.971 300.428 300.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1510 0.000512 512 70 240 37760 0.847456 1.96403 40.9909 43.8475 43.8938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 650 6.4e-05 1024 145 3900 217088 33.1549 13.4961 483.997 417.711 948.55 948.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 610 0.001024 4096 190 4260 10240 2.71178 70.9816 153.835 227.573 227.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 6.4e-05 2048 220 1500 151552 80.941 28.299 758.611 835.234 1703.28 1703.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 3.2e-05 512 50 600 616448 17.5533 13.3517 98.9657 419.309 549.282 549.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 760 6.4e-05 1024 180 780 221440 32.9451 13.5454 304.717 419.129 770.526 770.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1830 3.2e-05 1024 230 1020 583680 46.8754 26.9453 1031.54 837.853 1943.37 1943.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 390 6.4e-05 2048 100 3120 128000 86.6278 28.3632 1360.57 837.919 2313.68 2313.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 0.000128 1024 340 1200 136640 11.1454 6.84442 269.973 215.279 503.367 503.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 6.4e-05 512 135 1140 189440 23.1456 6.73162 183.097 209.644 422.862 423.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 0.000512 512 70 240 37880 0.848992 5.47018 41.0967 47.4578 47.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 650 6.4e-05 1024 145 3900 217600 33.3426 13.5305 1470.41 419.053 1936.52 1936.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 0.001024 4096 190 4260 10360 2.72506 214.395 155.125 372.29 372.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 6.4e-05 2048 220 1500 153600 80.9195 28.3542 800.924 838.074 1748.46 1748.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 3.2e-05 512 50 600 617120 17.5985 13.3873 288.414 422.398 741.898 741.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 760 6.4e-05 1024 180 780 220160 32.9701 13.6146 187.974 419.516 654.267 654.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1830 3.2e-05 1024 230 1020 583680 46.7965 26.9218 637.856 838.584 1550.32 1550.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 390 6.4e-05 2048 100 3120 128000 86.5461 28.3487 847.855 838.718 1801.66 1801.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1630 0.000128 1024 340 1200 136320 11.1403 6.844 167.166 215.547 400.828 400.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 6.4e-05 512 135 1140 184320 22.9291 6.6271 115.095 206.405 351.3 351.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 0.000512 512 70 240 37840 0.852128 3.50784 40.6241 45.0265 45.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 650 6.4e-05 1024 145 3900 217600 33.2858 13.527 906.311 419.449 1372.77 1372.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 0.001024 4096 190 4260 10320 2.71974 133.164 154.415 290.342 290.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 6.4e-05 2048 220 1500 153600 80.8117 28.3928 497.292 838.709 1445.39 1445.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 3.2e-05 512 50 600 616640 17.5448 13.3714 184.348 419.359 634.721 634.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 760 6.4e-05 1024 180 780 218880 32.9974 13.5198 152.728 417.851 617.287 617.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1830 3.2e-05 1024 230 1020 581760 47.0306 26.9353 518.793 837.788 1430.71 1430.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 390 6.4e-05 2048 100 3120 126720 86.6961 28.3698 685.019 835.465 1635.75 1635.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1630 0.000128 1024 340 1200 135360 11.1376 6.84227 135.445 214.32 367.869 367.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 6.4e-05 512 135 1140 184320 22.9487 6.62822 94.7909 206.435 331.04 331.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 0.000512 512 70 240 37800 0.850688 2.92448 40.6212 44.4387 44.4846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 650 6.4e-05 1024 145 3900 215040 33.4195 13.5065 732.269 417.792 1197.17 1197.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 0.001024 4096 190 4260 10200 2.7065 106.699 155.846 265.293 265.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 6.4e-05 2048 220 1500 149760 81.3327 28.3211 395.873 837.136 1342.85 1343.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 3.2e-05 512 50 600 616320 17.5981 13.3814 151.446 419.275 601.803 601.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 760 6.4e-05 1024 180 780 220160 32.9388 14.0539 130.276 419.291 596.753 596.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1830 3.2e-05 1024 230 1020 583680 46.7232 26.892 441.761 838.043 1353.59 1353.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 390 6.4e-05 2048 100 3120 128000 86.4172 28.3116 585.933 838.267 1539.12 1539.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1630 0.000128 1024 340 1200 134400 11.0895 6.81664 114.319 213.788 346.142 346.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 6.4e-05 512 135 1140 184320 22.8936 6.61648 80.99 206.296 317.041 317.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 0.000512 512 70 240 37760 0.851552 2.46493 40.5977 43.9565 44.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 650 6.4e-05 1024 145 3900 215040 33.4995 13.4943 621.576 419.226 1087.99 1088.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 0.001024 4096 190 4260 10240 2.71702 90.2497 155.424 248.434 248.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 6.4e-05 2048 220 1500 153600 80.689 28.3205 343.806 838.269 1291.27 1291.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 3.2e-05 512 50 600 616320 17.5283 13.3517 129.025 419.08 579.087 579.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 760 6.4e-05 1024 180 780 221184 32.7799 13.5209 279.221 418.288 744.006 744.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1830 3.2e-05 1024 230 1020 583680 46.819 26.9169 948.528 837.212 1859.64 1859.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 390 6.4e-05 2048 100 3120 127488 86.6733 28.3896 1243.71 836.252 2195.22 2195.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 0.000128 1024 340 1200 136320 11.109 6.83853 247.276 213.67 479.028 479.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 6.4e-05 512 135 1140 184320 22.9153 6.62118 163.412 206.14 399.335 399.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 0.000512 512 70 240 37872 0.84928 5.05856 39.5306 45.482 45.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 650 6.4e-05 1024 145 3900 216576 33.2924 13.7422 1348.11 418.214 1813.56 1813.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 0.001024 4096 190 4260 10368 2.72298 196.315 154.98 354.063 354.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 6.4e-05 2048 220 1500 152064 80.9572 28.3018 727.405 836.425 1673.3 1673.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 3.2e-05 512 50 600 616896 17.5638 13.3676 264.36 418.921 714.317 714.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 760 6.4e-05 1024 180 780 218112 32.797 13.4676 173.494 416.797 636.744 636.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1830 3.2e-05 1024 230 1020 582144 46.7682 26.8616 593.562 837.25 1504.6 1504.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 390 6.4e-05 2048 100 3120 125952 86.2517 28.2419 772.167 833.26 1720.1 1720.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 0.000128 1024 340 1200 135936 11.1178 6.83373 155 214.572 387.661 387.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 6.4e-05 512 135 1140 184320 22.8767 6.61914 109.285 206.42 345.445 345.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 0.000512 512 70 240 37824 0.848832 3.41078 40.6201 44.923 44.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 650 6.4e-05 1024 145 3900 215040 33.1385 13.4442 837.609 416.718 1301.09 1301.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 0.001024 4096 190 4260 10272 2.71837 122.9 156.482 282.144 282.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 6.4e-05 2048 220 1500 150528 80.6138 28.254 451.715 833.365 1394.13 1394.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 3.2e-05 512 50 600 616704 17.5501 13.3591 176.444 419.453 626.906 627.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 760 6.4e-05 1024 180 780 216576 32.7762 13.623 140.562 414.406 601.567 601.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1830 3.2e-05 1024 230 1020 582912 46.842 26.9184 485.28 837.547 1396.76 1396.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 390 6.4e-05 2048 100 3120 124416 86.0969 28.1006 627.303 828.488 1570.19 1570.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 0.000128 1024 340 1200 135936 11.0727 6.83498 126.932 212.55 357.525 357.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 6.4e-05 512 135 1140 165888 23.075 6.54349 80.0202 198.023 307.907 308.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 0.000512 512 70 240 37728 0.850688 2.7727 38.2458 41.9097 41.9602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 650 6.4e-05 1024 145 3900 211968 33.3289 13.3857 673.843 414.348 1135.09 1135.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 0.001024 4096 190 4260 10224 2.71082 100.382 152.985 256.125 256.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 6.4e-05 2048 220 1500 147456 80.87 27.9896 364.584 828.559 1302.2 1302.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 3.2e-05 512 50 600 616320 17.5525 13.3691 141.434 419.808 592.27 592.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 760 6.4e-05 1024 180 780 215040 32.6873 13.4748 126.778 412.403 585.54 585.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1830 3.2e-05 1024 230 1020 580608 46.9707 27.0868 434.963 836.551 1345.74 1345.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 390 6.4e-05 2048 100 3120 122880 85.9712 27.9429 561.064 824.489 1499.67 1499.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 0.000128 1024 340 1200 135168 11.0993 6.82768 114.251 211.54 343.849 343.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 6.4e-05 512 135 1140 172032 22.458 6.53923 74.187 198.047 301.478 301.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 0.000512 512 70 240 37632 0.848736 2.47053 38.2114 41.5742 41.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 650 6.4e-05 1024 145 3900 208896 33.375 13.4491 597.127 412.337 1056.48 1056.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 0.001024 4096 190 4260 10176 2.71597 90.3169 152.523 245.6 245.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 6.4e-05 2048 220 1500 147456 80.3413 27.8774 329.765 824.46 1262.64 1262.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 3.2e-05 512 50 600 615936 17.5616 13.3491 126.404 418.859 576.278 576.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 760 6.4e-05 1024 180 780 215040 32.7074 13.3458 109.282 412.807 568.334 568.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1830 3.2e-05 1024 230 1020 579840 46.8637 27.7848 377.664 835.268 1287.74 1287.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 390 6.4e-05 2048 100 3120 122880 86.0213 27.9564 484.664 825.3 1424.14 1424.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1630 0.000128 1024 340 1200 134400 11.1961 6.84173 98.3054 212.293 328.763 328.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 6.4e-05 512 135 1140 184320 22.9269 6.62118 69.5976 206.489 305.877 306.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 0.000512 512 70 240 37680 0.84992 2.23296 40.6153 43.7408 43.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 650 6.4e-05 1024 145 3900 207360 33.5742 13.3359 515.642 412.742 975.489 975.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 0.001024 4096 190 4260 10080 2.70326 75.2804 152.345 230.373 230.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 6.4e-05 2048 220 1500 145920 80.7155 27.9482 282.242 825.281 1216.37 1216.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 3.2e-05 512 50 600 615360 17.5634 13.3693 110.54 418.981 560.555 560.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 760 6.4e-05 1024 180 780 220416 33.0147 13.5369 264.915 418.408 730.073 730.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1830 3.2e-05 1024 230 1020 583296 46.9523 27.2728 898.714 837.596 1810.7 1810.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 390 6.4e-05 2048 100 3120 127232 86.8896 28.3328 1185.06 836.49 2136.98 2137.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 0.000128 1024 340 1200 136192 11.1606 6.84749 234.721 214.26 467.126 467.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 6.4e-05 512 135 1140 179200 23.5848 6.656 156.905 206.885 394.269 394.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 0.000512 512 70 240 37856 0.850144 4.93578 39.6145 45.4448 45.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 650 6.4e-05 1024 145 3900 216832 33.3415 13.5724 1277.26 418.34 1742.71 1742.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 0.001024 4096 190 4260 10360 2.72387 188.774 155.005 346.547 346.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 6.4e-05 2048 220 1500 152320 81.1392 28.3396 695.035 836.606 1641.32 1641.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 3.2e-05 512 50 600 616896 17.5902 13.3755 259.524 419.124 709.719 709.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 760 6.4e-05 1024 180 780 218624 33.1019 13.5619 167.829 418.78 633.462 633.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1830 3.2e-05 1024 230 1020 582400 46.8432 26.8978 570.153 837.069 1481.12 1481.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 390 6.4e-05 2048 100 3120 125440 86.9442 28.3081 744.024 837.214 1696.68 1696.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 0.000128 1024 340 1200 136192 11.1338 6.84048 149.355 213.991 381.456 381.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 6.4e-05 512 135 1140 172032 23.28 6.57574 96.8549 202.257 329.205 329.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 0.000512 512 70 240 37744 0.847936 3.16125 39.9223 43.9745 44.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 650 6.4e-05 1024 145 3900 215040 33.5383 13.5126 803.296 419.315 1269.85 1270
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 0.001024 4096 190 4260 10304 2.72397 119.9 156.168 278.836 278.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 6.4e-05 2048 220 1500 150528 81.3467 28.33 438.402 837.43 1385.69 1385.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 3.2e-05 512 50 600 616448 17.5616 13.3727 165.586 419.189 615.811 615.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 760 6.4e-05 1024 180 780 220416 33.0163 13.543 141.293 418.612 606.658 606.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1830 3.2e-05 1024 230 1020 580608 47.0976 26.9234 477.536 836.668 1388.39 1388.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 390 6.4e-05 2048 100 3120 123648 87.56 28.4306 614.515 836.912 1567.62 1567.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 0.000128 1024 340 1200 135744 11.1826 6.85027 124.903 213.944 357.007 357.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 6.4e-05 512 135 1140 172032 23.316 6.57613 81.9893 202.187 314.318 314.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 0.000512 512 70 240 37632 0.845824 2.77709 39.8696 43.5353 43.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 650 6.4e-05 1024 145 3900 215040 33.6188 14.5992 674.523 418.553 1141.49 1141.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 0.001024 4096 190 4260 10248 2.71581 97.8801 155.323 255.964 256.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 6.4e-05 2048 220 1500 150528 81.4916 28.4713 367.131 836.914 1314.2 1314.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 3.2e-05 512 50 600 616224 17.6055 13.3816 139.903 418.848 589.841 589.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 760 6.4e-05 1024 180 780 215040 32.8366 13.4219 121.442 414.211 582.096 582.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1830 3.2e-05 1024 230 1020 580608 46.9516 26.8698 418.426 837.406 1329.81 1329.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 390 6.4e-05 2048 100 3120 121856 86.4864 27.9877 532.116 828.105 1474.89 1475.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 0.000128 1024 340 1200 136192 11.1164 6.83728 110.445 215.213 343.74 343.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 6.4e-05 512 135 1140 143360 24.0896 6.43072 59.8333 192.763 283.355 283.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 0.000512 512 70 240 37632 0.848224 2.31408 38.471 41.6743 41.7198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 650 6.4e-05 1024 145 3900 207872 33.6181 13.5588 572.292 414.141 1033.8 1033.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 0.001024 4096 190 4260 10080 2.70301 82.8273 154.73 240.305 240.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 6.4e-05 2048 220 1500 143360 81.8024 27.953 308.978 828.098 1247.02 1247.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 3.2e-05 512 50 600 616448 17.5365 13.355 122.3 420.353 573.644 573.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 760 6.4e-05 1024 180 780 206080 33.3414 13.2977 103.577 409.397 559.807 559.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1830 3.2e-05 1024 230 1020 577920 47.1815 26.8897 368.962 836.108 1279.3 1279.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 390 6.4e-05 2048 100 3120 116480 86.688 27.7402 451.84 818.45 1384.91 1385.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 0.000128 1024 340 1200 134400 11.107 7.23542 96.5453 211.333 326.351 326.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 6.4e-05 512 135 1140 143360 24.1708 6.43686 53.263 192.756 276.866 277.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 0.000512 512 70 240 37520 0.847424 2.04624 37.4081 40.3437 40.3927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 650 6.4e-05 1024 145 3900 206080 33.3402 13.2791 502.592 409.303 958.706 958.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 0.001024 4096 190 4260 10080 2.71018 75.2346 152.791 230.779 230.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 6.4e-05 2048 220 1500 143360 80.626 27.8569 273.523 818.46 1200.66 1200.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 3.2e-05 512 50 600 616000 17.615 13.3747 108.564 419.599 559.252 559.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 760 6.4e-05 1024 180 780 219136 32.9481 13.5127 250.391 417.788 714.839 714.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1830 3.2e-05 1024 230 1020 583680 46.7718 26.8882 854.018 837.888 1765.73 1765.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 390 6.4e-05 2048 100 3120 126976 86.4636 28.2624 1113.36 835.252 2063.54 2063.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 0.000128 1024 340 1200 136704 11.0918 6.83619 223.135 213.955 455.152 455.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 6.4e-05 512 135 1140 188416 23.0554 6.70963 154.917 208.981 393.904 394.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 0.000512 512 70 240 37888 0.850496 4.75002 41.043 46.689 46.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 650 6.4e-05 1024 145 3900 217088 33.1573 13.4856 1178.33 417.718 1642.89 1643.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 0.001024 4096 190 4260 10304 2.71517 173.879 156.801 333.441 333.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 6.4e-05 2048 220 1500 151552 80.7907 28.2595 658.793 835.337 1603.37 1603.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 3.2e-05 512 50 600 616960 17.5305 13.3572 248.726 419.179 698.897 698.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 760 6.4e-05 1024 180 780 217088 33.1537 13.5022 167.726 418.207 632.783 632.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1830 3.2e-05 1024 230 1020 583680 46.7753 26.9836 576.585 838.654 1489.16 1489.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 390 6.4e-05 2048 100 3120 126976 86.4769 28.2841 752.628 836.081 1703.67 1703.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 0.000128 1024 340 1200 136192 11.0832 6.82662 149.882 214.616 382.538 382.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 6.4e-05 512 135 1140 180224 23.8675 6.70704 98.0447 209.188 338.045 338.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 0.000512 512 70 240 37760 0.853504 3.30397 41.0214 45.2216 45.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 650 6.4e-05 1024 145 3900 217088 33.1817 13.4907 775.064 418.142 1240.07 1240.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 0.001024 4096 190 4260 10240 2.71792 117.956 155.772 276.488 276.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 6.4e-05 2048 220 1500 151552 80.8472 28.439 447.388 836.189 1393.06 1393.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 3.2e-05 512 50 600 616448 17.5485 13.355 166.952 420.323 618.281 618.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 760 6.4e-05 1024 180 780 215040 32.6744 13.3342 139.059 412.705 597.968 598.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1830 3.2e-05 1024 230 1020 580608 46.9786 26.8733 477.97 837.186 1389.17 1389.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 390 6.4e-05 2048 100 3120 122880 85.9279 28.0558 606.229 825.095 1545.51 1545.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 0.000128 1024 340 1200 135168 11.0987 6.82998 124.086 212.747 354.891 354.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 6.4e-05 512 135 1140 172032 22.4548 6.53709 78.147 198.193 305.572 305.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 0.000512 512 70 240 37632 0.845824 2.75619 39.2826 42.9285 42.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 650 6.4e-05 1024 145 3900 208896 33.36 13.3224 615.304 412.706 1074.88 1075.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 0.001024 4096 190 4260 10176 2.70874 96.2314 154.327 253.31 253.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 6.4e-05 2048 220 1500 147456 80.3528 28.2272 362.364 825.096 1296.23 1296.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 3.2e-05 512 50 600 615936 17.5528 13.3523 138.359 419.16 588.523 588.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 760 6.4e-05 1024 180 780 212992 33.6082 13.5209 127.787 418.299 593.405 593.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1830 3.2e-05 1024 230 1020 581632 46.709 26.8214 441.017 835.883 1350.59 1350.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 390 6.4e-05 2048 100 3120 122880 87.2749 28.3394 554.979 836.244 1507.03 1507.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 0.000128 1024 340 1200 135168 11.1655 6.83008 114.103 214.777 347.002 347.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 6.4e-05 512 135 1140 163840 23.3028 6.53741 67.0435 198.238 295.355 295.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 0.000512 512 70 240 37632 0.851968 2.5592 39.3268 42.7808 42.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 650 6.4e-05 1024 145 3900 212992 33.6075 13.4922 558.634 418.692 1024.61 1024.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 0.001024 4096 190 4260 9984 2.6991 85.3041 154.327 242.373 242.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 6.4e-05 2048 220 1500 147456 81.8836 28.4028 335.477 836.245 1282.19 1282.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 3.2e-05 512 50 600 616448 17.5296 13.3541 127.446 419.385 577.813 577.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 760 6.4e-05 1024 180 780 215040 32.7111 13.8542 118.051 412.585 577.4 577.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1830 3.2e-05 1024 230 1020 583680 46.8047 26.8896 404.016 838.123 1315.99 1316.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 390 6.4e-05 2048 100 3120 122880 85.9957 27.9408 507.623 824.836 1446.59 1446.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 0.000128 1024 340 1200 133120 10.9969 6.79386 103.051 210.757 331.729 331.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 6.4e-05 512 135 1140 163840 22.1893 6.44058 62.0232 192.644 283.534 283.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 0.000512 512 70 240 37440 0.84608 2.27181 37.3653 40.5246 40.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 650 6.4e-05 1024 145 3900 204800 33.8413 13.3222 493.934 412.509 953.798 953.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 0.001024 4096 190 4260 9920 2.69971 77.9418 152.929 233.612 233.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 6.4e-05 2048 220 1500 143360 81.3039 27.951 296.632 824.839 1230.92 1231.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 3.2e-05 512 50 600 615680 17.5477 13.3616 116.688 419.119 566.818 566.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 760 6.4e-05 1024 180 832 216064 33.3766 13.5089 216.574 419.114 682.771 682.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1830 3.2e-05 1024 230 1024 583168 46.8253 26.8816 724.436 837.863 1636.18 1636.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 390 6.4e-05 2048 100 3072 126976 86.6275 28.3403 956.126 837.912 1909.21 1909.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1630 0.000128 1024 340 1152 136960 11.0768 6.83693 182.741 213.294 414.084 414.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 6.4e-05 512 135 1152 180224 23.8344 6.7129 130.971 208.966 370.73 370.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 0.000512 512 70 256 37824 0.850976 4.22112 41.4996 46.6146 46.6649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 650 6.4e-05 1024 145 3904 218112 33.1788 13.4983 1042.45 419.043 1508.36 1508.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 0.001024 4096 190 4224 10464 2.7319 154.294 148.407 305.477 305.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 6.4e-05 2048 220 1472 151552 81.0734 28.2947 553.225 838.784 1501.56 1501.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 3.2e-05 512 50 576 616832 17.5548 13.3554 206.678 419.471 657.16 657.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 760 6.4e-05 1024 180 832 215040 33.3953 13.5004 139.638 418.016 604.745 604.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1830 3.2e-05 1024 230 1024 582656 46.8776 26.8878 463.393 838.442 1375.76 1375.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 390 6.4e-05 2048 100 3072 124928 86.8467 28.26 604.322 835.71 1555.33 1555.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1630 0.000128 1024 340 1152 136704 11.1062 6.83235 117.261 214.109 349.436 349.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 6.4e-05 512 135 1152 180224 23.8511 6.70672 84.2705 209.091 324.161 324.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 0.000512 512 70 256 37760 0.84704 2.75056 40.2356 43.8768 43.9252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 650 6.4e-05 1024 145 3904 217088 33.158 13.4902 664.305 418.02 1129.16 1129.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 0.001024 4096 190 4224 10432 2.72179 98.601 155.49 256.855 256.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 6.4e-05 2048 220 1472 149504 81.2663 28.2818 351.874 835.773 1297.38 1297.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 3.2e-05 512 50 576 616704 17.5598 13.3695 132.907 419.462 583.4 583.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 760 6.4e-05 1024 180 832 211968 33.4611 13.4963 114.077 416.742 577.972 578.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1830 3.2e-05 1024 230 1024 582144 46.7861 27.3432 384.765 837.146 1296.21 1296.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 390 6.4e-05 2048 100 3072 122880 86.904 28.1436 491.019 833.157 1439.42 1439.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1630 0.000128 1024 340 1152 136704 11.0638 6.86714 97.9047 213.534 329.5 329.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 6.4e-05 512 135 1152 172032 24.0802 6.62118 67.6001 206.395 304.95 305.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 0.000512 512 70 256 37728 0.852 2.37568 39.8193 43.0915 43.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 650 6.4e-05 1024 145 3904 215040 33.1354 13.4431 547.096 416.668 1010.53 1010.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 610 0.001024 4096 190 4224 10368 2.7136 80.8162 154.845 238.42 238.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 6.4e-05 2048 220 1472 147456 81.3412 28.1452 286.912 833.154 1229.75 1229.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 3.2e-05 512 50 576 616704 17.5359 13.353 110.928 419.408 561.327 561.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 760 6.4e-05 1024 180 832 212992 33.5895 13.4971 99.0937 418.213 564.585 564.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1830 3.2e-05 1024 230 1024 581632 46.9491 27.4204 330.204 838.659 1243.39 1243.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 390 6.4e-05 2048 100 3072 122880 87.2934 28.3927 424.776 836.098 1376.76 1376.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1630 0.000128 1024 340 1152 136192 11.0697 6.83213 83.9156 213.576 315.516 315.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 6.4e-05 512 135 1152 180224 23.8661 6.70925 60.9217 209.187 300.92 301.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1510 0.000512 512 70 256 37632 0.850112 2.04893 40.1997 43.1417 43.1888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 650 6.4e-05 1024 145 3904 217088 33.1778 13.5228 474.778 418.14 939.81 939.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 610 0.001024 4096 190 4224 10368 2.72483 69.9864 154.293 227.051 227.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 630 6.4e-05 2048 220 1472 147456 81.8324 28.3709 249.254 836.081 1195.72 1195.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 3.2e-05 512 50 576 616448 17.5546 13.3565 95.214 419.385 545.612 545.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 760 6.4e-05 1024 180 832 216320 33.4916 13.5436 296.094 419.083 762.41 762.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1830 3.2e-05 1024 230 1024 583040 46.9637 26.9759 980.79 837.762 1892.65 1892.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 390 6.4e-05 2048 100 3072 126720 86.9887 28.3629 1287.03 837.813 2240.39 2240.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 0.000128 1024 340 1152 136960 11.1364 6.84442 248.283 213.194 479.589 479.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 6.4e-05 512 135 1152 179200 24.1217 6.72995 171.313 209.62 412.025 412.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 0.000512 512 70 256 37840 0.85024 5.60947 41.3877 47.8909 47.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 650 6.4e-05 1024 145 3904 217600 33.3406 13.5209 1406.45 419.001 1872.5 1872.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 0.001024 4096 190 4224 10440 2.72163 207.091 156.264 366.12 366.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 6.4e-05 2048 220 1472 151040 81.3982 28.3735 743.845 837.907 1691.72 1691.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 3.2e-05 512 50 576 616800 17.6066 13.3869 272.917 419.165 723.177 723.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 760 6.4e-05 1024 180 832 215040 33.5555 13.5346 180.757 419.513 647.558 647.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1830 3.2e-05 1024 230 1024 582400 46.9076 26.9187 600.846 838.412 1513.25 1513.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 390 6.4e-05 2048 100 3072 125440 87.0198 28.3563 779.382 838.545 1733.5 1733.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1630 0.000128 1024 340 1152 136960 11.1106 6.83827 152.581 213.399 384.061 384.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 6.4e-05 512 135 1152 174080 23.9538 8.36912 106.536 206.363 345.463 345.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 0.000512 512 70 256 37760 0.849984 3.57558 40.8825 45.3502 45.4001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 650 6.4e-05 1024 145 3904 217600 33.2692 13.5124 860.64 419.356 1326.97 1327.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 0.001024 4096 190 4224 10400 2.71786 125.907 155.585 284.258 284.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 6.4e-05 2048 220 1472 151040 81.2474 28.3862 454.133 838.537 1402.5 1402.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 3.2e-05 512 50 576 616320 17.5586 13.3757 173.714 420.629 625.383 625.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 760 6.4e-05 1024 180 832 215040 33.4255 13.5723 148.85 417.766 613.808 613.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1830 3.2e-05 1024 230 1024 581760 47.0569 26.9343 493.271 837.608 1405.03 1405.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 390 6.4e-05 2048 100 3072 122880 87.4028 28.3175 631.629 835.205 1582.75 1582.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1630 0.000128 1024 340 1152 136320 11.0774 6.85158 124.828 213.263 356.145 356.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 6.4e-05 512 135 1152 168960 24.4463 6.63552 84.5417 206.387 322.248 322.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 0.000512 512 70 256 37680 0.84992 2.9696 40.8498 44.711 44.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 650 6.4e-05 1024 145 3904 215040 33.4167 13.5412 700.579 417.7 1165.43 1165.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 0.001024 4096 190 4224 10320 2.71334 103.489 153.856 260.102 260.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 6.4e-05 2048 220 1472 149760 81.3314 28.4303 372.96 835.868 1318.78 1318.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 3.2e-05 512 50 576 616320 17.5988 13.3919 141.774 419.183 592.05 592.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 760 6.4e-05 1024 180 832 215040 33.5088 13.965 128.152 419.52 595.339 595.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1830 3.2e-05 1024 230 1024 581120 46.9406 26.888 423.439 838.475 1335.9 1336.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 390 6.4e-05 2048 100 3072 122880 87.6369 28.3571 541.901 838.716 1496.81 1496.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1630 0.000128 1024 340 1152 135680 10.9995 6.81818 106.965 213.895 338.805 338.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 6.4e-05 512 135 1152 163840 24.8969 6.61661 71.739 206.409 309.901 310.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 0.000512 512 70 256 37600 0.84992 2.55546 40.8252 44.2724 44.3209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 650 6.4e-05 1024 145 3904 215040 33.4982 13.4989 601.852 419.445 1068.48 1068.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 0.001024 4096 190 4224 10240 2.70746 88.0255 156.206 246.983 247.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 6.4e-05 2048 220 1472 148480 81.8474 28.4179 317.748 838.71 1266.91 1267.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 3.2e-05 512 50 576 616320 17.5329 13.355 123.212 419.302 573.505 573.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 760 6.4e-05 1024 180 832 211200 33.2401 13.4441 114.398 412.41 573.689 573.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1830 3.2e-05 1024 230 1024 582400 46.9798 26.9324 387.385 837.097 1298.56 1298.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 390 6.4e-05 2048 100 3072 121600 86.4134 28.0525 490.11 824.51 1429.28 1429.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1630 0.000128 1024 340 1152 136000 11.0906 6.84454 97.3321 211.686 327.081 327.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 6.4e-05 512 135 1152 153600 25.8532 6.62733 61.2211 206.292 300.234 300.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 0.000512 512 70 256 37600 0.845824 2.44118 40.833 44.1641 44.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 650 6.4e-05 1024 145 3904 211200 33.2528 13.3489 540.294 412.336 999.418 999.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 0.001024 4096 190 4224 10200 2.7095 79.4922 153.414 235.659 235.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 6.4e-05 2048 220 1472 140800 82.1955 27.9349 275.711 824.509 1210.54 1210.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 3.2e-05 512 50 576 616000 17.6056 13.3919 111.652 419.132 561.881 561.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 760 6.4e-05 1024 180 832 215040 33.5347 13.5245 272.505 418.738 738.488 738.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1830 3.2e-05 1024 230 1024 582912 46.8557 26.9148 909.598 838.122 1821.65 1821.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 390 6.4e-05 2048 100 3072 125952 86.8907 28.2972 1180.27 837.167 2132.82 2132.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 0.000128 1024 340 1152 136704 11.0745 7.64016 228.997 213.938 461.776 461.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 6.4e-05 512 135 1152 172032 24.1141 6.62611 151.516 206.359 388.856 389.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 0.000512 512 70 256 37824 0.852384 5.19987 40.8995 46.995 47.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 650 6.4e-05 1024 145 3904 216576 33.304 13.5189 1301.75 418.667 1767.43 1767.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 0.001024 4096 190 4224 10416 2.72253 189.198 156.1 348.064 348.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 6.4e-05 2048 220 1472 150528 81.3211 28.3564 683.386 837.273 1630.52 1630.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 3.2e-05 512 50 576 616704 17.5652 13.3734 251.54 419.366 701.945 702.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 760 6.4e-05 1024 180 832 211968 33.4588 13.4589 168.782 416.356 632.25 632.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1830 3.2e-05 1024 230 1024 582144 46.7742 26.8602 570.434 836.352 1480.58 1480.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 390 6.4e-05 2048 100 3072 122880 86.9012 28.2296 720.343 832.379 1668.04 1668.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 0.000128 1024 340 1152 136704 11.07 7.06467 143.787 214.394 376.445 376.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 6.4e-05 512 135 1152 172032 24.0972 6.61584 101.429 206.203 338.583 338.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 0.000512 512 70 256 37728 0.847072 3.50688 40.8464 45.2437 45.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 650 6.4e-05 1024 145 3904 215040 33.1359 13.4882 810.223 416.29 1273.33 1273.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 0.001024 4096 190 4224 10368 2.72621 118.238 155.718 276.726 276.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 6.4e-05 2048 220 1472 147456 81.334 28.211 418.308 832.562 1360.61 1360.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 3.2e-05 512 50 576 616704 17.5527 13.359 168.621 419.984 619.619 619.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 760 6.4e-05 1024 180 832 211968 33.2754 13.4675 137.631 414.458 599.026 599.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1830 3.2e-05 1024 230 1024 582912 46.8612 26.951 464.989 837.642 1376.6 1376.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 390 6.4e-05 2048 100 3072 119808 87.1511 28.074 577.833 828.586 1521.83 1521.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 0.000128 1024 340 1152 135936 11.0779 6.83827 116.831 212.626 347.5 347.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 6.4e-05 512 135 1152 147456 24.8174 6.54522 70.2452 198.038 299.887 300.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 0.000512 512 70 256 37728 0.848224 2.84096 38.5652 42.2977 42.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 650 6.4e-05 1024 145 3904 211968 33.3067 13.3811 650.397 415.124 1112.4 1112.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 0.001024 4096 190 4224 10224 2.70307 95.0262 153.762 251.533 251.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 6.4e-05 2048 220 1472 147456 80.8506 28.0069 344.336 828.586 1281.97 1282.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 3.2e-05 512 50 576 616320 17.5616 13.3673 134.12 418.882 584.032 584.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 760 6.4e-05 1024 180 832 208896 33.3715 13.3355 120.182 412.794 579.875 580.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1830 3.2e-05 1024 230 1024 580608 47.0028 26.8644 410.411 837.358 1321.8 1321.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 390 6.4e-05 2048 100 3072 116736 87.3964 28.0748 500.939 825.273 1441.88 1442.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 0.000128 1024 340 1152 135168 11.0963 6.82803 103.664 211.024 332.741 332.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 6.4e-05 512 135 1152 147456 24.8052 6.54131 62.1285 198.24 291.957 292.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 0.000512 512 70 256 37632 0.847872 2.50474 38.5509 41.9484 41.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 650 6.4e-05 1024 145 3904 208896 33.3757 13.3181 566.084 412.727 1025.69 1025.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 0.001024 4096 190 4224 10176 2.70006 85.5778 152.29 240.612 240.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 6.4e-05 2048 220 1472 141312 81.9184 27.8741 294.238 825.268 1229.49 1229.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 3.2e-05 512 50 576 615936 17.5389 13.3553 117.814 419.261 568.072 568.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 760 6.4e-05 1024 180 832 207360 33.5812 13.3462 105.508 412.464 565.092 565.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1830 3.2e-05 1024 230 1024 579840 46.8674 26.8493 361.7 834.559 1270.14 1270.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 390 6.4e-05 2048 100 3072 115200 87.7269 28.1552 434.527 824.598 1375.2 1375.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1630 0.000128 1024 340 1152 136320 11.0781 6.84454 92.2173 213.206 323.476 323.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 6.4e-05 512 135 1152 153600 25.8098 6.6231 57.3451 206.312 296.352 296.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 0.000512 512 70 256 37440 0.84992 2.29472 40.7613 43.9489 44.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 650 6.4e-05 1024 145 3904 207360 33.5885 13.439 497.079 412.389 956.679 956.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 0.001024 4096 190 4224 10080 2.69917 72.0405 154.086 228.868 228.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 6.4e-05 2048 220 1472 145920 80.7177 28.0995 267.302 824.598 1200.9 1201.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 3.2e-05 512 50 576 615360 17.564 13.3673 104.764 418.625 554.42 554.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 760 6.4e-05 1024 180 832 215040 33.5898 13.5382 255.232 418.467 721.02 721.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1830 3.2e-05 1024 230 1024 582400 47.0427 26.9514 847.021 837.71 1758.89 1759.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 390 6.4e-05 2048 100 3072 125440 87.141 28.4053 1104.86 836.608 2057.22 2057.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 0.000128 1024 340 1152 136640 11.1238 6.84646 213.825 213.879 445.804 445.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 6.4e-05 512 135 1152 172032 24.2956 6.64986 147.141 206.912 385.245 385.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 0.000512 512 70 256 37800 0.85024 4.99507 39.8985 45.7871 45.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 650 6.4e-05 1024 145 3904 216832 33.3416 13.5209 1213.88 418.396 1679.33 1679.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 0.001024 4096 190 4224 10416 2.7232 178.94 155.029 336.736 336.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 6.4e-05 2048 220 1472 150528 81.5135 28.432 642.614 838.876 1591.62 1591.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 3.2e-05 512 50 576 616672 17.5913 13.3796 242.35 419.171 692.598 692.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 760 6.4e-05 1024 180 832 215040 33.5156 13.5261 161.751 418.517 627.513 627.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1830 3.2e-05 1024 230 1024 580608 46.9989 26.8957 535.76 836.549 1446.37 1446.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 390 6.4e-05 2048 100 3072 125440 86.9488 28.3474 700.206 836.709 1652.41 1652.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 0.000128 1024 340 1152 136192 11.1321 6.83674 135.41 212.802 366.314 366.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 6.4e-05 512 135 1152 157696 24.7068 6.56925 86.816 202.756 321.094 321.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 0.000512 512 70 256 37744 0.854528 3.23027 39.1701 43.3008 43.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 650 6.4e-05 1024 145 3904 215040 33.5199 13.5175 763.525 418.452 1229.21 1229.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 610 0.001024 4096 190 4224 10304 2.72496 112.945 154.719 270.434 270.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 6.4e-05 2048 220 1472 150528 81.329 28.3566 408.63 836.82 1355.33 1355.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 3.2e-05 512 50 576 616448 17.5863 13.367 157.606 418.997 607.661 607.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 760 6.4e-05 1024 180 832 215040 33.6011 14.2622 137.394 418.481 603.933 604.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1830 3.2e-05 1024 230 1024 580608 47.0843 26.9675 455.138 836.388 1365.74 1365.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 390 6.4e-05 2048 100 3072 123648 87.5767 28.4836 585.204 836.631 1538.09 1538.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 0.000128 1024 340 1152 135744 11.1999 6.84445 114.522 213.879 346.57 346.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 6.4e-05 512 135 1152 150528 25.4015 6.57203 70.6552 202.113 304.977 305.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 0.000512 512 70 256 37632 0.844736 2.83034 40.1796 43.8954 43.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 650 6.4e-05 1024 145 3904 215040 33.5964 14.0094 647.658 418.407 1113.86 1114.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 0.001024 4096 190 4224 10248 2.71194 94.0742 154.999 251.826 251.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 6.4e-05 2048 220 1472 150528 81.4843 28.3764 347.352 836.676 1294.08 1294.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 3.2e-05 512 50 576 616224 17.5942 13.379 131.559 418.702 581.339 581.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 760 6.4e-05 1024 180 832 207872 33.6257 13.362 117.265 414.172 578.611 578.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1830 3.2e-05 1024 230 1024 580608 46.9684 26.8673 399.861 837.329 1311.18 1311.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 390 6.4e-05 2048 100 3072 121856 86.4617 27.9245 506.579 828.01 1449.17 1449.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 0.000128 1024 340 1152 136192 11.1134 6.83587 101.21 213.135 332.423 332.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 6.4e-05 512 135 1152 143360 24.1133 6.43686 59.055 192.742 282.589 282.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 0.000512 512 70 256 37632 0.851936 2.37245 38.7853 42.0533 42.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 650 6.4e-05 1024 145 3904 207872 33.6243 13.349 549.212 414.097 1010.47 1010.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 0.001024 4096 190 4224 10080 2.6991 79.534 154.391 236.664 236.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 6.4e-05 2048 220 1472 143360 81.8176 27.9757 291.059 828.023 1229.07 1229.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 3.2e-05 512 50 576 616448 17.5271 13.3591 115.649 419.322 565.956 566.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 760 6.4e-05 1024 180 832 206080 33.3486 13.3263 103.507 409.483 559.849 559.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1830 3.2e-05 1024 230 1024 577920 47.1809 26.8924 352.061 836.283 1262.58 1262.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 390 6.4e-05 2048 100 3072 116480 86.6863 27.7389 430.3 818.796 1363.71 1363.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 0.000128 1024 340 1152 134400 11.0967 6.8392 88.9534 210.375 317.391 317.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 6.4e-05 512 135 1152 143360 24.1754 6.44138 52.4933 192.799 276.146 276.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 0.000512 512 70 256 37520 0.846144 2.09507 37.7009 40.6836 40.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 650 6.4e-05 1024 145 3904 206080 33.3455 13.2854 483.227 409.414 939.456 939.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 0.001024 4096 190 4224 10080 2.70336 69.865 152.488 225.097 225.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 6.4e-05 2048 220 1472 143360 80.6167 27.7366 257.632 819.205 1185.38 1185.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 3.2e-05 512 50 576 614880 17.6176 13.3778 102.338 418.956 552.389 552.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 760 6.4e-05 1024 180 832 215040 33.3932 13.4997 252.792 417.719 717.59 717.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1830 3.2e-05 1024 230 1024 582656 46.8608 26.9326 840.596 837.757 1752.31 1752.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 390 6.4e-05 2048 100 3072 124928 86.8691 28.2672 1076.45 835.19 2026.96 2027.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 0.000128 1024 340 1152 136704 11.1135 6.83213 210.917 213.964 442.951 443.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 6.4e-05 512 135 1152 180224 23.8399 6.70602 150.365 208.946 390.097 390.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 0.000512 512 70 256 37760 0.846176 5.0176 40.2166 46.124 46.1748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 650 6.4e-05 1024 145 3904 217088 33.1534 13.4902 1165.31 417.646 1629.79 1629.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 0.001024 4096 190 4224 10432 2.72547 173.974 156.027 332.769 332.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 6.4e-05 2048 220 1472 149504 81.2836 28.3278 630.683 835.225 1575.7 1575.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 3.2e-05 512 50 576 616704 17.537 13.353 242.316 419.218 692.522 692.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 760 6.4e-05 1024 180 832 212992 33.5751 13.5037 168.417 417.737 633.428 633.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1830 3.2e-05 1024 230 1024 581632 46.9537 26.8943 560.318 837.702 1472.03 1472.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 390 6.4e-05 2048 100 3072 122880 87.2515 28.3259 706.334 835.144 1657.26 1657.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 0.000128 1024 340 1152 136192 11.0807 6.83203 140.146 213.335 371.525 371.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 6.4e-05 512 135 1152 180224 23.8519 6.7113 98.6654 208.955 338.419 338.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 0.000512 512 70 256 37632 0.849664 3.4447 41.2228 45.5596 45.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 650 6.4e-05 1024 145 3904 217088 33.1848 13.4943 752.67 417.68 1217.21 1217.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 0.001024 4096 190 4224 10368 2.73203 115.219 157.07 275.064 275.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 6.4e-05 2048 220 1472 147456 81.8263 28.3177 419.073 835.329 1364.73 1364.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 3.2e-05 512 50 576 616448 17.5512 13.3637 159.847 418.909 609.776 609.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 760 6.4e-05 1024 180 832 208896 33.3768 13.4044 135.619 412.79 595.38 595.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1830 3.2e-05 1024 230 1024 580608 46.9904 26.8636 463.122 837.363 1374.5 1374.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 390 6.4e-05 2048 100 3072 116736 87.3828 27.9757 555.238 825.255 1496.05 1496.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 0.000128 1024 340 1152 135168 11.0972 6.82598 115.645 212.837 346.534 346.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 6.4e-05 512 135 1152 147456 24.8144 6.53939 66.785 198.235 296.612 296.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 0.000512 512 70 256 37632 0.845984 2.86154 39.6078 43.358 43.4076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 650 6.4e-05 1024 145 3904 208896 33.3668 13.3201 594.507 412.724 1054.11 1054.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 0.001024 4096 190 4224 10176 2.70522 91.4605 154.397 248.605 248.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 6.4e-05 2048 220 1472 141312 81.921 27.9534 333.083 826.267 1269.41 1269.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 3.2e-05 512 50 576 615936 17.5422 13.349 132.805 419.259 583.055 583.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 760 6.4e-05 1024 180 832 212992 33.6031 13.5518 128.509 418.282 594.14 594.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1830 3.2e-05 1024 230 1024 577536 47.0346 26.8271 423.86 835.868 1333.75 1333.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 390 6.4e-05 2048 100 3072 122880 87.2564 28.3865 534.608 836.222 1486.67 1486.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 0.000128 1024 340 1152 135168 11.1703 6.82998 105.799 213.721 337.652 337.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 6.4e-05 512 135 1152 163840 23.3068 6.54038 66.9123 198.234 295.235 295.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 0.000512 512 70 256 37376 0.845632 2.63168 39.4761 42.9955 43.0408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 650 6.4e-05 1024 145 3904 212992 33.6222 13.5004 542.987 418.691 1008.99 1009.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 0.001024 4096 190 4224 10240 2.72637 83.3106 154.316 240.395 240.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 6.4e-05 2048 220 1472 147456 81.8647 28.2619 321.688 836.414 1268.42 1268.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 3.2e-05 512 50 576 616448 17.5465 13.3599 121.7 419.376 572.085 572.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 760 6.4e-05 1024 180 832 204800 33.8382 13.4018 114.584 412.578 574.593 574.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1830 3.2e-05 1024 230 1024 578560 47.3013 26.8841 390.389 838.272 1303.01 1303.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 390 6.4e-05 2048 100 3072 112640 88.4881 27.8876 452.633 824.828 1394.03 1394.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 0.000128 1024 340 1152 133120 10.9965 6.79731 97.1126 209.713 324.747 324.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 6.4e-05 512 135 1152 122880 25.9613 6.43686 46.639 192.64 271.921 272.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 0.000512 512 70 256 37440 0.847136 2.37158 38.7004 41.9615 42.0101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 650 6.4e-05 1024 145 3904 204800 33.8358 13.3202 480.365 412.855 940.559 940.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 0.001024 4096 190 4224 9920 2.68864 76.2596 153.659 232.65 232.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 6.4e-05 2048 220 1472 143360 81.2962 27.9469 286.396 824.92 1220.74 1220.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 3.2e-05 512 50 576 615680 17.5514 13.3591 112.222 419.113 562.343 562.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 760 6.4e-05 1024 180 832 208896 33.3994 13.3509 108.95 412.66 568.555 568.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1830 3.2e-05 1024 230 1024 577536 46.7428 26.7325 368.383 832.706 1274.73 1274.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 390 6.4e-05 2048 100 3072 110592 88.9761 27.8875 419.977 824.996 1362.03 1362.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 0.000128 1024 340 1152 132096 11.0641 6.80694 90.5482 208.787 317.334 317.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 6.4e-05 512 135 1152 147456 24.8457 6.53955 51.7364 198.177 281.541 281.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 0.000512 512 70 256 37248 0.843904 2.31834 38.4 41.6068 41.6555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 650 6.4e-05 1024 145 3904 208896 33.3946 13.3242 448.764 412.592 908.263 908.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 0.001024 4096 190 4224 9984 2.70589 72.0776 152.267 227.097 227.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 6.4e-05 2048 220 1472 135168 83.307 28.158 257.413 825 1194.07 1194.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 3.2e-05 512 50 576 614400 17.5611 13.3493 105.942 418.478 555.432 555.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 760 6.4e-05 1024 180 896 210432 34.2096 13.5452 355.278 419.432 822.657 822.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1830 3.2e-05 1024 230 1024 579328 47.7294 26.9219 1093.45 838.845 2007.11 2007.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 390 6.4e-05 2048 100 3072 119296 88.6347 28.416 901.429 838.719 1857.39 1857.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1630 0.000128 1024 340 1152 136576 11.1241 6.836 184.971 215.137 418.197 418.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 6.4e-05 512 135 1152 174080 24.4685 6.71558 129.226 209.113 369.772 369.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1510 0.000512 512 70 256 37856 0.832096 6.7393 41.7325 49.3468 49.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 650 6.4e-05 1024 145 3968 217088 33.3366 13.5089 1042.33 419.479 1508.84 1508.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 610 0.001024 4096 190 4224 10480 2.7303 153.477 159.215 315.467 315.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 6.4e-05 2048 220 1536 147456 82.5683 28.3427 949.168 838.722 1898.99 1899.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1960 3.2e-05 512 50 640 616704 17.5861 13.3818 232.92 419.526 683.519 683.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 760 6.4e-05 1024 180 896 209920 34.1053 13.5127 259.577 419.452 726.846 727.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1830 3.2e-05 1024 230 1024 579072 47.1698 26.8777 814.177 838.532 1726.92 1727.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 390 6.4e-05 2048 100 3072 118784 88.6601 28.2972 1011.08 838.588 1966.82 1966.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1630 0.000128 1024 340 1152 136448 11.1104 6.83008 210.289 214.63 442.987 443.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 6.4e-05 512 135 1152 172032 24.658 6.7113 139.47 209.122 380.192 380.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 0.000512 512 70 256 37824 0.856064 4.64896 40.3326 45.8799 45.9288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 650 6.4e-05 1024 145 3968 217088 33.2962 13.5016 1188.21 419.384 1654.58 1654.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 0.001024 4096 190 4224 10464 2.72829 171.546 157.927 332.247 332.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 6.4e-05 2048 220 1536 147456 82.1417 28.508 638.036 838.683 1587.56 1587.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 3.2e-05 512 50 640 616576 17.5586 13.3588 241.39 420.902 693.314 693.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 760 6.4e-05 1024 180 896 208896 34.0418 13.4984 166.394 417.716 631.844 631.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1830 3.2e-05 1024 230 1024 578560 47.2864 26.8856 524.428 837.737 1436.5 1436.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 390 6.4e-05 2048 100 3072 116736 88.9267 28.3259 643.512 835.102 1596.12 1596.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1630 0.000128 1024 340 1152 136192 11.1386 6.83021 135.842 213.956 367.899 368.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 6.4e-05 512 135 1152 172032 24.6673 6.70822 95.3391 208.938 335.891 336.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 0.000512 512 70 256 37760 0.850688 3.21773 41.2638 45.3772 45.4267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 650 6.4e-05 1024 145 3968 215040 33.4037 13.7375 761.69 417.857 1226.87 1227.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 0.001024 4096 190 4224 10432 2.72598 112.001 158.572 273.342 273.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 6.4e-05 2048 220 1536 145408 82.3774 28.2617 405.913 835.961 1352.7 1352.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 3.2e-05 512 50 640 616448 17.5534 13.3542 165.637 419.104 615.749 615.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 760 6.4e-05 1024 180 896 205824 34.1939 13.4664 133.307 416.304 597.466 597.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1830 3.2e-05 1024 230 1024 577536 47.242 26.8595 425.733 836.258 1336.25 1336.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 390 6.4e-05 2048 100 3072 116736 88.4709 28.2124 522.848 832.356 1472.09 1472.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1630 0.000128 1024 340 1152 135936 11.1182 6.83206 110.291 213.31 341.68 341.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 6.4e-05 512 135 1152 159744 25.2561 6.61926 72.6912 206.176 310.986 311.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 0.000512 512 70 256 37728 0.84768 2.61414 40.8476 44.3525 44.4026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 650 6.4e-05 1024 145 3968 215040 33.1592 13.4403 616.039 416.233 1079.06 1079.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 0.001024 4096 190 4224 10368 2.71203 90.013 157.231 250 250.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 6.4e-05 2048 220 1536 144384 82.0996 28.2522 331.13 832.338 1274.01 1274.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 3.2e-05 512 50 640 616320 17.5365 13.3606 134.258 418.959 584.212 584.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 760 6.4e-05 1024 180 896 208896 34.0665 13.4939 121.033 417.767 586.556 586.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1830 3.2e-05 1024 230 1024 577536 47.3395 26.8833 380.311 837.761 1292.45 1292.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 390 6.4e-05 2048 100 3072 114688 89.4827 28.2642 459.218 835.213 1412.37 1412.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1630 0.000128 1024 340 1152 135168 11.1446 6.8319 98.0226 213.352 329.479 329.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 6.4e-05 512 135 1152 163840 25.4329 6.90381 66.155 208.971 307.701 307.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 0.000512 512 70 256 37632 0.84848 2.3375 41.225 44.4554 44.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 650 6.4e-05 1024 145 3968 212992 33.6011 13.484 545.559 417.701 1010.53 1010.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 0.001024 4096 190 4224 10368 2.72179 80.8829 157.764 241.412 241.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 6.4e-05 2048 220 1536 143360 82.8865 28.2715 294.458 835.212 1241.02 1241.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 3.2e-05 512 50 640 615936 17.5446 13.353 119.184 418.943 569.124 569.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 760 6.4e-05 1024 180 896 209920 34.1143 13.521 112.87 419.275 579.976 580.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1830 3.2e-05 1024 230 1024 578560 47.2444 26.8858 349.397 837.988 1261.68 1261.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 390 6.4e-05 2048 100 3072 117760 88.9692 28.3603 435.727 838.21 1391.47 1391.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1630 0.000128 1024 340 1152 134400 11.0804 6.86058 90.2999 212.714 321.083 321.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 6.4e-05 512 135 1152 163840 24.8932 6.62112 61.3982 206.281 299.436 299.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 0.000512 512 70 256 37600 0.849792 2.10512 40.8088 43.8078 43.8569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 650 6.4e-05 1024 145 3968 215040 33.5095 13.5004 506.08 419.197 972.48 972.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 610 0.001024 4096 190 4224 10240 2.70883 73.4336 156.572 232.759 232.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 6.4e-05 2048 220 1536 143360 83.0892 28.2919 269.238 838.213 1219.02 1219.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 3.2e-05 512 50 640 616320 17.5348 13.3612 110.365 419.053 560.415 560.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 760 6.4e-05 1024 180 896 202752 34.0302 13.441 99.7897 412.402 559.857 560.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1830 3.2e-05 1024 230 1024 577536 47.3412 26.8655 322.53 836.553 1233.45 1233.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 390 6.4e-05 2048 100 3072 110592 88.9372 27.9286 377.778 824.48 1319.32 1319.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1630 0.000128 1024 340 1152 135168 11.0839 6.83213 83.5538 211.596 313.201 313.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 6.4e-05 512 135 1152 147456 24.831 6.53318 51.1155 198.048 280.766 280.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1510 0.000512 512 70 256 37632 0.846304 1.97427 38.5344 41.3985 41.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 650 6.4e-05 1024 145 3968 208896 33.359 13.3178 452.973 412.326 912.158 912.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 610 0.001024 4096 190 4224 10176 2.70131 65.577 154.893 223.215 223.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 6.4e-05 2048 220 1536 141312 81.9182 27.9095 247.391 824.476 1181.88 1182.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 3.2e-05 512 50 640 615936 17.5518 13.3515 101.07 418.858 550.936 551.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 760 6.4e-05 1024 180 896 200704 34.4242 13.3628 93.6598 414.125 555.757 555.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1830 3.2e-05 1024 230 1024 577024 47.3586 26.8657 302.773 837.222 1214.37 1214.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 390 6.4e-05 2048 100 3072 114688 88.309 27.9487 367.98 827.919 1312.35 1312.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1630 0.000128 1024 340 1152 136192 11.1245 6.83008 79.0489 214.153 311.283 311.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 6.4e-05 512 135 1152 143360 24.1189 6.43843 46.5018 192.721 270.016 270.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 0.000512 512 70 256 37632 0.849408 1.82842 37.7285 40.4492 40.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 650 6.4e-05 1024 145 3968 207872 33.6213 13.3506 424.607 414.048 885.811 885.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 610 0.001024 4096 190 4224 10080 2.70538 61.3234 154.806 218.877 218.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 6.4e-05 2048 220 1536 143360 81.8169 27.9224 236.504 827.919 1174.35 1174.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 3.2e-05 512 50 640 615552 17.546 13.3574 95.3538 419.282 545.639 545.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 760 6.4e-05 1024 180 896 204800 34.5372 13.5109 91.1183 418.037 557.391 557.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1830 3.2e-05 1024 230 1024 573440 47.4712 26.8556 285.884 835.399 1195.77 1195.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 390 6.4e-05 2048 100 3072 114688 89.5471 28.3421 349.123 835.746 1302.95 1303.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1630 0.000128 1024 340 1152 135168 11.1656 6.83491 74.3511 213.609 306.089 306.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 6.4e-05 512 135 1152 131072 26.2717 6.53926 41.0142 198.119 272.186 272.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1510 0.000512 512 70 256 37376 0.84368 1.96138 38.4093 41.2546 41.3038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 650 6.4e-05 1024 145 3968 212992 33.6219 13.4923 414.247 417.969 879.523 879.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 610 0.001024 4096 190 4224 10240 2.72179 60.4059 156.784 219.955 220.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 630 6.4e-05 2048 220 1536 139264 83.8957 28.2747 711.862 835.759 1659.98 1660.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 3.2e-05 512 50 640 615424 17.5475 13.3609 90.2932 419.132 540.434 540.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 760 6.4e-05 1024 180 780 215040 32.9112 13.5747 281.247 413.886 741.81 741.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1830 3.2e-05 1024 230 1020 580608 46.9576 26.8698 282.461 836.746 1193.19 1193.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 390 6.4e-05 2048 100 3120 121856 86.4692 28.1661 360.141 827.433 1302.4 1302.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1630 0.000128 1024 340 1200 136192 11.1162 6.83763 74.6239 213.993 306.696 306.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 6.4e-05 512 135 1140 143360 24.118 6.44096 40.2904 192.605 263.691 263.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1510 0.000512 512 70 240 37632 0.831232 6.61162 38.4478 45.9347 45.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 650 6.4e-05 1024 145 3900 207872 33.6247 13.5015 385.525 413.812 846.648 846.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 610 0.001024 4096 190 4260 10080 2.70493 58.1427 154.652 215.543 215.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 6.4e-05 2048 220 1500 143360 81.9719 27.9284 823.781 828.001 1761.87 1762.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 3.2e-05 512 50 600 616448 17.5339 13.3606 82.2871 419.033 532.314 532.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 760 6.4e-05 1024 180 832 207872 33.6963 13.3743 283.212 414.166 744.643 744.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1830 3.2e-05 1024 230 1024 580608 46.9452 26.8698 275.122 837.322 1186.42 1186.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 390 6.4e-05 2048 100 3072 121856 86.4728 28.0683 349.566 827.995 1292.28 1292.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1630 0.000128 1024 340 1152 136192 11.1228 6.82829 69.8989 213.129 301.109 301.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 6.4e-05 512 135 1152 143360 24.105 6.43098 40.7454 192.739 264.257 264.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1510 0.000512 512 70 256 37632 0.832928 6.70355 38.7951 46.3744 46.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 650 6.4e-05 1024 145 3904 207872 33.6387 13.3545 377.369 414.094 838.641 838.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 610 0.001024 4096 190 4224 10080 2.70301 56.4775 154.392 213.615 213.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 6.4e-05 2048 220 1472 143360 81.9529 27.9204 689.138 828.014 1627.21 1627.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 3.2e-05 512 50 576 616448 17.5226 13.3581 79.5428 419.428 529.952 530.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 760 6.4e-05 1024 180 800 206080 33.4258 13.2956 291.477 409.346 747.741 747.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1830 3.2e-05 1024 230 1000 577920 47.1596 26.8955 278.599 836.022 1188.83 1188.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 390 6.4e-05 2048 100 3100 116480 86.6844 27.7299 345.184 818.363 1278.15 1278.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1630 0.000128 1024 340 1200 134400 11.0995 6.82394 73.7371 211.902 303.69 303.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 6.4e-05 512 135 1150 143360 24.1748 6.43686 41.1642 192.735 264.755 264.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1510 0.000512 512 70 250 37520 0.831488 6.91542 37.6352 45.4254 45.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 650 6.4e-05 1024 145 3850 206080 33.3477 13.2895 380.976 409.273 837.079 837.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 610 0.001024 4096 190 4250 10080 2.7095 57.8674 151.539 212.157 212.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 6.4e-05 2048 220 1450 134400 82.9327 27.8381 768.757 818.379 1698.1 1698.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 3.2e-05 512 50 550 616000 17.6228 13.3798 76.3057 418.817 526.223 526.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 760 6.4e-05 1024 180 816 206080 33.4506 13.4368 296.681 409.434 753.198 753.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1830 3.2e-05 1024 230 1008 582400 46.781 26.901 277.69 836.199 1187.74 1187.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 390 6.4e-05 2048 100 3072 116480 86.7039 27.7676 340.608 818.542 1273.81 1273.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1630 0.000128 1024 340 1152 134400 11.1127 6.82803 70.3595 210.354 298.785 298.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 6.4e-05 512 135 1152 143360 24.1903 6.43686 41.3587 192.776 264.999 265.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1510 0.000512 512 70 240 37520 0.830816 6.63347 38.697 46.2044 46.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 650 6.4e-05 1024 145 3888 206080 33.3605 13.3366 380.967 409.362 837.209 837.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 610 0.001024 4096 190 4224 10080 2.70336 58.0895 153.178 214.012 214.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 6.4e-05 2048 220 1488 143360 80.8176 27.7709 832.992 818.545 1760.31 1760.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 3.2e-05 512 50 576 616000 17.6103 13.3816 80.2249 418.906 530.224 530.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 760 6.4e-05 1024 180 800 217088 33.3164 13.4984 297.439 418.208 762.657 762.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1830 3.2e-05 1024 230 992 583680 46.8072 26.8882 314.577 838.651 1227.08 1227.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 390 6.4e-05 2048 100 3072 126976 86.5285 28.4169 425.287 836.08 1376.5 1376.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1630 0.000128 1024 340 1152 137216 11.0143 6.83155 82.1578 213.706 313.838 313.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 6.4e-05 512 135 1152 180224 23.8634 6.70979 57.7946 209.189 297.797 297.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1510 0.000512 512 70 224 37888 0.833312 6.15693 42.4141 49.4468 49.5029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 650 6.4e-05 1024 145 3872 217088 33.1724 13.4874 458.753 418.189 923.787 923.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 610 0.001024 4096 190 4224 10368 2.7241 68.3102 154.878 225.954 226.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 6.4e-05 2048 220 1472 151552 81.1117 28.2967 855.007 836.156 1800.77 1800.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1960 3.2e-05 512 50 544 617472 17.5484 13.3524 103.525 419.396 553.921 554.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 760 6.4e-05 1024 180 800 215040 32.7219 13.3478 156.023 412.792 615.078 615.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1830 3.2e-05 1024 230 992 576000 47.2043 26.849 470.902 834.895 1380.01 1380.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 390 6.4e-05 2048 100 3072 122880 85.9321 27.9041 625.315 825.253 1564.6 1564.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1630 0.000128 1024 340 1152 134400 10.9426 6.80986 122.348 209.966 350.197 350.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 6.4e-05 512 135 1152 122880 28.6217 6.6519 60.0541 206.478 302.044 302.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1510 0.000512 512 70 224 37440 0.82944 2.67459 39.7979 43.3416 43.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 650 6.4e-05 1024 145 3872 199680 34.4216 13.3509 639.163 412.729 1099.85 1099.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 610 0.001024 4096 190 4224 9600 2.67187 95.6043 151.087 249.404 249.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 630 6.4e-05 2048 220 1472 138240 82.6347 27.8938 1010.35 825.26 1946.32 1946.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 3.2e-05 512 50 544 616320 17.5398 13.3509 130.29 418.798 580.079 580.175
