// Seed: 3455556482
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri id_2,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output tri id_7,
    input tri id_8,
    input supply0 id_9,
    output uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input wor id_13
);
  assign id_3 = id_4;
endmodule
program module_1 #(
    parameter id_8 = 32'd64
) (
    input wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    inout wor id_5,
    input supply0 id_6
);
  logic _id_8;
  ;
  wire id_9;
  wire [id_8 : 1] id_10;
  assign id_8 = id_6;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_1,
      id_1,
      id_5,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_5 = -1 * id_0;
  logic id_11;
  ;
  wire id_12;
endprogram
