<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d')">rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.96</td>
<td class="s6 cl rt"><a href="mod895.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod895.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod895.html#Toggle" >  1.19</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod895.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod895.html#inst_tag_292628"  onclick="showContent('inst_tag_292628')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 41.86</td>
<td class="s6 cl rt"><a href="mod895.html#inst_tag_292628_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod895.html#inst_tag_292628_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod895.html#inst_tag_292628_Toggle" >  0.75</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod895.html#inst_tag_292628_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod895.html#inst_tag_292629"  onclick="showContent('inst_tag_292629')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></td>
<td class="s4 cl rt"> 41.96</td>
<td class="s6 cl rt"><a href="mod895.html#inst_tag_292629_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod895.html#inst_tag_292629_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod895.html#inst_tag_292629_Toggle" >  1.19</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod895.html#inst_tag_292629_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_292628'>
<hr>
<a name="inst_tag_292628"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_292628" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.86</td>
<td class="s6 cl rt"><a href="mod895.html#inst_tag_292628_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod895.html#inst_tag_292628_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod895.html#inst_tag_292628_Toggle" >  0.75</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod895.html#inst_tag_292628_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.89</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.47</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.35</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod526.html#inst_tag_187378" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod325.html#inst_tag_132808" id="tag_urg_inst_132808">Bf</a></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44107" id="tag_urg_inst_44107">Bp</a></td>
<td class="s5 cl rt"> 55.26</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1068.html#inst_tag_336595" id="tag_urg_inst_336595">Rp</a></td>
<td class="s5 cl rt"> 50.52</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod710.html#inst_tag_220626" id="tag_urg_inst_220626">us72a3ed95</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_292629'>
<hr>
<a name="inst_tag_292629"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_292629" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.96</td>
<td class="s6 cl rt"><a href="mod895.html#inst_tag_292629_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod895.html#inst_tag_292629_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod895.html#inst_tag_292629_Toggle" >  1.19</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod895.html#inst_tag_292629_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.99</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.88</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.89</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.46</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.71</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod526.html#inst_tag_187379" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod325.html#inst_tag_132811" id="tag_urg_inst_132811">Bf</a></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod222.html#inst_tag_44110" id="tag_urg_inst_44110">Bp</a></td>
<td class="s5 cl rt"> 56.12</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.54</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1068.html#inst_tag_336596" id="tag_urg_inst_336596">Rp</a></td>
<td class="s5 cl rt"> 50.63</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.51</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod710.html#inst_tag_220628" id="tag_urg_inst_220628">us72a3ed95</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod895.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54277</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>54343</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
54276                   	assign Gen0_Req_Lock = GenLcl_Req_Lock;
54277      1/1          	assign Gen0_Req_Opc = GenLcl_Req_Opc;
54278      <font color = "red">0/1     ==>  	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;</font>
54279      1/1          	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
54280      1/1          	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
54281      1/1          	assign Gen0_Req_User = GenLcl_Req_User;
54282      <font color = "red">0/1     ==>  	assign Gen0_Req_Vld = GenLcl_Req_Vld;</font>
54283      1/1          	assign Strm1_Ratio = Strm1Cmd [0];
54284                   	assign Strm1_Type = Strm1Cmd [1];
54285                   	assign Strm3Cmd = { Len1MSB , Strm2Cmd };
54286                   	assign Strm4Cmd = Strm3Cmd;
54287                   	assign Cmd0_StrmLen1MSB = Strm4Cmd [3];
54288                   	assign Cmd0_StrmRatio = Strm4Cmd [0];
54289                   	assign Cmd0_StrmType = Strm4Cmd [1];
54290                   	assign Cmd0_StrmValid = Strm4Cmd [2];
54291                   	assign Cmd0_Vld = u_f42a;
54292                   	rsnoc_z_H_R_G_G2_S_U_71372c9b Ist(
54293                   		.CmdRx_CurIsWrite( Cmd1P_CurIsWrite )
54294                   	,	.CmdRx_MatchId( Cmd1P_MatchId )
54295                   	,	.CmdRx_StrmLen1MSB( Cmd1P_StrmLen1MSB )
54296                   	,	.CmdRx_StrmRatio( Cmd1P_StrmRatio )
54297                   	,	.CmdRx_StrmType( Cmd1P_StrmType )
54298                   	,	.CmdRx_StrmValid( Cmd1P_StrmValid )
54299                   	,	.CmdRx_Vld( Cmd1P_Vld )
54300                   	,	.CmdTx_CurIsWrite( Cmd2_CurIsWrite )
54301                   	,	.CmdTx_Err( Cmd2_Err )
54302                   	,	.CmdTx_MatchId( Cmd2_MatchId )
54303                   	,	.CmdTx_Split( Cmd2_Split )
54304                   	,	.CmdTx_StrmLen1MSB( Cmd2_StrmLen1MSB )
54305                   	,	.CmdTx_StrmRatio( Cmd2_StrmRatio )
54306                   	,	.CmdTx_StrmType( Cmd2_StrmType )
54307                   	,	.CmdTx_StrmValid( Cmd2_StrmValid )
54308                   	,	.CmdTx_SubWord( Cmd2_SubWord )
54309                   	,	.CmdTx_Vld( Cmd2_Vld )
54310                   	,	.GenRx_Req_Addr( Gen2P_Req_Addr )
54311                   	,	.GenRx_Req_Be( Gen2P_Req_Be )
54312                   	,	.GenRx_Req_BurstType( Gen2P_Req_BurstType )
54313                   	,	.GenRx_Req_Data( Gen2P_Req_Data )
54314                   	,	.GenRx_Req_Last( Gen2P_Req_Last )
54315                   	,	.GenRx_Req_Len1( Gen2P_Req_Len1 )
54316                   	,	.GenRx_Req_Lock( Gen2P_Req_Lock )
54317                   	,	.GenRx_Req_Opc( Gen2P_Req_Opc )
54318                   	,	.GenRx_Req_Rdy( Gen2P_Req_Rdy )
54319                   	,	.GenRx_Req_SeqId( Gen2P_Req_SeqId )
54320                   	,	.GenRx_Req_SeqUnOrdered( Gen2P_Req_SeqUnOrdered )
54321                   	,	.GenRx_Req_SeqUnique( Gen2P_Req_SeqUnique )
54322                   	,	.GenRx_Req_User( Gen2P_Req_User )
54323                   	,	.GenRx_Req_Vld( Gen2P_Req_Vld )
54324                   	,	.GenTx_Req_Addr( Gen3_Req_Addr )
54325                   	,	.GenTx_Req_Be( Gen3_Req_Be )
54326                   	,	.GenTx_Req_BurstType( Gen3_Req_BurstType )
54327                   	,	.GenTx_Req_Data( Gen3_Req_Data )
54328                   	,	.GenTx_Req_Last( Gen3_Req_Last )
54329                   	,	.GenTx_Req_Len1( Gen3_Req_Len1 )
54330                   	,	.GenTx_Req_Lock( Gen3_Req_Lock )
54331                   	,	.GenTx_Req_Opc( Gen3_Req_Opc )
54332                   	,	.GenTx_Req_Rdy( Gen3_Req_Rdy )
54333                   	,	.GenTx_Req_SeqId( Gen3_Req_SeqId )
54334                   	,	.GenTx_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
54335                   	,	.GenTx_Req_SeqUnique( Gen3_Req_SeqUnique )
54336                   	,	.GenTx_Req_User( Gen3_Req_User )
54337                   	,	.GenTx_Req_Vld( Gen3_Req_Vld )
54338                   	,	.Sys_Clk( Sys_Clk )
54339                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
54340                   	,	.Sys_Clk_En( Sys_Clk_En )
54341                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
54342                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
54343      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
54344      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
54345      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )</font>
54346      1/1          	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
54347      1/1          	,	.Translation_Found( Translation_1_Found )
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod895.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54266
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54335
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54380
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod895.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">4</td>
<td class="rt">4.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">11</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">5</td>
<td class="rt">1.08  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">11</td>
<td class="rt">3.27  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">6</td>
<td class="rt">3.57  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">5</td>
<td class="rt">2.98  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">592</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod895.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54266</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54335</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54380</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">54277</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">54343</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54266      	assign u_81fa = Len1W & ~ Aper_MaxLen1W;
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Wrc) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54335      	,	.GenTx_Req_SeqUnique( Gen3_Req_SeqUnique )
           	 	                                          
54336      	,	.GenTx_Req_User( Gen3_Req_User )
           	 	                                
54337      	,	.GenTx_Req_Vld( Gen3_Req_Vld )
           	 	                              
54338      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54339      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54340      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54341      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54342      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54343      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54344      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54345      	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )
           	 	                                
54346      	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
           	 	                                    
54347      	,	.Translation_Found( Translation_1_Found )
           	 	                                         
54348      	,	.Translation_Key( Translation_1_Key )
           	 	                                     
54349      	,	.Translation_MatchId( Translation_1_MatchId )
           	 	                                             
54350      	);
           	  
54351      	assign CxtEn_Load = u_c4d7 & { 8 { CxtReq_Write }  };
           	                                                     
54352      	assign CxtEn_Update_BufId = u_3700 & { 8 { CxtReq_Update_BufId }  };
           	                                                                    
54353      	assign CxtEn_Update_PktCnt1 = u_bb9d & { 8 { CxtReq_Update_PktCnt1 }  };
           	                                                                        
54354      	assign u_b10a = CxtEn_Load [6] | CxtEn_Update_PktCnt1 [6];
           	                                                          
54355      	assign Cxt_6 = { u_307b , u_b922 , u_cb42 , u_749c , u_904a , u_a2be , u_aab3 , u_9614 };
           	                                                                                         
54356      	assign u_d76d = CxtEn_Load [5] | CxtEn_Update_PktCnt1 [5];
           	                                                          
54357      	assign Cxt_5 = { u_91f4 , u_12f2 , u_1851 , u_36f8 , u_4032 , u_fb62 , u_7fff , u_7557 };
           	                                                                                         
54358      	assign u_961b = CxtEn_Load [4] | CxtEn_Update_PktCnt1 [4];
           	                                                          
54359      	assign Cxt_4 = { u_cafa , u_9c99 , u_88e5 , u_1593 , u_1ecd , u_3141 , u_b442 , u_f759 };
           	                                                                                         
54360      	assign u_5bda = CxtEn_Load [3] | CxtEn_Update_PktCnt1 [3];
           	                                                          
54361      	assign Cxt_3 = { u_852f , u_4ffd , u_47b5 , u_15c2 , u_c88 , u_493 , u_2041 , u_df99 };
           	                                                                                       
54362      	assign u_7a6b = CxtEn_Load [2] | CxtEn_Update_PktCnt1 [2];
           	                                                          
54363      	assign Cxt_2 = { u_a558 , u_3f96 , u_f772 , u_f5ac , u_fee6 , u_ec72 , u_f8cf , u_3906 };
           	                                                                                         
54364      	assign u_2983 = CxtEn_Load [1] | CxtEn_Update_PktCnt1 [1];
           	                                                          
54365      	assign Cxt_1 = { u_8884 , u_e0c1 , u_84dd , u_4076 , u_8a31 , u_52d5 , u_53e8_895 , u_f135 };
           	                                                                                             
54366      	assign u_b3f8 = CxtEn_Load [0] | CxtEn_Update_PktCnt1 [0];
           	                                                          
54367      	assign Cxt_0 = { u_61d3 , u_b47f , u_43f9 , u_9385 , u_ee8 , u_215c , u_2173 , u_e44a };
           	                                                                                        
54368      	assign CxtRsp_BufId = u_70a9 [14:11];
           	                                     
54369      	assign CxtRsp_First = u_70a9 [15];
           	                                  
54370      	assign CxtRsp_OrdPtr = u_70a9 [9:6];
           	                                    
54371      	assign CxtRsp_PktCnt1 = u_70a9 [2:0];
           	                                     
54372      	assign CxtRsp_StrmLen1wOrAddrw = u_70a9 [5];
           	                                            
54373      	assign CxtRsp_StrmRatio = u_70a9 [4];
           	                                     
54374      	assign CxtRsp_StrmType = u_70a9 [3];
           	                                    
54375      	assign CxtRsp_WrInErr = u_70a9 [10];
           	                                    
54376      	rsnoc_z_H_R_G_G2_P_U_c03cd59e_A0111105193 Ip3(
           	                                              
54377      		.CmdBwd_ApertureId( )
           		                     
54378      	,	.CmdBwd_CxtId( )
           	 	                
54379      	,	.CmdBwd_Err( )
           	 	              
54380      	,	.CmdBwd_MatchId( )
           	 	                  
54381      	,	.CmdBwd_Split( )
           	 	                
54382      	,	.CmdBwd_StrmLen1MSB( )
           	 	                      
54383      	,	.CmdBwd_StrmValid( )
           	 	                    
54384      	,	.CmdBwd_Vld( )
           	 	              
54385      	,	.CmdRx_ApertureId( Cmd3_ApertureId )
           	 	                                    
54386      	,	.CmdRx_CxtId( Cmd3_CxtId )
           	 	                          
54387      	,	.CmdRx_Err( Cmd3_Err )
           	 	                      
54388      	,	.CmdRx_MatchId( Cmd3_MatchId )
           	 	                              
54389      	,	.CmdRx_Split( Cmd3_Split )
           	 	                          
54390      	,	.CmdRx_StrmLen1MSB( Cmd3_StrmLen1MSB )
           	 	                                      
54391      	,	.CmdRx_StrmValid( Cmd3_StrmValid )
           	 	                                  
54392      	,	.CmdRx_Vld( Cmd3_Vld )
           	 	                      
54393      	,	.CmdTx_ApertureId( Cmd3P_ApertureId )
           	 	                                     
54394      	,	.CmdTx_CxtId( Cmd3P_CxtId )
           	 	                           
54395      	,	.CmdTx_Err( Cmd3P_Err )
           	 	                       
54396      	,	.CmdTx_MatchId( Cmd3P_MatchId )
           	 	                               
54397      	,	.CmdTx_Split( Cmd3P_Split )
           	 	                           
54398      	,	.CmdTx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54399      	,	.CmdTx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54400      	,	.CmdTx_Vld( Cmd3P_Vld )
           	 	                       
54401      	,	.CoutBwdVld( )
           	 	              
54402      	,	.Empty( Sys_Pwr_Idle )
           	 	                      
54403      	,	.Rx_Req_Addr( Gen4_Req_Addr )
           	 	                             
54404      	,	.Rx_Req_Be( Gen4_Req_Be )
           	 	                         
54405      	,	.Rx_Req_BurstType( Gen4_Req_BurstType )
           	 	                                       
54406      	,	.Rx_Req_Data( Gen4_Req_Data )
           	 	                             
54407      	,	.Rx_Req_Last( Gen4_Req_Last )
           	 	                             
54408      	,	.Rx_Req_Len1( Gen4_Req_Len1 )
           	 	                             
54409      	,	.Rx_Req_Lock( Gen4_Req_Lock )
           	 	                             
54410      	,	.Rx_Req_Opc( Gen4_Req_Opc )
           	 	                           
54411      	,	.Rx_Req_Rdy( Gen4_Req_Rdy )
           	 	                           
54412      	,	.Rx_Req_SeqId( Gen4_Req_SeqId )
           	 	                               
54413      	,	.Rx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
           	 	                                             
54414      	,	.Rx_Req_SeqUnique( Gen4_Req_SeqUnique )
           	 	                                       
54415      	,	.Rx_Req_User( Gen4_Req_User )
           	 	                             
54416      	,	.Rx_Req_Vld( Gen4_Req_Vld )
           	 	                           
54417      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54418      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54419      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54420      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54421      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54422      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54423      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54424      	,	.Sys_Pwr_Idle( Pwr_Pipe3_Idle )
           	 	                               
54425      	,	.Sys_Pwr_WakeUp( Pwr_Pipe3_WakeUp )
           	 	                                   
54426      	,	.Tx_Req_Addr( Gen4P_Req_Addr )
           	 	                              
54427      	,	.Tx_Req_Be( Gen4P_Req_Be )
           	 	                          
54428      	,	.Tx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                        
54429      	,	.Tx_Req_Data( Gen4P_Req_Data )
           	 	                              
54430      	,	.Tx_Req_Last( Gen4P_Req_Last )
           	 	                              
54431      	,	.Tx_Req_Len1( Gen4P_Req_Len1 )
           	 	                              
54432      	,	.Tx_Req_Lock( Gen4P_Req_Lock )
           	 	                              
54433      	,	.Tx_Req_Opc( Gen4P_Req_Opc )
           	 	                            
54434      	,	.Tx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                            
54435      	,	.Tx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                
54436      	,	.Tx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                              
54437      	,	.Tx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                        
54438      	,	.Tx_Req_User( Gen4P_Req_User )
           	 	                              
54439      	,	.Tx_Req_Vld( Gen4P_Req_Vld )
           	 	                            
54440      	);
           	  
54441      	assign TxEcc_Rdy = Tx_Rdy;
           	                          
54442      	assign Tx1_Rdy = TxEcc_Rdy;
           	                           
54443      	rsnoc_z_H_R_G_G2_S_U_71372c9b_0 Is(
           	                                   
54444      		.CmdRx_ApertureId( Cmd3P_ApertureId )
           		                                     
54445      	,	.CmdRx_CxtId( Cmd3P_CxtId )
           	 	                           
54446      	,	.CmdRx_Err( Cmd3P_Err )
           	 	                       
54447      	,	.CmdRx_MatchId( Cmd3P_MatchId )
           	 	                               
54448      	,	.CmdRx_Split( Cmd3P_Split )
           	 	                           
54449      	,	.CmdRx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54450      	,	.CmdRx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54451      	,	.CmdRx_Vld( Cmd3P_Vld )
           	 	                       
54452      	,	.ErrPld( ErrPld )
           	 	                 
54453      	,	.GenRx_Req_Addr( Gen4P_Req_Addr )
           	 	                                 
54454      	,	.GenRx_Req_Be( Gen4P_Req_Be )
           	 	                             
54455      	,	.GenRx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                           
54456      	,	.GenRx_Req_Data( Gen4P_Req_Data )
           	 	                                 
54457      	,	.GenRx_Req_Last( Gen4P_Req_Last )
           	 	                                 
54458      	,	.GenRx_Req_Len1( Gen4P_Req_Len1 )
           	 	                                 
54459      	,	.GenRx_Req_Lock( Gen4P_Req_Lock )
           	 	                                 
54460      	,	.GenRx_Req_Opc( Gen4P_Req_Opc )
           	 	                               
54461      	,	.GenRx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                               
54462      	,	.GenRx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                   
54463      	,	.GenRx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                                 
54464      	,	.GenRx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                           
54465      	,	.GenRx_Req_User( Gen4P_Req_User )
           	 	                                 
54466      	,	.GenRx_Req_Vld( Gen4P_Req_Vld )
           	 	                               
54467      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54468      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54469      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54470      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54471      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54472      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54473      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54474      	,	.Sys_Pwr_Idle( )
           	 	                
54475      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54476      	,	.Tx_Data( Tx1_Data )
           	 	                    
54477      	,	.Tx_Head( Tx1_Head )
           	 	                    
54478      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
54479      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
54480      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
54481      	);
           	  
54482      	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                     
54483      	rsnoc_z_H_R_G_G2_Sp_Rspu_64f8f42f Isprsp(
           	                                         
54484      		.Len1W( RspPipe_Cxt_StrmLen1wOrAddrw )
           		                                      
54485      	,	.Rx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54486      	,	.Rx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54487      	,	.Rx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54488      	,	.Rx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54489      	,	.Rx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54490      	,	.Rx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54491      	,	.Rx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54492      	,	.Rx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54493      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & ~ { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                       
54494      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54495      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54496      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54497      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54498      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54499      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54500      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54501      	,	.Sys_Pwr_Idle( Pwr_StrmPackRsp_Idle )
           	 	                                     
54502      	,	.Sys_Pwr_WakeUp( Pwr_StrmPackRsp_WakeUp )
           	 	                                         
54503      	,	.Tx_Rsp_Data( Gen0_Rsp_Data )
           	 	                             
54504      	,	.Tx_Rsp_Last( Gen0_Rsp_Last )
           	 	                             
54505      	,	.Tx_Rsp_Opc( Gen0_Rsp_Opc )
           	 	                           
54506      	,	.Tx_Rsp_Rdy( Gen0_Rsp_Rdy )
           	 	                           
54507      	,	.Tx_Rsp_SeqId( Gen0_Rsp_SeqId )
           	 	                               
54508      	,	.Tx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
           	 	                                             
54509      	,	.Tx_Rsp_Status( Gen0_Rsp_Status )
           	 	                                 
54510      	,	.Tx_Rsp_Vld( Gen0_Rsp_Vld )
           	 	                           
54511      	);
           	  
54512      	rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f Isersp(
           	                                         
54513      		.Rx_Rsp_Data( Gen1_Rsp_Data )
           		                             
54514      	,	.Rx_Rsp_Last( Gen1_Rsp_Last )
           	 	                             
54515      	,	.Rx_Rsp_Opc( Gen1_Rsp_Opc )
           	 	                           
54516      	,	.Rx_Rsp_Rdy( Gen1_Rsp_Rdy )
           	 	                           
54517      	,	.Rx_Rsp_SeqId( Gen1_Rsp_SeqId )
           	 	                               
54518      	,	.Rx_Rsp_SeqUnOrdered( Gen1_Rsp_SeqUnOrdered )
           	 	                                             
54519      	,	.Rx_Rsp_Status( Gen1_Rsp_Status )
           	 	                                 
54520      	,	.Rx_Rsp_Vld( Gen1_Rsp_Vld )
           	 	                           
54521      	,	.StrmAddr( RspPipe_Cxt_StrmLen1wOrAddrw )
           	 	                                         
54522      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                     
54523      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54524      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54525      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54526      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54527      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54528      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54529      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54530      	,	.Sys_Pwr_Idle( Pwr_StrmExpandRsp_Idle )
           	 	                                       
54531      	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandRsp_WakeUp )
           	 	                                           
54532      	,	.Tx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54533      	,	.Tx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54534      	,	.Tx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54535      	,	.Tx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54536      	,	.Tx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54537      	,	.Tx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54538      	,	.Tx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54539      	,	.Tx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54540      	);
           	  
54541      	assign RxEcc_Data = Rx_Data;
           	                            
54542      	assign u_1127 = RxEcc_Data [143:74];
           	                                    
54543      	assign Rx1Data = RxEcc_Data [73:0];
           	                                   
54544      	assign Rx1_Data =
           	                 
54545      		{			{	u_1127 [69]
           		 			 	           
54546      			,	u_1127 [68:55]
           			 	              
54547      			,	u_1127 [54:51]
           			 	              
54548      			,	u_1127 [50:49]
           			 	              
54549      			,	u_1127 [48:42]
           			 	              
54550      			,	u_1127 [41:11]
           			 	              
54551      			,	u_1127 [10:3]
           			 	             
54552      			,	u_1127 [2:0]
           			 	            
54553      			}
           			 
54554      		,
           		 
54555      		Rx1Data
           		       
54556      		};
           		  
54557      	assign RxEcc_Head = Rx_Head;
           	                            
54558      	assign Rx1_Head = RxEcc_Head;
           	                             
54559      	assign RxEcc_Tail = Rx_Tail;
           	                            
54560      	assign Rx1_Tail = RxEcc_Tail;
           	                             
54561      	assign RxEcc_Vld = Rx_Vld;
           	                          
54562      	assign Rx1_Vld = RxEcc_Vld;
           	                           
54563      	rsnoc_z_H_R_T_P_U_U_310e2a9d Irspfp(
           	                                    
54564      		.Rx_Data( Rx1_Data )
           		                    
54565      	,	.Rx_Head( Rx1_Head )
           	 	                    
54566      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
54567      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
54568      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
54569      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54570      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54571      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54572      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54573      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54574      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54575      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54576      	,	.Sys_Pwr_Idle( )
           	 	                
54577      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54578      	,	.Tx_Data( RxP_Data )
           	 	                    
54579      	,	.Tx_Head( RxP_Head )
           	 	                    
54580      	,	.Tx_Rdy( RxP_Rdy )
           	 	                  
54581      	,	.Tx_Tail( RxP_Tail )
           	 	                    
54582      	,	.Tx_Vld( RxP_Vld )
           	 	                  
54583      	,	.WakeUp_Rx( )
           	 	             
54584      	);
           	  
54585      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1168( .I( Rsp_CxtId ) , .O( u_3726 ) );
           	                                                                      
54586      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g1171(
           	                                                    
54587      		.Clk( Sys_Clk )
           		               
54588      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54589      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54590      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54591      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54592      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54593      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54594      	,	.En( u_3726 [6] )
           	 	                 
54595      	,	.O( u_307b )
           	 	            
54596      	,	.Reset( Rsp_PktNext )
           	 	                     
54597      	,	.Set( Rsp_GenLast & Rsp_GenNext )
           	 	                                 
54598      	);
           	  
54599      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud781( .I( CxtReq_Id ) , .O( u_c4d7 ) );
           	                                                                     
54600      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud784( .I( CxtReq_IdR ) , .O( u_3700 ) );
           	                                                                      
54601      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54602      		if ( ! Sys_Clk_RstN )
           		                     
54603      			u_b922 <= #1.0 ( 4'b0 );
           			                        
54604      		else if ( CxtEn_Load [6] | CxtEn_Update_BufId [6] )
           		                                                   
54605      			u_b922 <= #1.0 ( CxtReq_BufId );
           			                                
54606      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1160( .I( Rsp_CxtId ) , .O( u_5c0e ) );
           	                                                                      
54607      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg1163(
           	                                            
54608      		.Clk( Sys_Clk )
           		               
54609      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54610      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54611      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54612      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54613      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54614      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54615      	,	.En( Rsp_PktNext & Rsp_IsWr & u_5c0e [6] )
           	 	                                          
54616      	,	.O( u_cb42 )
           	 	            
54617      	,	.Reset( Rsp_GenLast )
           	 	                     
54618      	,	.Set( Rsp_IsErr )
           	 	                 
54619      	);
           	  
54620      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54621      		if ( ! Sys_Clk_RstN )
           		                     
54622      			u_749c <= #1.0 ( 4'b0 );
           			                        
54623      		else if ( CxtEn_Load [6] )
           		                          
54624      			u_749c <= #1.0 ( CxtReq_OrdPtr );
           			                                 
54625      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54626      		if ( ! Sys_Clk_RstN )
           		                     
54627      			u_904a <= #1.0 ( 1'b0 );
           			                        
54628      		else if ( CxtEn_Load [6] )
           		                          
54629      			u_904a <= #1.0 ( CxtReq_StrmLen1wOrAddrw );
           			                                           
54630      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54631      		if ( ! Sys_Clk_RstN )
           		                     
54632      			u_a2be <= #1.0 ( 1'b0 );
           			                        
54633      		else if ( CxtEn_Load [6] )
           		                          
54634      			u_a2be <= #1.0 ( CxtReq_StrmRatio );
           			                                    
54635      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54636      		if ( ! Sys_Clk_RstN )
           		                     
54637      			u_aab3 <= #1.0 ( 1'b0 );
           			                        
54638      		else if ( CxtEn_Load [6] )
           		                          
54639      			u_aab3 <= #1.0 ( CxtReq_StrmType );
           			                                   
54640      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud787( .I( CxtReq_IdR ) , .O( u_bb9d ) );
           	                                                                      
54641      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1133( .I( Rsp_CxtId ) , .O( u_6ce6 ) );
           	                                                                      
54642      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54643      		if ( ! Sys_Clk_RstN )
           		                     
54644      			u_9614 <= #1.0 ( 3'b111 );
           			                          
54645      		else if ( u_b10a ^ ( Rsp_PktLast & Rsp_PktNext & u_6ce6 [6] ) )
           		                                                               
54646      			u_9614 <= #1.0 ( u_b10a ? Cxt_6 [2:0] + 3'b001 : Cxt_6 [2:0] - 3'b001 );
           			                        <font color = "red">-1-</font>  
           			                        <font color = "red">==></font>  
           			                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54380      	,	.CmdBwd_MatchId( )
           	 	                  
54381      	,	.CmdBwd_Split( )
           	 	                
54382      	,	.CmdBwd_StrmLen1MSB( )
           	 	                      
54383      	,	.CmdBwd_StrmValid( )
           	 	                    
54384      	,	.CmdBwd_Vld( )
           	 	              
54385      	,	.CmdRx_ApertureId( Cmd3_ApertureId )
           	 	                                    
54386      	,	.CmdRx_CxtId( Cmd3_CxtId )
           	 	                          
54387      	,	.CmdRx_Err( Cmd3_Err )
           	 	                      
54388      	,	.CmdRx_MatchId( Cmd3_MatchId )
           	 	                              
54389      	,	.CmdRx_Split( Cmd3_Split )
           	 	                          
54390      	,	.CmdRx_StrmLen1MSB( Cmd3_StrmLen1MSB )
           	 	                                      
54391      	,	.CmdRx_StrmValid( Cmd3_StrmValid )
           	 	                                  
54392      	,	.CmdRx_Vld( Cmd3_Vld )
           	 	                      
54393      	,	.CmdTx_ApertureId( Cmd3P_ApertureId )
           	 	                                     
54394      	,	.CmdTx_CxtId( Cmd3P_CxtId )
           	 	                           
54395      	,	.CmdTx_Err( Cmd3P_Err )
           	 	                       
54396      	,	.CmdTx_MatchId( Cmd3P_MatchId )
           	 	                               
54397      	,	.CmdTx_Split( Cmd3P_Split )
           	 	                           
54398      	,	.CmdTx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54399      	,	.CmdTx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54400      	,	.CmdTx_Vld( Cmd3P_Vld )
           	 	                       
54401      	,	.CoutBwdVld( )
           	 	              
54402      	,	.Empty( Sys_Pwr_Idle )
           	 	                      
54403      	,	.Rx_Req_Addr( Gen4_Req_Addr )
           	 	                             
54404      	,	.Rx_Req_Be( Gen4_Req_Be )
           	 	                         
54405      	,	.Rx_Req_BurstType( Gen4_Req_BurstType )
           	 	                                       
54406      	,	.Rx_Req_Data( Gen4_Req_Data )
           	 	                             
54407      	,	.Rx_Req_Last( Gen4_Req_Last )
           	 	                             
54408      	,	.Rx_Req_Len1( Gen4_Req_Len1 )
           	 	                             
54409      	,	.Rx_Req_Lock( Gen4_Req_Lock )
           	 	                             
54410      	,	.Rx_Req_Opc( Gen4_Req_Opc )
           	 	                           
54411      	,	.Rx_Req_Rdy( Gen4_Req_Rdy )
           	 	                           
54412      	,	.Rx_Req_SeqId( Gen4_Req_SeqId )
           	 	                               
54413      	,	.Rx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
           	 	                                             
54414      	,	.Rx_Req_SeqUnique( Gen4_Req_SeqUnique )
           	 	                                       
54415      	,	.Rx_Req_User( Gen4_Req_User )
           	 	                             
54416      	,	.Rx_Req_Vld( Gen4_Req_Vld )
           	 	                           
54417      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54418      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54419      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54420      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54421      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54422      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54423      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54424      	,	.Sys_Pwr_Idle( Pwr_Pipe3_Idle )
           	 	                               
54425      	,	.Sys_Pwr_WakeUp( Pwr_Pipe3_WakeUp )
           	 	                                   
54426      	,	.Tx_Req_Addr( Gen4P_Req_Addr )
           	 	                              
54427      	,	.Tx_Req_Be( Gen4P_Req_Be )
           	 	                          
54428      	,	.Tx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                        
54429      	,	.Tx_Req_Data( Gen4P_Req_Data )
           	 	                              
54430      	,	.Tx_Req_Last( Gen4P_Req_Last )
           	 	                              
54431      	,	.Tx_Req_Len1( Gen4P_Req_Len1 )
           	 	                              
54432      	,	.Tx_Req_Lock( Gen4P_Req_Lock )
           	 	                              
54433      	,	.Tx_Req_Opc( Gen4P_Req_Opc )
           	 	                            
54434      	,	.Tx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                            
54435      	,	.Tx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                
54436      	,	.Tx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                              
54437      	,	.Tx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                        
54438      	,	.Tx_Req_User( Gen4P_Req_User )
           	 	                              
54439      	,	.Tx_Req_Vld( Gen4P_Req_Vld )
           	 	                            
54440      	);
           	  
54441      	assign TxEcc_Rdy = Tx_Rdy;
           	                          
54442      	assign Tx1_Rdy = TxEcc_Rdy;
           	                           
54443      	rsnoc_z_H_R_G_G2_S_U_71372c9b_0 Is(
           	                                   
54444      		.CmdRx_ApertureId( Cmd3P_ApertureId )
           		                                     
54445      	,	.CmdRx_CxtId( Cmd3P_CxtId )
           	 	                           
54446      	,	.CmdRx_Err( Cmd3P_Err )
           	 	                       
54447      	,	.CmdRx_MatchId( Cmd3P_MatchId )
           	 	                               
54448      	,	.CmdRx_Split( Cmd3P_Split )
           	 	                           
54449      	,	.CmdRx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54450      	,	.CmdRx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54451      	,	.CmdRx_Vld( Cmd3P_Vld )
           	 	                       
54452      	,	.ErrPld( ErrPld )
           	 	                 
54453      	,	.GenRx_Req_Addr( Gen4P_Req_Addr )
           	 	                                 
54454      	,	.GenRx_Req_Be( Gen4P_Req_Be )
           	 	                             
54455      	,	.GenRx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                           
54456      	,	.GenRx_Req_Data( Gen4P_Req_Data )
           	 	                                 
54457      	,	.GenRx_Req_Last( Gen4P_Req_Last )
           	 	                                 
54458      	,	.GenRx_Req_Len1( Gen4P_Req_Len1 )
           	 	                                 
54459      	,	.GenRx_Req_Lock( Gen4P_Req_Lock )
           	 	                                 
54460      	,	.GenRx_Req_Opc( Gen4P_Req_Opc )
           	 	                               
54461      	,	.GenRx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                               
54462      	,	.GenRx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                   
54463      	,	.GenRx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                                 
54464      	,	.GenRx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                           
54465      	,	.GenRx_Req_User( Gen4P_Req_User )
           	 	                                 
54466      	,	.GenRx_Req_Vld( Gen4P_Req_Vld )
           	 	                               
54467      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54468      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54469      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54470      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54471      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54472      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54473      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54474      	,	.Sys_Pwr_Idle( )
           	 	                
54475      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54476      	,	.Tx_Data( Tx1_Data )
           	 	                    
54477      	,	.Tx_Head( Tx1_Head )
           	 	                    
54478      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
54479      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
54480      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
54481      	);
           	  
54482      	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                     
54483      	rsnoc_z_H_R_G_G2_Sp_Rspu_64f8f42f Isprsp(
           	                                         
54484      		.Len1W( RspPipe_Cxt_StrmLen1wOrAddrw )
           		                                      
54485      	,	.Rx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54486      	,	.Rx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54487      	,	.Rx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54488      	,	.Rx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54489      	,	.Rx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54490      	,	.Rx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54491      	,	.Rx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54492      	,	.Rx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54493      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & ~ { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                       
54494      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54495      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54496      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54497      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54498      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54499      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54500      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54501      	,	.Sys_Pwr_Idle( Pwr_StrmPackRsp_Idle )
           	 	                                     
54502      	,	.Sys_Pwr_WakeUp( Pwr_StrmPackRsp_WakeUp )
           	 	                                         
54503      	,	.Tx_Rsp_Data( Gen0_Rsp_Data )
           	 	                             
54504      	,	.Tx_Rsp_Last( Gen0_Rsp_Last )
           	 	                             
54505      	,	.Tx_Rsp_Opc( Gen0_Rsp_Opc )
           	 	                           
54506      	,	.Tx_Rsp_Rdy( Gen0_Rsp_Rdy )
           	 	                           
54507      	,	.Tx_Rsp_SeqId( Gen0_Rsp_SeqId )
           	 	                               
54508      	,	.Tx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
           	 	                                             
54509      	,	.Tx_Rsp_Status( Gen0_Rsp_Status )
           	 	                                 
54510      	,	.Tx_Rsp_Vld( Gen0_Rsp_Vld )
           	 	                           
54511      	);
           	  
54512      	rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f Isersp(
           	                                         
54513      		.Rx_Rsp_Data( Gen1_Rsp_Data )
           		                             
54514      	,	.Rx_Rsp_Last( Gen1_Rsp_Last )
           	 	                             
54515      	,	.Rx_Rsp_Opc( Gen1_Rsp_Opc )
           	 	                           
54516      	,	.Rx_Rsp_Rdy( Gen1_Rsp_Rdy )
           	 	                           
54517      	,	.Rx_Rsp_SeqId( Gen1_Rsp_SeqId )
           	 	                               
54518      	,	.Rx_Rsp_SeqUnOrdered( Gen1_Rsp_SeqUnOrdered )
           	 	                                             
54519      	,	.Rx_Rsp_Status( Gen1_Rsp_Status )
           	 	                                 
54520      	,	.Rx_Rsp_Vld( Gen1_Rsp_Vld )
           	 	                           
54521      	,	.StrmAddr( RspPipe_Cxt_StrmLen1wOrAddrw )
           	 	                                         
54522      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                     
54523      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54524      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54525      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54526      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54527      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54528      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54529      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54530      	,	.Sys_Pwr_Idle( Pwr_StrmExpandRsp_Idle )
           	 	                                       
54531      	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandRsp_WakeUp )
           	 	                                           
54532      	,	.Tx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54533      	,	.Tx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54534      	,	.Tx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54535      	,	.Tx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54536      	,	.Tx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54537      	,	.Tx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54538      	,	.Tx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54539      	,	.Tx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54540      	);
           	  
54541      	assign RxEcc_Data = Rx_Data;
           	                            
54542      	assign u_1127 = RxEcc_Data [143:74];
           	                                    
54543      	assign Rx1Data = RxEcc_Data [73:0];
           	                                   
54544      	assign Rx1_Data =
           	                 
54545      		{			{	u_1127 [69]
           		 			 	           
54546      			,	u_1127 [68:55]
           			 	              
54547      			,	u_1127 [54:51]
           			 	              
54548      			,	u_1127 [50:49]
           			 	              
54549      			,	u_1127 [48:42]
           			 	              
54550      			,	u_1127 [41:11]
           			 	              
54551      			,	u_1127 [10:3]
           			 	             
54552      			,	u_1127 [2:0]
           			 	            
54553      			}
           			 
54554      		,
           		 
54555      		Rx1Data
           		       
54556      		};
           		  
54557      	assign RxEcc_Head = Rx_Head;
           	                            
54558      	assign Rx1_Head = RxEcc_Head;
           	                             
54559      	assign RxEcc_Tail = Rx_Tail;
           	                            
54560      	assign Rx1_Tail = RxEcc_Tail;
           	                             
54561      	assign RxEcc_Vld = Rx_Vld;
           	                          
54562      	assign Rx1_Vld = RxEcc_Vld;
           	                           
54563      	rsnoc_z_H_R_T_P_U_U_310e2a9d Irspfp(
           	                                    
54564      		.Rx_Data( Rx1_Data )
           		                    
54565      	,	.Rx_Head( Rx1_Head )
           	 	                    
54566      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
54567      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
54568      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
54569      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54570      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54571      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54572      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54573      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54574      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54575      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54576      	,	.Sys_Pwr_Idle( )
           	 	                
54577      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54578      	,	.Tx_Data( RxP_Data )
           	 	                    
54579      	,	.Tx_Head( RxP_Head )
           	 	                    
54580      	,	.Tx_Rdy( RxP_Rdy )
           	 	                  
54581      	,	.Tx_Tail( RxP_Tail )
           	 	                    
54582      	,	.Tx_Vld( RxP_Vld )
           	 	                  
54583      	,	.WakeUp_Rx( )
           	 	             
54584      	);
           	  
54585      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1168( .I( Rsp_CxtId ) , .O( u_3726 ) );
           	                                                                      
54586      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g1171(
           	                                                    
54587      		.Clk( Sys_Clk )
           		               
54588      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54589      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54590      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54591      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54592      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54593      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54594      	,	.En( u_3726 [6] )
           	 	                 
54595      	,	.O( u_307b )
           	 	            
54596      	,	.Reset( Rsp_PktNext )
           	 	                     
54597      	,	.Set( Rsp_GenLast & Rsp_GenNext )
           	 	                                 
54598      	);
           	  
54599      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud781( .I( CxtReq_Id ) , .O( u_c4d7 ) );
           	                                                                     
54600      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud784( .I( CxtReq_IdR ) , .O( u_3700 ) );
           	                                                                      
54601      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54602      		if ( ! Sys_Clk_RstN )
           		                     
54603      			u_b922 <= #1.0 ( 4'b0 );
           			                        
54604      		else if ( CxtEn_Load [6] | CxtEn_Update_BufId [6] )
           		                                                   
54605      			u_b922 <= #1.0 ( CxtReq_BufId );
           			                                
54606      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1160( .I( Rsp_CxtId ) , .O( u_5c0e ) );
           	                                                                      
54607      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg1163(
           	                                            
54608      		.Clk( Sys_Clk )
           		               
54609      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54610      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54611      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54612      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54613      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54614      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54615      	,	.En( Rsp_PktNext & Rsp_IsWr & u_5c0e [6] )
           	 	                                          
54616      	,	.O( u_cb42 )
           	 	            
54617      	,	.Reset( Rsp_GenLast )
           	 	                     
54618      	,	.Set( Rsp_IsErr )
           	 	                 
54619      	);
           	  
54620      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54621      		if ( ! Sys_Clk_RstN )
           		                     
54622      			u_749c <= #1.0 ( 4'b0 );
           			                        
54623      		else if ( CxtEn_Load [6] )
           		                          
54624      			u_749c <= #1.0 ( CxtReq_OrdPtr );
           			                                 
54625      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54626      		if ( ! Sys_Clk_RstN )
           		                     
54627      			u_904a <= #1.0 ( 1'b0 );
           			                        
54628      		else if ( CxtEn_Load [6] )
           		                          
54629      			u_904a <= #1.0 ( CxtReq_StrmLen1wOrAddrw );
           			                                           
54630      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54631      		if ( ! Sys_Clk_RstN )
           		                     
54632      			u_a2be <= #1.0 ( 1'b0 );
           			                        
54633      		else if ( CxtEn_Load [6] )
           		                          
54634      			u_a2be <= #1.0 ( CxtReq_StrmRatio );
           			                                    
54635      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54636      		if ( ! Sys_Clk_RstN )
           		                     
54637      			u_aab3 <= #1.0 ( 1'b0 );
           			                        
54638      		else if ( CxtEn_Load [6] )
           		                          
54639      			u_aab3 <= #1.0 ( CxtReq_StrmType );
           			                                   
54640      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud787( .I( CxtReq_IdR ) , .O( u_bb9d ) );
           	                                                                      
54641      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1133( .I( Rsp_CxtId ) , .O( u_6ce6 ) );
           	                                                                      
54642      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54643      		if ( ! Sys_Clk_RstN )
           		                     
54644      			u_9614 <= #1.0 ( 3'b111 );
           			                          
54645      		else if ( u_b10a ^ ( Rsp_PktLast & Rsp_PktNext & u_6ce6 [6] ) )
           		                                                               
54646      			u_9614 <= #1.0 ( u_b10a ? Cxt_6 [2:0] + 3'b001 : Cxt_6 [2:0] - 3'b001 );
           			                        <font color = "red">-1-</font>  
           			                        <font color = "red">==></font>  
           			                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54277      	assign Gen0_Req_Opc = GenLcl_Req_Opc;
           	<font color = "red">-1-</font>                                     
54278      	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;
           <font color = "red">	==></font>
54279      	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	<font color = "green">-2-</font>                                                       
54280      	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
           <font color = "green">	==></font>
54281      	assign Gen0_Req_User = GenLcl_Req_User;
           	<font color = "red">-3-</font>                                       
54282      	assign Gen0_Req_Vld = GenLcl_Req_Vld;
           <font color = "red">	==></font>
54283      	assign Strm1_Ratio = Strm1Cmd [0];
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54343      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-1-</font> 	                             
54344      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
54345      	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )
           <font color = "red">	==></font>
54346      	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
           <font color = "green">	==></font>
54347      	,	.Translation_Found( Translation_1_Found )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_292628'>
<a name="inst_tag_292628_Line"></a>
<b>Line Coverage for Instance : <a href="mod895.html#inst_tag_292628" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54277</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>54343</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
54276                   	assign Gen0_Req_Lock = GenLcl_Req_Lock;
54277      1/1          	assign Gen0_Req_Opc = GenLcl_Req_Opc;
54278      <font color = "red">0/1     ==>  	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;</font>
54279      1/1          	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
54280      1/1          	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
54281      1/1          	assign Gen0_Req_User = GenLcl_Req_User;
54282      <font color = "red">0/1     ==>  	assign Gen0_Req_Vld = GenLcl_Req_Vld;</font>
54283      1/1          	assign Strm1_Ratio = Strm1Cmd [0];
54284                   	assign Strm1_Type = Strm1Cmd [1];
54285                   	assign Strm3Cmd = { Len1MSB , Strm2Cmd };
54286                   	assign Strm4Cmd = Strm3Cmd;
54287                   	assign Cmd0_StrmLen1MSB = Strm4Cmd [3];
54288                   	assign Cmd0_StrmRatio = Strm4Cmd [0];
54289                   	assign Cmd0_StrmType = Strm4Cmd [1];
54290                   	assign Cmd0_StrmValid = Strm4Cmd [2];
54291                   	assign Cmd0_Vld = u_f42a;
54292                   	rsnoc_z_H_R_G_G2_S_U_71372c9b Ist(
54293                   		.CmdRx_CurIsWrite( Cmd1P_CurIsWrite )
54294                   	,	.CmdRx_MatchId( Cmd1P_MatchId )
54295                   	,	.CmdRx_StrmLen1MSB( Cmd1P_StrmLen1MSB )
54296                   	,	.CmdRx_StrmRatio( Cmd1P_StrmRatio )
54297                   	,	.CmdRx_StrmType( Cmd1P_StrmType )
54298                   	,	.CmdRx_StrmValid( Cmd1P_StrmValid )
54299                   	,	.CmdRx_Vld( Cmd1P_Vld )
54300                   	,	.CmdTx_CurIsWrite( Cmd2_CurIsWrite )
54301                   	,	.CmdTx_Err( Cmd2_Err )
54302                   	,	.CmdTx_MatchId( Cmd2_MatchId )
54303                   	,	.CmdTx_Split( Cmd2_Split )
54304                   	,	.CmdTx_StrmLen1MSB( Cmd2_StrmLen1MSB )
54305                   	,	.CmdTx_StrmRatio( Cmd2_StrmRatio )
54306                   	,	.CmdTx_StrmType( Cmd2_StrmType )
54307                   	,	.CmdTx_StrmValid( Cmd2_StrmValid )
54308                   	,	.CmdTx_SubWord( Cmd2_SubWord )
54309                   	,	.CmdTx_Vld( Cmd2_Vld )
54310                   	,	.GenRx_Req_Addr( Gen2P_Req_Addr )
54311                   	,	.GenRx_Req_Be( Gen2P_Req_Be )
54312                   	,	.GenRx_Req_BurstType( Gen2P_Req_BurstType )
54313                   	,	.GenRx_Req_Data( Gen2P_Req_Data )
54314                   	,	.GenRx_Req_Last( Gen2P_Req_Last )
54315                   	,	.GenRx_Req_Len1( Gen2P_Req_Len1 )
54316                   	,	.GenRx_Req_Lock( Gen2P_Req_Lock )
54317                   	,	.GenRx_Req_Opc( Gen2P_Req_Opc )
54318                   	,	.GenRx_Req_Rdy( Gen2P_Req_Rdy )
54319                   	,	.GenRx_Req_SeqId( Gen2P_Req_SeqId )
54320                   	,	.GenRx_Req_SeqUnOrdered( Gen2P_Req_SeqUnOrdered )
54321                   	,	.GenRx_Req_SeqUnique( Gen2P_Req_SeqUnique )
54322                   	,	.GenRx_Req_User( Gen2P_Req_User )
54323                   	,	.GenRx_Req_Vld( Gen2P_Req_Vld )
54324                   	,	.GenTx_Req_Addr( Gen3_Req_Addr )
54325                   	,	.GenTx_Req_Be( Gen3_Req_Be )
54326                   	,	.GenTx_Req_BurstType( Gen3_Req_BurstType )
54327                   	,	.GenTx_Req_Data( Gen3_Req_Data )
54328                   	,	.GenTx_Req_Last( Gen3_Req_Last )
54329                   	,	.GenTx_Req_Len1( Gen3_Req_Len1 )
54330                   	,	.GenTx_Req_Lock( Gen3_Req_Lock )
54331                   	,	.GenTx_Req_Opc( Gen3_Req_Opc )
54332                   	,	.GenTx_Req_Rdy( Gen3_Req_Rdy )
54333                   	,	.GenTx_Req_SeqId( Gen3_Req_SeqId )
54334                   	,	.GenTx_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
54335                   	,	.GenTx_Req_SeqUnique( Gen3_Req_SeqUnique )
54336                   	,	.GenTx_Req_User( Gen3_Req_User )
54337                   	,	.GenTx_Req_Vld( Gen3_Req_Vld )
54338                   	,	.Sys_Clk( Sys_Clk )
54339                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
54340                   	,	.Sys_Clk_En( Sys_Clk_En )
54341                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
54342                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
54343      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
54344      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
54345      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )</font>
54346      1/1          	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
54347      1/1          	,	.Translation_Found( Translation_1_Found )
</pre>
<hr>
<a name="inst_tag_292628_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod895.html#inst_tag_292628" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54266
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54335
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54380
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_292628_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod895.html#inst_tag_292628" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">7</td>
<td class="rt">0.75  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">3</td>
<td class="rt">0.65  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">2</td>
<td class="rt">7.14  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">7</td>
<td class="rt">2.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">4</td>
<td class="rt">2.38  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">3</td>
<td class="rt">1.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">592</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_292628_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod895.html#inst_tag_292628" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54266</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54335</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54380</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">54277</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">54343</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54266      	assign u_81fa = Len1W & ~ Aper_MaxLen1W;
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Wrc) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54335      	,	.GenTx_Req_SeqUnique( Gen3_Req_SeqUnique )
           	 	                                          
54336      	,	.GenTx_Req_User( Gen3_Req_User )
           	 	                                
54337      	,	.GenTx_Req_Vld( Gen3_Req_Vld )
           	 	                              
54338      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54339      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54340      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54341      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54342      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54343      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54344      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54345      	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )
           	 	                                
54346      	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
           	 	                                    
54347      	,	.Translation_Found( Translation_1_Found )
           	 	                                         
54348      	,	.Translation_Key( Translation_1_Key )
           	 	                                     
54349      	,	.Translation_MatchId( Translation_1_MatchId )
           	 	                                             
54350      	);
           	  
54351      	assign CxtEn_Load = u_c4d7 & { 8 { CxtReq_Write }  };
           	                                                     
54352      	assign CxtEn_Update_BufId = u_3700 & { 8 { CxtReq_Update_BufId }  };
           	                                                                    
54353      	assign CxtEn_Update_PktCnt1 = u_bb9d & { 8 { CxtReq_Update_PktCnt1 }  };
           	                                                                        
54354      	assign u_b10a = CxtEn_Load [6] | CxtEn_Update_PktCnt1 [6];
           	                                                          
54355      	assign Cxt_6 = { u_307b , u_b922 , u_cb42 , u_749c , u_904a , u_a2be , u_aab3 , u_9614 };
           	                                                                                         
54356      	assign u_d76d = CxtEn_Load [5] | CxtEn_Update_PktCnt1 [5];
           	                                                          
54357      	assign Cxt_5 = { u_91f4 , u_12f2 , u_1851 , u_36f8 , u_4032 , u_fb62 , u_7fff , u_7557 };
           	                                                                                         
54358      	assign u_961b = CxtEn_Load [4] | CxtEn_Update_PktCnt1 [4];
           	                                                          
54359      	assign Cxt_4 = { u_cafa , u_9c99 , u_88e5 , u_1593 , u_1ecd , u_3141 , u_b442 , u_f759 };
           	                                                                                         
54360      	assign u_5bda = CxtEn_Load [3] | CxtEn_Update_PktCnt1 [3];
           	                                                          
54361      	assign Cxt_3 = { u_852f , u_4ffd , u_47b5 , u_15c2 , u_c88 , u_493 , u_2041 , u_df99 };
           	                                                                                       
54362      	assign u_7a6b = CxtEn_Load [2] | CxtEn_Update_PktCnt1 [2];
           	                                                          
54363      	assign Cxt_2 = { u_a558 , u_3f96 , u_f772 , u_f5ac , u_fee6 , u_ec72 , u_f8cf , u_3906 };
           	                                                                                         
54364      	assign u_2983 = CxtEn_Load [1] | CxtEn_Update_PktCnt1 [1];
           	                                                          
54365      	assign Cxt_1 = { u_8884 , u_e0c1 , u_84dd , u_4076 , u_8a31 , u_52d5 , u_53e8_895 , u_f135 };
           	                                                                                             
54366      	assign u_b3f8 = CxtEn_Load [0] | CxtEn_Update_PktCnt1 [0];
           	                                                          
54367      	assign Cxt_0 = { u_61d3 , u_b47f , u_43f9 , u_9385 , u_ee8 , u_215c , u_2173 , u_e44a };
           	                                                                                        
54368      	assign CxtRsp_BufId = u_70a9 [14:11];
           	                                     
54369      	assign CxtRsp_First = u_70a9 [15];
           	                                  
54370      	assign CxtRsp_OrdPtr = u_70a9 [9:6];
           	                                    
54371      	assign CxtRsp_PktCnt1 = u_70a9 [2:0];
           	                                     
54372      	assign CxtRsp_StrmLen1wOrAddrw = u_70a9 [5];
           	                                            
54373      	assign CxtRsp_StrmRatio = u_70a9 [4];
           	                                     
54374      	assign CxtRsp_StrmType = u_70a9 [3];
           	                                    
54375      	assign CxtRsp_WrInErr = u_70a9 [10];
           	                                    
54376      	rsnoc_z_H_R_G_G2_P_U_c03cd59e_A0111105193 Ip3(
           	                                              
54377      		.CmdBwd_ApertureId( )
           		                     
54378      	,	.CmdBwd_CxtId( )
           	 	                
54379      	,	.CmdBwd_Err( )
           	 	              
54380      	,	.CmdBwd_MatchId( )
           	 	                  
54381      	,	.CmdBwd_Split( )
           	 	                
54382      	,	.CmdBwd_StrmLen1MSB( )
           	 	                      
54383      	,	.CmdBwd_StrmValid( )
           	 	                    
54384      	,	.CmdBwd_Vld( )
           	 	              
54385      	,	.CmdRx_ApertureId( Cmd3_ApertureId )
           	 	                                    
54386      	,	.CmdRx_CxtId( Cmd3_CxtId )
           	 	                          
54387      	,	.CmdRx_Err( Cmd3_Err )
           	 	                      
54388      	,	.CmdRx_MatchId( Cmd3_MatchId )
           	 	                              
54389      	,	.CmdRx_Split( Cmd3_Split )
           	 	                          
54390      	,	.CmdRx_StrmLen1MSB( Cmd3_StrmLen1MSB )
           	 	                                      
54391      	,	.CmdRx_StrmValid( Cmd3_StrmValid )
           	 	                                  
54392      	,	.CmdRx_Vld( Cmd3_Vld )
           	 	                      
54393      	,	.CmdTx_ApertureId( Cmd3P_ApertureId )
           	 	                                     
54394      	,	.CmdTx_CxtId( Cmd3P_CxtId )
           	 	                           
54395      	,	.CmdTx_Err( Cmd3P_Err )
           	 	                       
54396      	,	.CmdTx_MatchId( Cmd3P_MatchId )
           	 	                               
54397      	,	.CmdTx_Split( Cmd3P_Split )
           	 	                           
54398      	,	.CmdTx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54399      	,	.CmdTx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54400      	,	.CmdTx_Vld( Cmd3P_Vld )
           	 	                       
54401      	,	.CoutBwdVld( )
           	 	              
54402      	,	.Empty( Sys_Pwr_Idle )
           	 	                      
54403      	,	.Rx_Req_Addr( Gen4_Req_Addr )
           	 	                             
54404      	,	.Rx_Req_Be( Gen4_Req_Be )
           	 	                         
54405      	,	.Rx_Req_BurstType( Gen4_Req_BurstType )
           	 	                                       
54406      	,	.Rx_Req_Data( Gen4_Req_Data )
           	 	                             
54407      	,	.Rx_Req_Last( Gen4_Req_Last )
           	 	                             
54408      	,	.Rx_Req_Len1( Gen4_Req_Len1 )
           	 	                             
54409      	,	.Rx_Req_Lock( Gen4_Req_Lock )
           	 	                             
54410      	,	.Rx_Req_Opc( Gen4_Req_Opc )
           	 	                           
54411      	,	.Rx_Req_Rdy( Gen4_Req_Rdy )
           	 	                           
54412      	,	.Rx_Req_SeqId( Gen4_Req_SeqId )
           	 	                               
54413      	,	.Rx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
           	 	                                             
54414      	,	.Rx_Req_SeqUnique( Gen4_Req_SeqUnique )
           	 	                                       
54415      	,	.Rx_Req_User( Gen4_Req_User )
           	 	                             
54416      	,	.Rx_Req_Vld( Gen4_Req_Vld )
           	 	                           
54417      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54418      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54419      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54420      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54421      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54422      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54423      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54424      	,	.Sys_Pwr_Idle( Pwr_Pipe3_Idle )
           	 	                               
54425      	,	.Sys_Pwr_WakeUp( Pwr_Pipe3_WakeUp )
           	 	                                   
54426      	,	.Tx_Req_Addr( Gen4P_Req_Addr )
           	 	                              
54427      	,	.Tx_Req_Be( Gen4P_Req_Be )
           	 	                          
54428      	,	.Tx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                        
54429      	,	.Tx_Req_Data( Gen4P_Req_Data )
           	 	                              
54430      	,	.Tx_Req_Last( Gen4P_Req_Last )
           	 	                              
54431      	,	.Tx_Req_Len1( Gen4P_Req_Len1 )
           	 	                              
54432      	,	.Tx_Req_Lock( Gen4P_Req_Lock )
           	 	                              
54433      	,	.Tx_Req_Opc( Gen4P_Req_Opc )
           	 	                            
54434      	,	.Tx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                            
54435      	,	.Tx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                
54436      	,	.Tx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                              
54437      	,	.Tx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                        
54438      	,	.Tx_Req_User( Gen4P_Req_User )
           	 	                              
54439      	,	.Tx_Req_Vld( Gen4P_Req_Vld )
           	 	                            
54440      	);
           	  
54441      	assign TxEcc_Rdy = Tx_Rdy;
           	                          
54442      	assign Tx1_Rdy = TxEcc_Rdy;
           	                           
54443      	rsnoc_z_H_R_G_G2_S_U_71372c9b_0 Is(
           	                                   
54444      		.CmdRx_ApertureId( Cmd3P_ApertureId )
           		                                     
54445      	,	.CmdRx_CxtId( Cmd3P_CxtId )
           	 	                           
54446      	,	.CmdRx_Err( Cmd3P_Err )
           	 	                       
54447      	,	.CmdRx_MatchId( Cmd3P_MatchId )
           	 	                               
54448      	,	.CmdRx_Split( Cmd3P_Split )
           	 	                           
54449      	,	.CmdRx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54450      	,	.CmdRx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54451      	,	.CmdRx_Vld( Cmd3P_Vld )
           	 	                       
54452      	,	.ErrPld( ErrPld )
           	 	                 
54453      	,	.GenRx_Req_Addr( Gen4P_Req_Addr )
           	 	                                 
54454      	,	.GenRx_Req_Be( Gen4P_Req_Be )
           	 	                             
54455      	,	.GenRx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                           
54456      	,	.GenRx_Req_Data( Gen4P_Req_Data )
           	 	                                 
54457      	,	.GenRx_Req_Last( Gen4P_Req_Last )
           	 	                                 
54458      	,	.GenRx_Req_Len1( Gen4P_Req_Len1 )
           	 	                                 
54459      	,	.GenRx_Req_Lock( Gen4P_Req_Lock )
           	 	                                 
54460      	,	.GenRx_Req_Opc( Gen4P_Req_Opc )
           	 	                               
54461      	,	.GenRx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                               
54462      	,	.GenRx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                   
54463      	,	.GenRx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                                 
54464      	,	.GenRx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                           
54465      	,	.GenRx_Req_User( Gen4P_Req_User )
           	 	                                 
54466      	,	.GenRx_Req_Vld( Gen4P_Req_Vld )
           	 	                               
54467      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54468      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54469      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54470      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54471      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54472      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54473      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54474      	,	.Sys_Pwr_Idle( )
           	 	                
54475      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54476      	,	.Tx_Data( Tx1_Data )
           	 	                    
54477      	,	.Tx_Head( Tx1_Head )
           	 	                    
54478      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
54479      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
54480      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
54481      	);
           	  
54482      	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                     
54483      	rsnoc_z_H_R_G_G2_Sp_Rspu_64f8f42f Isprsp(
           	                                         
54484      		.Len1W( RspPipe_Cxt_StrmLen1wOrAddrw )
           		                                      
54485      	,	.Rx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54486      	,	.Rx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54487      	,	.Rx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54488      	,	.Rx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54489      	,	.Rx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54490      	,	.Rx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54491      	,	.Rx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54492      	,	.Rx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54493      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & ~ { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                       
54494      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54495      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54496      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54497      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54498      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54499      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54500      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54501      	,	.Sys_Pwr_Idle( Pwr_StrmPackRsp_Idle )
           	 	                                     
54502      	,	.Sys_Pwr_WakeUp( Pwr_StrmPackRsp_WakeUp )
           	 	                                         
54503      	,	.Tx_Rsp_Data( Gen0_Rsp_Data )
           	 	                             
54504      	,	.Tx_Rsp_Last( Gen0_Rsp_Last )
           	 	                             
54505      	,	.Tx_Rsp_Opc( Gen0_Rsp_Opc )
           	 	                           
54506      	,	.Tx_Rsp_Rdy( Gen0_Rsp_Rdy )
           	 	                           
54507      	,	.Tx_Rsp_SeqId( Gen0_Rsp_SeqId )
           	 	                               
54508      	,	.Tx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
           	 	                                             
54509      	,	.Tx_Rsp_Status( Gen0_Rsp_Status )
           	 	                                 
54510      	,	.Tx_Rsp_Vld( Gen0_Rsp_Vld )
           	 	                           
54511      	);
           	  
54512      	rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f Isersp(
           	                                         
54513      		.Rx_Rsp_Data( Gen1_Rsp_Data )
           		                             
54514      	,	.Rx_Rsp_Last( Gen1_Rsp_Last )
           	 	                             
54515      	,	.Rx_Rsp_Opc( Gen1_Rsp_Opc )
           	 	                           
54516      	,	.Rx_Rsp_Rdy( Gen1_Rsp_Rdy )
           	 	                           
54517      	,	.Rx_Rsp_SeqId( Gen1_Rsp_SeqId )
           	 	                               
54518      	,	.Rx_Rsp_SeqUnOrdered( Gen1_Rsp_SeqUnOrdered )
           	 	                                             
54519      	,	.Rx_Rsp_Status( Gen1_Rsp_Status )
           	 	                                 
54520      	,	.Rx_Rsp_Vld( Gen1_Rsp_Vld )
           	 	                           
54521      	,	.StrmAddr( RspPipe_Cxt_StrmLen1wOrAddrw )
           	 	                                         
54522      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                     
54523      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54524      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54525      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54526      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54527      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54528      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54529      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54530      	,	.Sys_Pwr_Idle( Pwr_StrmExpandRsp_Idle )
           	 	                                       
54531      	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandRsp_WakeUp )
           	 	                                           
54532      	,	.Tx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54533      	,	.Tx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54534      	,	.Tx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54535      	,	.Tx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54536      	,	.Tx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54537      	,	.Tx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54538      	,	.Tx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54539      	,	.Tx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54540      	);
           	  
54541      	assign RxEcc_Data = Rx_Data;
           	                            
54542      	assign u_1127 = RxEcc_Data [143:74];
           	                                    
54543      	assign Rx1Data = RxEcc_Data [73:0];
           	                                   
54544      	assign Rx1_Data =
           	                 
54545      		{			{	u_1127 [69]
           		 			 	           
54546      			,	u_1127 [68:55]
           			 	              
54547      			,	u_1127 [54:51]
           			 	              
54548      			,	u_1127 [50:49]
           			 	              
54549      			,	u_1127 [48:42]
           			 	              
54550      			,	u_1127 [41:11]
           			 	              
54551      			,	u_1127 [10:3]
           			 	             
54552      			,	u_1127 [2:0]
           			 	            
54553      			}
           			 
54554      		,
           		 
54555      		Rx1Data
           		       
54556      		};
           		  
54557      	assign RxEcc_Head = Rx_Head;
           	                            
54558      	assign Rx1_Head = RxEcc_Head;
           	                             
54559      	assign RxEcc_Tail = Rx_Tail;
           	                            
54560      	assign Rx1_Tail = RxEcc_Tail;
           	                             
54561      	assign RxEcc_Vld = Rx_Vld;
           	                          
54562      	assign Rx1_Vld = RxEcc_Vld;
           	                           
54563      	rsnoc_z_H_R_T_P_U_U_310e2a9d Irspfp(
           	                                    
54564      		.Rx_Data( Rx1_Data )
           		                    
54565      	,	.Rx_Head( Rx1_Head )
           	 	                    
54566      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
54567      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
54568      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
54569      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54570      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54571      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54572      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54573      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54574      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54575      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54576      	,	.Sys_Pwr_Idle( )
           	 	                
54577      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54578      	,	.Tx_Data( RxP_Data )
           	 	                    
54579      	,	.Tx_Head( RxP_Head )
           	 	                    
54580      	,	.Tx_Rdy( RxP_Rdy )
           	 	                  
54581      	,	.Tx_Tail( RxP_Tail )
           	 	                    
54582      	,	.Tx_Vld( RxP_Vld )
           	 	                  
54583      	,	.WakeUp_Rx( )
           	 	             
54584      	);
           	  
54585      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1168( .I( Rsp_CxtId ) , .O( u_3726 ) );
           	                                                                      
54586      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g1171(
           	                                                    
54587      		.Clk( Sys_Clk )
           		               
54588      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54589      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54590      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54591      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54592      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54593      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54594      	,	.En( u_3726 [6] )
           	 	                 
54595      	,	.O( u_307b )
           	 	            
54596      	,	.Reset( Rsp_PktNext )
           	 	                     
54597      	,	.Set( Rsp_GenLast & Rsp_GenNext )
           	 	                                 
54598      	);
           	  
54599      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud781( .I( CxtReq_Id ) , .O( u_c4d7 ) );
           	                                                                     
54600      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud784( .I( CxtReq_IdR ) , .O( u_3700 ) );
           	                                                                      
54601      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54602      		if ( ! Sys_Clk_RstN )
           		                     
54603      			u_b922 <= #1.0 ( 4'b0 );
           			                        
54604      		else if ( CxtEn_Load [6] | CxtEn_Update_BufId [6] )
           		                                                   
54605      			u_b922 <= #1.0 ( CxtReq_BufId );
           			                                
54606      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1160( .I( Rsp_CxtId ) , .O( u_5c0e ) );
           	                                                                      
54607      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg1163(
           	                                            
54608      		.Clk( Sys_Clk )
           		               
54609      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54610      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54611      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54612      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54613      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54614      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54615      	,	.En( Rsp_PktNext & Rsp_IsWr & u_5c0e [6] )
           	 	                                          
54616      	,	.O( u_cb42 )
           	 	            
54617      	,	.Reset( Rsp_GenLast )
           	 	                     
54618      	,	.Set( Rsp_IsErr )
           	 	                 
54619      	);
           	  
54620      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54621      		if ( ! Sys_Clk_RstN )
           		                     
54622      			u_749c <= #1.0 ( 4'b0 );
           			                        
54623      		else if ( CxtEn_Load [6] )
           		                          
54624      			u_749c <= #1.0 ( CxtReq_OrdPtr );
           			                                 
54625      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54626      		if ( ! Sys_Clk_RstN )
           		                     
54627      			u_904a <= #1.0 ( 1'b0 );
           			                        
54628      		else if ( CxtEn_Load [6] )
           		                          
54629      			u_904a <= #1.0 ( CxtReq_StrmLen1wOrAddrw );
           			                                           
54630      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54631      		if ( ! Sys_Clk_RstN )
           		                     
54632      			u_a2be <= #1.0 ( 1'b0 );
           			                        
54633      		else if ( CxtEn_Load [6] )
           		                          
54634      			u_a2be <= #1.0 ( CxtReq_StrmRatio );
           			                                    
54635      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54636      		if ( ! Sys_Clk_RstN )
           		                     
54637      			u_aab3 <= #1.0 ( 1'b0 );
           			                        
54638      		else if ( CxtEn_Load [6] )
           		                          
54639      			u_aab3 <= #1.0 ( CxtReq_StrmType );
           			                                   
54640      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud787( .I( CxtReq_IdR ) , .O( u_bb9d ) );
           	                                                                      
54641      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1133( .I( Rsp_CxtId ) , .O( u_6ce6 ) );
           	                                                                      
54642      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54643      		if ( ! Sys_Clk_RstN )
           		                     
54644      			u_9614 <= #1.0 ( 3'b111 );
           			                          
54645      		else if ( u_b10a ^ ( Rsp_PktLast & Rsp_PktNext & u_6ce6 [6] ) )
           		                                                               
54646      			u_9614 <= #1.0 ( u_b10a ? Cxt_6 [2:0] + 3'b001 : Cxt_6 [2:0] - 3'b001 );
           			                        <font color = "red">-1-</font>  
           			                        <font color = "red">==></font>  
           			                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54380      	,	.CmdBwd_MatchId( )
           	 	                  
54381      	,	.CmdBwd_Split( )
           	 	                
54382      	,	.CmdBwd_StrmLen1MSB( )
           	 	                      
54383      	,	.CmdBwd_StrmValid( )
           	 	                    
54384      	,	.CmdBwd_Vld( )
           	 	              
54385      	,	.CmdRx_ApertureId( Cmd3_ApertureId )
           	 	                                    
54386      	,	.CmdRx_CxtId( Cmd3_CxtId )
           	 	                          
54387      	,	.CmdRx_Err( Cmd3_Err )
           	 	                      
54388      	,	.CmdRx_MatchId( Cmd3_MatchId )
           	 	                              
54389      	,	.CmdRx_Split( Cmd3_Split )
           	 	                          
54390      	,	.CmdRx_StrmLen1MSB( Cmd3_StrmLen1MSB )
           	 	                                      
54391      	,	.CmdRx_StrmValid( Cmd3_StrmValid )
           	 	                                  
54392      	,	.CmdRx_Vld( Cmd3_Vld )
           	 	                      
54393      	,	.CmdTx_ApertureId( Cmd3P_ApertureId )
           	 	                                     
54394      	,	.CmdTx_CxtId( Cmd3P_CxtId )
           	 	                           
54395      	,	.CmdTx_Err( Cmd3P_Err )
           	 	                       
54396      	,	.CmdTx_MatchId( Cmd3P_MatchId )
           	 	                               
54397      	,	.CmdTx_Split( Cmd3P_Split )
           	 	                           
54398      	,	.CmdTx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54399      	,	.CmdTx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54400      	,	.CmdTx_Vld( Cmd3P_Vld )
           	 	                       
54401      	,	.CoutBwdVld( )
           	 	              
54402      	,	.Empty( Sys_Pwr_Idle )
           	 	                      
54403      	,	.Rx_Req_Addr( Gen4_Req_Addr )
           	 	                             
54404      	,	.Rx_Req_Be( Gen4_Req_Be )
           	 	                         
54405      	,	.Rx_Req_BurstType( Gen4_Req_BurstType )
           	 	                                       
54406      	,	.Rx_Req_Data( Gen4_Req_Data )
           	 	                             
54407      	,	.Rx_Req_Last( Gen4_Req_Last )
           	 	                             
54408      	,	.Rx_Req_Len1( Gen4_Req_Len1 )
           	 	                             
54409      	,	.Rx_Req_Lock( Gen4_Req_Lock )
           	 	                             
54410      	,	.Rx_Req_Opc( Gen4_Req_Opc )
           	 	                           
54411      	,	.Rx_Req_Rdy( Gen4_Req_Rdy )
           	 	                           
54412      	,	.Rx_Req_SeqId( Gen4_Req_SeqId )
           	 	                               
54413      	,	.Rx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
           	 	                                             
54414      	,	.Rx_Req_SeqUnique( Gen4_Req_SeqUnique )
           	 	                                       
54415      	,	.Rx_Req_User( Gen4_Req_User )
           	 	                             
54416      	,	.Rx_Req_Vld( Gen4_Req_Vld )
           	 	                           
54417      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54418      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54419      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54420      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54421      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54422      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54423      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54424      	,	.Sys_Pwr_Idle( Pwr_Pipe3_Idle )
           	 	                               
54425      	,	.Sys_Pwr_WakeUp( Pwr_Pipe3_WakeUp )
           	 	                                   
54426      	,	.Tx_Req_Addr( Gen4P_Req_Addr )
           	 	                              
54427      	,	.Tx_Req_Be( Gen4P_Req_Be )
           	 	                          
54428      	,	.Tx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                        
54429      	,	.Tx_Req_Data( Gen4P_Req_Data )
           	 	                              
54430      	,	.Tx_Req_Last( Gen4P_Req_Last )
           	 	                              
54431      	,	.Tx_Req_Len1( Gen4P_Req_Len1 )
           	 	                              
54432      	,	.Tx_Req_Lock( Gen4P_Req_Lock )
           	 	                              
54433      	,	.Tx_Req_Opc( Gen4P_Req_Opc )
           	 	                            
54434      	,	.Tx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                            
54435      	,	.Tx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                
54436      	,	.Tx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                              
54437      	,	.Tx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                        
54438      	,	.Tx_Req_User( Gen4P_Req_User )
           	 	                              
54439      	,	.Tx_Req_Vld( Gen4P_Req_Vld )
           	 	                            
54440      	);
           	  
54441      	assign TxEcc_Rdy = Tx_Rdy;
           	                          
54442      	assign Tx1_Rdy = TxEcc_Rdy;
           	                           
54443      	rsnoc_z_H_R_G_G2_S_U_71372c9b_0 Is(
           	                                   
54444      		.CmdRx_ApertureId( Cmd3P_ApertureId )
           		                                     
54445      	,	.CmdRx_CxtId( Cmd3P_CxtId )
           	 	                           
54446      	,	.CmdRx_Err( Cmd3P_Err )
           	 	                       
54447      	,	.CmdRx_MatchId( Cmd3P_MatchId )
           	 	                               
54448      	,	.CmdRx_Split( Cmd3P_Split )
           	 	                           
54449      	,	.CmdRx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54450      	,	.CmdRx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54451      	,	.CmdRx_Vld( Cmd3P_Vld )
           	 	                       
54452      	,	.ErrPld( ErrPld )
           	 	                 
54453      	,	.GenRx_Req_Addr( Gen4P_Req_Addr )
           	 	                                 
54454      	,	.GenRx_Req_Be( Gen4P_Req_Be )
           	 	                             
54455      	,	.GenRx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                           
54456      	,	.GenRx_Req_Data( Gen4P_Req_Data )
           	 	                                 
54457      	,	.GenRx_Req_Last( Gen4P_Req_Last )
           	 	                                 
54458      	,	.GenRx_Req_Len1( Gen4P_Req_Len1 )
           	 	                                 
54459      	,	.GenRx_Req_Lock( Gen4P_Req_Lock )
           	 	                                 
54460      	,	.GenRx_Req_Opc( Gen4P_Req_Opc )
           	 	                               
54461      	,	.GenRx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                               
54462      	,	.GenRx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                   
54463      	,	.GenRx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                                 
54464      	,	.GenRx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                           
54465      	,	.GenRx_Req_User( Gen4P_Req_User )
           	 	                                 
54466      	,	.GenRx_Req_Vld( Gen4P_Req_Vld )
           	 	                               
54467      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54468      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54469      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54470      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54471      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54472      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54473      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54474      	,	.Sys_Pwr_Idle( )
           	 	                
54475      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54476      	,	.Tx_Data( Tx1_Data )
           	 	                    
54477      	,	.Tx_Head( Tx1_Head )
           	 	                    
54478      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
54479      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
54480      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
54481      	);
           	  
54482      	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                     
54483      	rsnoc_z_H_R_G_G2_Sp_Rspu_64f8f42f Isprsp(
           	                                         
54484      		.Len1W( RspPipe_Cxt_StrmLen1wOrAddrw )
           		                                      
54485      	,	.Rx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54486      	,	.Rx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54487      	,	.Rx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54488      	,	.Rx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54489      	,	.Rx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54490      	,	.Rx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54491      	,	.Rx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54492      	,	.Rx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54493      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & ~ { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                       
54494      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54495      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54496      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54497      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54498      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54499      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54500      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54501      	,	.Sys_Pwr_Idle( Pwr_StrmPackRsp_Idle )
           	 	                                     
54502      	,	.Sys_Pwr_WakeUp( Pwr_StrmPackRsp_WakeUp )
           	 	                                         
54503      	,	.Tx_Rsp_Data( Gen0_Rsp_Data )
           	 	                             
54504      	,	.Tx_Rsp_Last( Gen0_Rsp_Last )
           	 	                             
54505      	,	.Tx_Rsp_Opc( Gen0_Rsp_Opc )
           	 	                           
54506      	,	.Tx_Rsp_Rdy( Gen0_Rsp_Rdy )
           	 	                           
54507      	,	.Tx_Rsp_SeqId( Gen0_Rsp_SeqId )
           	 	                               
54508      	,	.Tx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
           	 	                                             
54509      	,	.Tx_Rsp_Status( Gen0_Rsp_Status )
           	 	                                 
54510      	,	.Tx_Rsp_Vld( Gen0_Rsp_Vld )
           	 	                           
54511      	);
           	  
54512      	rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f Isersp(
           	                                         
54513      		.Rx_Rsp_Data( Gen1_Rsp_Data )
           		                             
54514      	,	.Rx_Rsp_Last( Gen1_Rsp_Last )
           	 	                             
54515      	,	.Rx_Rsp_Opc( Gen1_Rsp_Opc )
           	 	                           
54516      	,	.Rx_Rsp_Rdy( Gen1_Rsp_Rdy )
           	 	                           
54517      	,	.Rx_Rsp_SeqId( Gen1_Rsp_SeqId )
           	 	                               
54518      	,	.Rx_Rsp_SeqUnOrdered( Gen1_Rsp_SeqUnOrdered )
           	 	                                             
54519      	,	.Rx_Rsp_Status( Gen1_Rsp_Status )
           	 	                                 
54520      	,	.Rx_Rsp_Vld( Gen1_Rsp_Vld )
           	 	                           
54521      	,	.StrmAddr( RspPipe_Cxt_StrmLen1wOrAddrw )
           	 	                                         
54522      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                     
54523      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54524      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54525      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54526      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54527      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54528      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54529      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54530      	,	.Sys_Pwr_Idle( Pwr_StrmExpandRsp_Idle )
           	 	                                       
54531      	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandRsp_WakeUp )
           	 	                                           
54532      	,	.Tx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54533      	,	.Tx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54534      	,	.Tx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54535      	,	.Tx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54536      	,	.Tx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54537      	,	.Tx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54538      	,	.Tx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54539      	,	.Tx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54540      	);
           	  
54541      	assign RxEcc_Data = Rx_Data;
           	                            
54542      	assign u_1127 = RxEcc_Data [143:74];
           	                                    
54543      	assign Rx1Data = RxEcc_Data [73:0];
           	                                   
54544      	assign Rx1_Data =
           	                 
54545      		{			{	u_1127 [69]
           		 			 	           
54546      			,	u_1127 [68:55]
           			 	              
54547      			,	u_1127 [54:51]
           			 	              
54548      			,	u_1127 [50:49]
           			 	              
54549      			,	u_1127 [48:42]
           			 	              
54550      			,	u_1127 [41:11]
           			 	              
54551      			,	u_1127 [10:3]
           			 	             
54552      			,	u_1127 [2:0]
           			 	            
54553      			}
           			 
54554      		,
           		 
54555      		Rx1Data
           		       
54556      		};
           		  
54557      	assign RxEcc_Head = Rx_Head;
           	                            
54558      	assign Rx1_Head = RxEcc_Head;
           	                             
54559      	assign RxEcc_Tail = Rx_Tail;
           	                            
54560      	assign Rx1_Tail = RxEcc_Tail;
           	                             
54561      	assign RxEcc_Vld = Rx_Vld;
           	                          
54562      	assign Rx1_Vld = RxEcc_Vld;
           	                           
54563      	rsnoc_z_H_R_T_P_U_U_310e2a9d Irspfp(
           	                                    
54564      		.Rx_Data( Rx1_Data )
           		                    
54565      	,	.Rx_Head( Rx1_Head )
           	 	                    
54566      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
54567      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
54568      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
54569      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54570      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54571      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54572      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54573      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54574      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54575      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54576      	,	.Sys_Pwr_Idle( )
           	 	                
54577      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54578      	,	.Tx_Data( RxP_Data )
           	 	                    
54579      	,	.Tx_Head( RxP_Head )
           	 	                    
54580      	,	.Tx_Rdy( RxP_Rdy )
           	 	                  
54581      	,	.Tx_Tail( RxP_Tail )
           	 	                    
54582      	,	.Tx_Vld( RxP_Vld )
           	 	                  
54583      	,	.WakeUp_Rx( )
           	 	             
54584      	);
           	  
54585      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1168( .I( Rsp_CxtId ) , .O( u_3726 ) );
           	                                                                      
54586      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g1171(
           	                                                    
54587      		.Clk( Sys_Clk )
           		               
54588      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54589      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54590      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54591      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54592      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54593      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54594      	,	.En( u_3726 [6] )
           	 	                 
54595      	,	.O( u_307b )
           	 	            
54596      	,	.Reset( Rsp_PktNext )
           	 	                     
54597      	,	.Set( Rsp_GenLast & Rsp_GenNext )
           	 	                                 
54598      	);
           	  
54599      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud781( .I( CxtReq_Id ) , .O( u_c4d7 ) );
           	                                                                     
54600      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud784( .I( CxtReq_IdR ) , .O( u_3700 ) );
           	                                                                      
54601      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54602      		if ( ! Sys_Clk_RstN )
           		                     
54603      			u_b922 <= #1.0 ( 4'b0 );
           			                        
54604      		else if ( CxtEn_Load [6] | CxtEn_Update_BufId [6] )
           		                                                   
54605      			u_b922 <= #1.0 ( CxtReq_BufId );
           			                                
54606      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1160( .I( Rsp_CxtId ) , .O( u_5c0e ) );
           	                                                                      
54607      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg1163(
           	                                            
54608      		.Clk( Sys_Clk )
           		               
54609      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54610      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54611      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54612      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54613      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54614      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54615      	,	.En( Rsp_PktNext & Rsp_IsWr & u_5c0e [6] )
           	 	                                          
54616      	,	.O( u_cb42 )
           	 	            
54617      	,	.Reset( Rsp_GenLast )
           	 	                     
54618      	,	.Set( Rsp_IsErr )
           	 	                 
54619      	);
           	  
54620      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54621      		if ( ! Sys_Clk_RstN )
           		                     
54622      			u_749c <= #1.0 ( 4'b0 );
           			                        
54623      		else if ( CxtEn_Load [6] )
           		                          
54624      			u_749c <= #1.0 ( CxtReq_OrdPtr );
           			                                 
54625      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54626      		if ( ! Sys_Clk_RstN )
           		                     
54627      			u_904a <= #1.0 ( 1'b0 );
           			                        
54628      		else if ( CxtEn_Load [6] )
           		                          
54629      			u_904a <= #1.0 ( CxtReq_StrmLen1wOrAddrw );
           			                                           
54630      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54631      		if ( ! Sys_Clk_RstN )
           		                     
54632      			u_a2be <= #1.0 ( 1'b0 );
           			                        
54633      		else if ( CxtEn_Load [6] )
           		                          
54634      			u_a2be <= #1.0 ( CxtReq_StrmRatio );
           			                                    
54635      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54636      		if ( ! Sys_Clk_RstN )
           		                     
54637      			u_aab3 <= #1.0 ( 1'b0 );
           			                        
54638      		else if ( CxtEn_Load [6] )
           		                          
54639      			u_aab3 <= #1.0 ( CxtReq_StrmType );
           			                                   
54640      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud787( .I( CxtReq_IdR ) , .O( u_bb9d ) );
           	                                                                      
54641      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1133( .I( Rsp_CxtId ) , .O( u_6ce6 ) );
           	                                                                      
54642      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54643      		if ( ! Sys_Clk_RstN )
           		                     
54644      			u_9614 <= #1.0 ( 3'b111 );
           			                          
54645      		else if ( u_b10a ^ ( Rsp_PktLast & Rsp_PktNext & u_6ce6 [6] ) )
           		                                                               
54646      			u_9614 <= #1.0 ( u_b10a ? Cxt_6 [2:0] + 3'b001 : Cxt_6 [2:0] - 3'b001 );
           			                        <font color = "red">-1-</font>  
           			                        <font color = "red">==></font>  
           			                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54277      	assign Gen0_Req_Opc = GenLcl_Req_Opc;
           	<font color = "red">-1-</font>                                     
54278      	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;
           <font color = "red">	==></font>
54279      	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	<font color = "green">-2-</font>                                                       
54280      	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
           <font color = "green">	==></font>
54281      	assign Gen0_Req_User = GenLcl_Req_User;
           	<font color = "red">-3-</font>                                       
54282      	assign Gen0_Req_Vld = GenLcl_Req_Vld;
           <font color = "red">	==></font>
54283      	assign Strm1_Ratio = Strm1Cmd [0];
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54343      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-1-</font> 	                             
54344      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
54345      	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )
           <font color = "red">	==></font>
54346      	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
           <font color = "green">	==></font>
54347      	,	.Translation_Found( Translation_1_Found )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_292629'>
<a name="inst_tag_292629_Line"></a>
<b>Line Coverage for Instance : <a href="mod895.html#inst_tag_292629" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54277</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>54343</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
54276                   	assign Gen0_Req_Lock = GenLcl_Req_Lock;
54277      1/1          	assign Gen0_Req_Opc = GenLcl_Req_Opc;
54278      <font color = "red">0/1     ==>  	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;</font>
54279      1/1          	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
54280      1/1          	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
54281      1/1          	assign Gen0_Req_User = GenLcl_Req_User;
54282      <font color = "red">0/1     ==>  	assign Gen0_Req_Vld = GenLcl_Req_Vld;</font>
54283      1/1          	assign Strm1_Ratio = Strm1Cmd [0];
54284                   	assign Strm1_Type = Strm1Cmd [1];
54285                   	assign Strm3Cmd = { Len1MSB , Strm2Cmd };
54286                   	assign Strm4Cmd = Strm3Cmd;
54287                   	assign Cmd0_StrmLen1MSB = Strm4Cmd [3];
54288                   	assign Cmd0_StrmRatio = Strm4Cmd [0];
54289                   	assign Cmd0_StrmType = Strm4Cmd [1];
54290                   	assign Cmd0_StrmValid = Strm4Cmd [2];
54291                   	assign Cmd0_Vld = u_f42a;
54292                   	rsnoc_z_H_R_G_G2_S_U_71372c9b Ist(
54293                   		.CmdRx_CurIsWrite( Cmd1P_CurIsWrite )
54294                   	,	.CmdRx_MatchId( Cmd1P_MatchId )
54295                   	,	.CmdRx_StrmLen1MSB( Cmd1P_StrmLen1MSB )
54296                   	,	.CmdRx_StrmRatio( Cmd1P_StrmRatio )
54297                   	,	.CmdRx_StrmType( Cmd1P_StrmType )
54298                   	,	.CmdRx_StrmValid( Cmd1P_StrmValid )
54299                   	,	.CmdRx_Vld( Cmd1P_Vld )
54300                   	,	.CmdTx_CurIsWrite( Cmd2_CurIsWrite )
54301                   	,	.CmdTx_Err( Cmd2_Err )
54302                   	,	.CmdTx_MatchId( Cmd2_MatchId )
54303                   	,	.CmdTx_Split( Cmd2_Split )
54304                   	,	.CmdTx_StrmLen1MSB( Cmd2_StrmLen1MSB )
54305                   	,	.CmdTx_StrmRatio( Cmd2_StrmRatio )
54306                   	,	.CmdTx_StrmType( Cmd2_StrmType )
54307                   	,	.CmdTx_StrmValid( Cmd2_StrmValid )
54308                   	,	.CmdTx_SubWord( Cmd2_SubWord )
54309                   	,	.CmdTx_Vld( Cmd2_Vld )
54310                   	,	.GenRx_Req_Addr( Gen2P_Req_Addr )
54311                   	,	.GenRx_Req_Be( Gen2P_Req_Be )
54312                   	,	.GenRx_Req_BurstType( Gen2P_Req_BurstType )
54313                   	,	.GenRx_Req_Data( Gen2P_Req_Data )
54314                   	,	.GenRx_Req_Last( Gen2P_Req_Last )
54315                   	,	.GenRx_Req_Len1( Gen2P_Req_Len1 )
54316                   	,	.GenRx_Req_Lock( Gen2P_Req_Lock )
54317                   	,	.GenRx_Req_Opc( Gen2P_Req_Opc )
54318                   	,	.GenRx_Req_Rdy( Gen2P_Req_Rdy )
54319                   	,	.GenRx_Req_SeqId( Gen2P_Req_SeqId )
54320                   	,	.GenRx_Req_SeqUnOrdered( Gen2P_Req_SeqUnOrdered )
54321                   	,	.GenRx_Req_SeqUnique( Gen2P_Req_SeqUnique )
54322                   	,	.GenRx_Req_User( Gen2P_Req_User )
54323                   	,	.GenRx_Req_Vld( Gen2P_Req_Vld )
54324                   	,	.GenTx_Req_Addr( Gen3_Req_Addr )
54325                   	,	.GenTx_Req_Be( Gen3_Req_Be )
54326                   	,	.GenTx_Req_BurstType( Gen3_Req_BurstType )
54327                   	,	.GenTx_Req_Data( Gen3_Req_Data )
54328                   	,	.GenTx_Req_Last( Gen3_Req_Last )
54329                   	,	.GenTx_Req_Len1( Gen3_Req_Len1 )
54330                   	,	.GenTx_Req_Lock( Gen3_Req_Lock )
54331                   	,	.GenTx_Req_Opc( Gen3_Req_Opc )
54332                   	,	.GenTx_Req_Rdy( Gen3_Req_Rdy )
54333                   	,	.GenTx_Req_SeqId( Gen3_Req_SeqId )
54334                   	,	.GenTx_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
54335                   	,	.GenTx_Req_SeqUnique( Gen3_Req_SeqUnique )
54336                   	,	.GenTx_Req_User( Gen3_Req_User )
54337                   	,	.GenTx_Req_Vld( Gen3_Req_Vld )
54338                   	,	.Sys_Clk( Sys_Clk )
54339                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
54340                   	,	.Sys_Clk_En( Sys_Clk_En )
54341                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
54342                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
54343      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
54344      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
54345      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )</font>
54346      1/1          	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
54347      1/1          	,	.Translation_Found( Translation_1_Found )
</pre>
<hr>
<a name="inst_tag_292629_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod895.html#inst_tag_292629" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54266
 EXPRESSION (RspOpcIs_Wrc ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54335
 EXPRESSION (RspOpcIs_Rdl ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       54380
 EXPRESSION (Wr ? B1Rdy : R1Rdy)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_292629_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod895.html#inst_tag_292629" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">4</td>
<td class="rt">4.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">11</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">5</td>
<td class="rt">1.08  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">336</td>
<td class="rt">11</td>
<td class="rt">3.27  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">168</td>
<td class="rt">6</td>
<td class="rt">3.57  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">168</td>
<td class="rt">5</td>
<td class="rt">2.98  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">592</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_b_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_101</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_143</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_55e1_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f1f_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fba_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_850f_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9440_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dff1_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e54[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiBfifo_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiR_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>B1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BFifoPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IdSub_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>R1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Rdl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspOpcIs_Wrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusIs_Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAxiR_Resp_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_292629_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod895.html#inst_tag_292629" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54266</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54335</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">54380</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">54277</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">54343</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54266      	assign u_81fa = Len1W & ~ Aper_MaxLen1W;
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspOpcIs_Wrc) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54335      	,	.GenTx_Req_SeqUnique( Gen3_Req_SeqUnique )
           	 	                                          
54336      	,	.GenTx_Req_User( Gen3_Req_User )
           	 	                                
54337      	,	.GenTx_Req_Vld( Gen3_Req_Vld )
           	 	                              
54338      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54339      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54340      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54341      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54342      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54343      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54344      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54345      	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )
           	 	                                
54346      	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
           	 	                                    
54347      	,	.Translation_Found( Translation_1_Found )
           	 	                                         
54348      	,	.Translation_Key( Translation_1_Key )
           	 	                                     
54349      	,	.Translation_MatchId( Translation_1_MatchId )
           	 	                                             
54350      	);
           	  
54351      	assign CxtEn_Load = u_c4d7 & { 8 { CxtReq_Write }  };
           	                                                     
54352      	assign CxtEn_Update_BufId = u_3700 & { 8 { CxtReq_Update_BufId }  };
           	                                                                    
54353      	assign CxtEn_Update_PktCnt1 = u_bb9d & { 8 { CxtReq_Update_PktCnt1 }  };
           	                                                                        
54354      	assign u_b10a = CxtEn_Load [6] | CxtEn_Update_PktCnt1 [6];
           	                                                          
54355      	assign Cxt_6 = { u_307b , u_b922 , u_cb42 , u_749c , u_904a , u_a2be , u_aab3 , u_9614 };
           	                                                                                         
54356      	assign u_d76d = CxtEn_Load [5] | CxtEn_Update_PktCnt1 [5];
           	                                                          
54357      	assign Cxt_5 = { u_91f4 , u_12f2 , u_1851 , u_36f8 , u_4032 , u_fb62 , u_7fff , u_7557 };
           	                                                                                         
54358      	assign u_961b = CxtEn_Load [4] | CxtEn_Update_PktCnt1 [4];
           	                                                          
54359      	assign Cxt_4 = { u_cafa , u_9c99 , u_88e5 , u_1593 , u_1ecd , u_3141 , u_b442 , u_f759 };
           	                                                                                         
54360      	assign u_5bda = CxtEn_Load [3] | CxtEn_Update_PktCnt1 [3];
           	                                                          
54361      	assign Cxt_3 = { u_852f , u_4ffd , u_47b5 , u_15c2 , u_c88 , u_493 , u_2041 , u_df99 };
           	                                                                                       
54362      	assign u_7a6b = CxtEn_Load [2] | CxtEn_Update_PktCnt1 [2];
           	                                                          
54363      	assign Cxt_2 = { u_a558 , u_3f96 , u_f772 , u_f5ac , u_fee6 , u_ec72 , u_f8cf , u_3906 };
           	                                                                                         
54364      	assign u_2983 = CxtEn_Load [1] | CxtEn_Update_PktCnt1 [1];
           	                                                          
54365      	assign Cxt_1 = { u_8884 , u_e0c1 , u_84dd , u_4076 , u_8a31 , u_52d5 , u_53e8_895 , u_f135 };
           	                                                                                             
54366      	assign u_b3f8 = CxtEn_Load [0] | CxtEn_Update_PktCnt1 [0];
           	                                                          
54367      	assign Cxt_0 = { u_61d3 , u_b47f , u_43f9 , u_9385 , u_ee8 , u_215c , u_2173 , u_e44a };
           	                                                                                        
54368      	assign CxtRsp_BufId = u_70a9 [14:11];
           	                                     
54369      	assign CxtRsp_First = u_70a9 [15];
           	                                  
54370      	assign CxtRsp_OrdPtr = u_70a9 [9:6];
           	                                    
54371      	assign CxtRsp_PktCnt1 = u_70a9 [2:0];
           	                                     
54372      	assign CxtRsp_StrmLen1wOrAddrw = u_70a9 [5];
           	                                            
54373      	assign CxtRsp_StrmRatio = u_70a9 [4];
           	                                     
54374      	assign CxtRsp_StrmType = u_70a9 [3];
           	                                    
54375      	assign CxtRsp_WrInErr = u_70a9 [10];
           	                                    
54376      	rsnoc_z_H_R_G_G2_P_U_c03cd59e_A0111105193 Ip3(
           	                                              
54377      		.CmdBwd_ApertureId( )
           		                     
54378      	,	.CmdBwd_CxtId( )
           	 	                
54379      	,	.CmdBwd_Err( )
           	 	              
54380      	,	.CmdBwd_MatchId( )
           	 	                  
54381      	,	.CmdBwd_Split( )
           	 	                
54382      	,	.CmdBwd_StrmLen1MSB( )
           	 	                      
54383      	,	.CmdBwd_StrmValid( )
           	 	                    
54384      	,	.CmdBwd_Vld( )
           	 	              
54385      	,	.CmdRx_ApertureId( Cmd3_ApertureId )
           	 	                                    
54386      	,	.CmdRx_CxtId( Cmd3_CxtId )
           	 	                          
54387      	,	.CmdRx_Err( Cmd3_Err )
           	 	                      
54388      	,	.CmdRx_MatchId( Cmd3_MatchId )
           	 	                              
54389      	,	.CmdRx_Split( Cmd3_Split )
           	 	                          
54390      	,	.CmdRx_StrmLen1MSB( Cmd3_StrmLen1MSB )
           	 	                                      
54391      	,	.CmdRx_StrmValid( Cmd3_StrmValid )
           	 	                                  
54392      	,	.CmdRx_Vld( Cmd3_Vld )
           	 	                      
54393      	,	.CmdTx_ApertureId( Cmd3P_ApertureId )
           	 	                                     
54394      	,	.CmdTx_CxtId( Cmd3P_CxtId )
           	 	                           
54395      	,	.CmdTx_Err( Cmd3P_Err )
           	 	                       
54396      	,	.CmdTx_MatchId( Cmd3P_MatchId )
           	 	                               
54397      	,	.CmdTx_Split( Cmd3P_Split )
           	 	                           
54398      	,	.CmdTx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54399      	,	.CmdTx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54400      	,	.CmdTx_Vld( Cmd3P_Vld )
           	 	                       
54401      	,	.CoutBwdVld( )
           	 	              
54402      	,	.Empty( Sys_Pwr_Idle )
           	 	                      
54403      	,	.Rx_Req_Addr( Gen4_Req_Addr )
           	 	                             
54404      	,	.Rx_Req_Be( Gen4_Req_Be )
           	 	                         
54405      	,	.Rx_Req_BurstType( Gen4_Req_BurstType )
           	 	                                       
54406      	,	.Rx_Req_Data( Gen4_Req_Data )
           	 	                             
54407      	,	.Rx_Req_Last( Gen4_Req_Last )
           	 	                             
54408      	,	.Rx_Req_Len1( Gen4_Req_Len1 )
           	 	                             
54409      	,	.Rx_Req_Lock( Gen4_Req_Lock )
           	 	                             
54410      	,	.Rx_Req_Opc( Gen4_Req_Opc )
           	 	                           
54411      	,	.Rx_Req_Rdy( Gen4_Req_Rdy )
           	 	                           
54412      	,	.Rx_Req_SeqId( Gen4_Req_SeqId )
           	 	                               
54413      	,	.Rx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
           	 	                                             
54414      	,	.Rx_Req_SeqUnique( Gen4_Req_SeqUnique )
           	 	                                       
54415      	,	.Rx_Req_User( Gen4_Req_User )
           	 	                             
54416      	,	.Rx_Req_Vld( Gen4_Req_Vld )
           	 	                           
54417      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54418      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54419      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54420      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54421      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54422      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54423      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54424      	,	.Sys_Pwr_Idle( Pwr_Pipe3_Idle )
           	 	                               
54425      	,	.Sys_Pwr_WakeUp( Pwr_Pipe3_WakeUp )
           	 	                                   
54426      	,	.Tx_Req_Addr( Gen4P_Req_Addr )
           	 	                              
54427      	,	.Tx_Req_Be( Gen4P_Req_Be )
           	 	                          
54428      	,	.Tx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                        
54429      	,	.Tx_Req_Data( Gen4P_Req_Data )
           	 	                              
54430      	,	.Tx_Req_Last( Gen4P_Req_Last )
           	 	                              
54431      	,	.Tx_Req_Len1( Gen4P_Req_Len1 )
           	 	                              
54432      	,	.Tx_Req_Lock( Gen4P_Req_Lock )
           	 	                              
54433      	,	.Tx_Req_Opc( Gen4P_Req_Opc )
           	 	                            
54434      	,	.Tx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                            
54435      	,	.Tx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                
54436      	,	.Tx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                              
54437      	,	.Tx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                        
54438      	,	.Tx_Req_User( Gen4P_Req_User )
           	 	                              
54439      	,	.Tx_Req_Vld( Gen4P_Req_Vld )
           	 	                            
54440      	);
           	  
54441      	assign TxEcc_Rdy = Tx_Rdy;
           	                          
54442      	assign Tx1_Rdy = TxEcc_Rdy;
           	                           
54443      	rsnoc_z_H_R_G_G2_S_U_71372c9b_0 Is(
           	                                   
54444      		.CmdRx_ApertureId( Cmd3P_ApertureId )
           		                                     
54445      	,	.CmdRx_CxtId( Cmd3P_CxtId )
           	 	                           
54446      	,	.CmdRx_Err( Cmd3P_Err )
           	 	                       
54447      	,	.CmdRx_MatchId( Cmd3P_MatchId )
           	 	                               
54448      	,	.CmdRx_Split( Cmd3P_Split )
           	 	                           
54449      	,	.CmdRx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54450      	,	.CmdRx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54451      	,	.CmdRx_Vld( Cmd3P_Vld )
           	 	                       
54452      	,	.ErrPld( ErrPld )
           	 	                 
54453      	,	.GenRx_Req_Addr( Gen4P_Req_Addr )
           	 	                                 
54454      	,	.GenRx_Req_Be( Gen4P_Req_Be )
           	 	                             
54455      	,	.GenRx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                           
54456      	,	.GenRx_Req_Data( Gen4P_Req_Data )
           	 	                                 
54457      	,	.GenRx_Req_Last( Gen4P_Req_Last )
           	 	                                 
54458      	,	.GenRx_Req_Len1( Gen4P_Req_Len1 )
           	 	                                 
54459      	,	.GenRx_Req_Lock( Gen4P_Req_Lock )
           	 	                                 
54460      	,	.GenRx_Req_Opc( Gen4P_Req_Opc )
           	 	                               
54461      	,	.GenRx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                               
54462      	,	.GenRx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                   
54463      	,	.GenRx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                                 
54464      	,	.GenRx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                           
54465      	,	.GenRx_Req_User( Gen4P_Req_User )
           	 	                                 
54466      	,	.GenRx_Req_Vld( Gen4P_Req_Vld )
           	 	                               
54467      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54468      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54469      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54470      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54471      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54472      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54473      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54474      	,	.Sys_Pwr_Idle( )
           	 	                
54475      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54476      	,	.Tx_Data( Tx1_Data )
           	 	                    
54477      	,	.Tx_Head( Tx1_Head )
           	 	                    
54478      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
54479      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
54480      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
54481      	);
           	  
54482      	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                     
54483      	rsnoc_z_H_R_G_G2_Sp_Rspu_64f8f42f Isprsp(
           	                                         
54484      		.Len1W( RspPipe_Cxt_StrmLen1wOrAddrw )
           		                                      
54485      	,	.Rx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54486      	,	.Rx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54487      	,	.Rx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54488      	,	.Rx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54489      	,	.Rx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54490      	,	.Rx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54491      	,	.Rx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54492      	,	.Rx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54493      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & ~ { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                       
54494      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54495      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54496      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54497      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54498      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54499      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54500      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54501      	,	.Sys_Pwr_Idle( Pwr_StrmPackRsp_Idle )
           	 	                                     
54502      	,	.Sys_Pwr_WakeUp( Pwr_StrmPackRsp_WakeUp )
           	 	                                         
54503      	,	.Tx_Rsp_Data( Gen0_Rsp_Data )
           	 	                             
54504      	,	.Tx_Rsp_Last( Gen0_Rsp_Last )
           	 	                             
54505      	,	.Tx_Rsp_Opc( Gen0_Rsp_Opc )
           	 	                           
54506      	,	.Tx_Rsp_Rdy( Gen0_Rsp_Rdy )
           	 	                           
54507      	,	.Tx_Rsp_SeqId( Gen0_Rsp_SeqId )
           	 	                               
54508      	,	.Tx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
           	 	                                             
54509      	,	.Tx_Rsp_Status( Gen0_Rsp_Status )
           	 	                                 
54510      	,	.Tx_Rsp_Vld( Gen0_Rsp_Vld )
           	 	                           
54511      	);
           	  
54512      	rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f Isersp(
           	                                         
54513      		.Rx_Rsp_Data( Gen1_Rsp_Data )
           		                             
54514      	,	.Rx_Rsp_Last( Gen1_Rsp_Last )
           	 	                             
54515      	,	.Rx_Rsp_Opc( Gen1_Rsp_Opc )
           	 	                           
54516      	,	.Rx_Rsp_Rdy( Gen1_Rsp_Rdy )
           	 	                           
54517      	,	.Rx_Rsp_SeqId( Gen1_Rsp_SeqId )
           	 	                               
54518      	,	.Rx_Rsp_SeqUnOrdered( Gen1_Rsp_SeqUnOrdered )
           	 	                                             
54519      	,	.Rx_Rsp_Status( Gen1_Rsp_Status )
           	 	                                 
54520      	,	.Rx_Rsp_Vld( Gen1_Rsp_Vld )
           	 	                           
54521      	,	.StrmAddr( RspPipe_Cxt_StrmLen1wOrAddrw )
           	 	                                         
54522      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                     
54523      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54524      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54525      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54526      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54527      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54528      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54529      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54530      	,	.Sys_Pwr_Idle( Pwr_StrmExpandRsp_Idle )
           	 	                                       
54531      	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandRsp_WakeUp )
           	 	                                           
54532      	,	.Tx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54533      	,	.Tx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54534      	,	.Tx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54535      	,	.Tx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54536      	,	.Tx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54537      	,	.Tx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54538      	,	.Tx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54539      	,	.Tx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54540      	);
           	  
54541      	assign RxEcc_Data = Rx_Data;
           	                            
54542      	assign u_1127 = RxEcc_Data [143:74];
           	                                    
54543      	assign Rx1Data = RxEcc_Data [73:0];
           	                                   
54544      	assign Rx1_Data =
           	                 
54545      		{			{	u_1127 [69]
           		 			 	           
54546      			,	u_1127 [68:55]
           			 	              
54547      			,	u_1127 [54:51]
           			 	              
54548      			,	u_1127 [50:49]
           			 	              
54549      			,	u_1127 [48:42]
           			 	              
54550      			,	u_1127 [41:11]
           			 	              
54551      			,	u_1127 [10:3]
           			 	             
54552      			,	u_1127 [2:0]
           			 	            
54553      			}
           			 
54554      		,
           		 
54555      		Rx1Data
           		       
54556      		};
           		  
54557      	assign RxEcc_Head = Rx_Head;
           	                            
54558      	assign Rx1_Head = RxEcc_Head;
           	                             
54559      	assign RxEcc_Tail = Rx_Tail;
           	                            
54560      	assign Rx1_Tail = RxEcc_Tail;
           	                             
54561      	assign RxEcc_Vld = Rx_Vld;
           	                          
54562      	assign Rx1_Vld = RxEcc_Vld;
           	                           
54563      	rsnoc_z_H_R_T_P_U_U_310e2a9d Irspfp(
           	                                    
54564      		.Rx_Data( Rx1_Data )
           		                    
54565      	,	.Rx_Head( Rx1_Head )
           	 	                    
54566      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
54567      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
54568      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
54569      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54570      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54571      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54572      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54573      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54574      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54575      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54576      	,	.Sys_Pwr_Idle( )
           	 	                
54577      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54578      	,	.Tx_Data( RxP_Data )
           	 	                    
54579      	,	.Tx_Head( RxP_Head )
           	 	                    
54580      	,	.Tx_Rdy( RxP_Rdy )
           	 	                  
54581      	,	.Tx_Tail( RxP_Tail )
           	 	                    
54582      	,	.Tx_Vld( RxP_Vld )
           	 	                  
54583      	,	.WakeUp_Rx( )
           	 	             
54584      	);
           	  
54585      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1168( .I( Rsp_CxtId ) , .O( u_3726 ) );
           	                                                                      
54586      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g1171(
           	                                                    
54587      		.Clk( Sys_Clk )
           		               
54588      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54589      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54590      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54591      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54592      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54593      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54594      	,	.En( u_3726 [6] )
           	 	                 
54595      	,	.O( u_307b )
           	 	            
54596      	,	.Reset( Rsp_PktNext )
           	 	                     
54597      	,	.Set( Rsp_GenLast & Rsp_GenNext )
           	 	                                 
54598      	);
           	  
54599      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud781( .I( CxtReq_Id ) , .O( u_c4d7 ) );
           	                                                                     
54600      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud784( .I( CxtReq_IdR ) , .O( u_3700 ) );
           	                                                                      
54601      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54602      		if ( ! Sys_Clk_RstN )
           		                     
54603      			u_b922 <= #1.0 ( 4'b0 );
           			                        
54604      		else if ( CxtEn_Load [6] | CxtEn_Update_BufId [6] )
           		                                                   
54605      			u_b922 <= #1.0 ( CxtReq_BufId );
           			                                
54606      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1160( .I( Rsp_CxtId ) , .O( u_5c0e ) );
           	                                                                      
54607      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg1163(
           	                                            
54608      		.Clk( Sys_Clk )
           		               
54609      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54610      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54611      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54612      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54613      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54614      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54615      	,	.En( Rsp_PktNext & Rsp_IsWr & u_5c0e [6] )
           	 	                                          
54616      	,	.O( u_cb42 )
           	 	            
54617      	,	.Reset( Rsp_GenLast )
           	 	                     
54618      	,	.Set( Rsp_IsErr )
           	 	                 
54619      	);
           	  
54620      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54621      		if ( ! Sys_Clk_RstN )
           		                     
54622      			u_749c <= #1.0 ( 4'b0 );
           			                        
54623      		else if ( CxtEn_Load [6] )
           		                          
54624      			u_749c <= #1.0 ( CxtReq_OrdPtr );
           			                                 
54625      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54626      		if ( ! Sys_Clk_RstN )
           		                     
54627      			u_904a <= #1.0 ( 1'b0 );
           			                        
54628      		else if ( CxtEn_Load [6] )
           		                          
54629      			u_904a <= #1.0 ( CxtReq_StrmLen1wOrAddrw );
           			                                           
54630      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54631      		if ( ! Sys_Clk_RstN )
           		                     
54632      			u_a2be <= #1.0 ( 1'b0 );
           			                        
54633      		else if ( CxtEn_Load [6] )
           		                          
54634      			u_a2be <= #1.0 ( CxtReq_StrmRatio );
           			                                    
54635      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54636      		if ( ! Sys_Clk_RstN )
           		                     
54637      			u_aab3 <= #1.0 ( 1'b0 );
           			                        
54638      		else if ( CxtEn_Load [6] )
           		                          
54639      			u_aab3 <= #1.0 ( CxtReq_StrmType );
           			                                   
54640      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud787( .I( CxtReq_IdR ) , .O( u_bb9d ) );
           	                                                                      
54641      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1133( .I( Rsp_CxtId ) , .O( u_6ce6 ) );
           	                                                                      
54642      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54643      		if ( ! Sys_Clk_RstN )
           		                     
54644      			u_9614 <= #1.0 ( 3'b111 );
           			                          
54645      		else if ( u_b10a ^ ( Rsp_PktLast & Rsp_PktNext & u_6ce6 [6] ) )
           		                                                               
54646      			u_9614 <= #1.0 ( u_b10a ? Cxt_6 [2:0] + 3'b001 : Cxt_6 [2:0] - 3'b001 );
           			                        <font color = "red">-1-</font>  
           			                        <font color = "red">==></font>  
           			                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54380      	,	.CmdBwd_MatchId( )
           	 	                  
54381      	,	.CmdBwd_Split( )
           	 	                
54382      	,	.CmdBwd_StrmLen1MSB( )
           	 	                      
54383      	,	.CmdBwd_StrmValid( )
           	 	                    
54384      	,	.CmdBwd_Vld( )
           	 	              
54385      	,	.CmdRx_ApertureId( Cmd3_ApertureId )
           	 	                                    
54386      	,	.CmdRx_CxtId( Cmd3_CxtId )
           	 	                          
54387      	,	.CmdRx_Err( Cmd3_Err )
           	 	                      
54388      	,	.CmdRx_MatchId( Cmd3_MatchId )
           	 	                              
54389      	,	.CmdRx_Split( Cmd3_Split )
           	 	                          
54390      	,	.CmdRx_StrmLen1MSB( Cmd3_StrmLen1MSB )
           	 	                                      
54391      	,	.CmdRx_StrmValid( Cmd3_StrmValid )
           	 	                                  
54392      	,	.CmdRx_Vld( Cmd3_Vld )
           	 	                      
54393      	,	.CmdTx_ApertureId( Cmd3P_ApertureId )
           	 	                                     
54394      	,	.CmdTx_CxtId( Cmd3P_CxtId )
           	 	                           
54395      	,	.CmdTx_Err( Cmd3P_Err )
           	 	                       
54396      	,	.CmdTx_MatchId( Cmd3P_MatchId )
           	 	                               
54397      	,	.CmdTx_Split( Cmd3P_Split )
           	 	                           
54398      	,	.CmdTx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54399      	,	.CmdTx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54400      	,	.CmdTx_Vld( Cmd3P_Vld )
           	 	                       
54401      	,	.CoutBwdVld( )
           	 	              
54402      	,	.Empty( Sys_Pwr_Idle )
           	 	                      
54403      	,	.Rx_Req_Addr( Gen4_Req_Addr )
           	 	                             
54404      	,	.Rx_Req_Be( Gen4_Req_Be )
           	 	                         
54405      	,	.Rx_Req_BurstType( Gen4_Req_BurstType )
           	 	                                       
54406      	,	.Rx_Req_Data( Gen4_Req_Data )
           	 	                             
54407      	,	.Rx_Req_Last( Gen4_Req_Last )
           	 	                             
54408      	,	.Rx_Req_Len1( Gen4_Req_Len1 )
           	 	                             
54409      	,	.Rx_Req_Lock( Gen4_Req_Lock )
           	 	                             
54410      	,	.Rx_Req_Opc( Gen4_Req_Opc )
           	 	                           
54411      	,	.Rx_Req_Rdy( Gen4_Req_Rdy )
           	 	                           
54412      	,	.Rx_Req_SeqId( Gen4_Req_SeqId )
           	 	                               
54413      	,	.Rx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
           	 	                                             
54414      	,	.Rx_Req_SeqUnique( Gen4_Req_SeqUnique )
           	 	                                       
54415      	,	.Rx_Req_User( Gen4_Req_User )
           	 	                             
54416      	,	.Rx_Req_Vld( Gen4_Req_Vld )
           	 	                           
54417      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54418      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54419      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54420      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54421      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54422      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54423      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54424      	,	.Sys_Pwr_Idle( Pwr_Pipe3_Idle )
           	 	                               
54425      	,	.Sys_Pwr_WakeUp( Pwr_Pipe3_WakeUp )
           	 	                                   
54426      	,	.Tx_Req_Addr( Gen4P_Req_Addr )
           	 	                              
54427      	,	.Tx_Req_Be( Gen4P_Req_Be )
           	 	                          
54428      	,	.Tx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                        
54429      	,	.Tx_Req_Data( Gen4P_Req_Data )
           	 	                              
54430      	,	.Tx_Req_Last( Gen4P_Req_Last )
           	 	                              
54431      	,	.Tx_Req_Len1( Gen4P_Req_Len1 )
           	 	                              
54432      	,	.Tx_Req_Lock( Gen4P_Req_Lock )
           	 	                              
54433      	,	.Tx_Req_Opc( Gen4P_Req_Opc )
           	 	                            
54434      	,	.Tx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                            
54435      	,	.Tx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                
54436      	,	.Tx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                              
54437      	,	.Tx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                        
54438      	,	.Tx_Req_User( Gen4P_Req_User )
           	 	                              
54439      	,	.Tx_Req_Vld( Gen4P_Req_Vld )
           	 	                            
54440      	);
           	  
54441      	assign TxEcc_Rdy = Tx_Rdy;
           	                          
54442      	assign Tx1_Rdy = TxEcc_Rdy;
           	                           
54443      	rsnoc_z_H_R_G_G2_S_U_71372c9b_0 Is(
           	                                   
54444      		.CmdRx_ApertureId( Cmd3P_ApertureId )
           		                                     
54445      	,	.CmdRx_CxtId( Cmd3P_CxtId )
           	 	                           
54446      	,	.CmdRx_Err( Cmd3P_Err )
           	 	                       
54447      	,	.CmdRx_MatchId( Cmd3P_MatchId )
           	 	                               
54448      	,	.CmdRx_Split( Cmd3P_Split )
           	 	                           
54449      	,	.CmdRx_StrmLen1MSB( Cmd3P_StrmLen1MSB )
           	 	                                       
54450      	,	.CmdRx_StrmValid( Cmd3P_StrmValid )
           	 	                                   
54451      	,	.CmdRx_Vld( Cmd3P_Vld )
           	 	                       
54452      	,	.ErrPld( ErrPld )
           	 	                 
54453      	,	.GenRx_Req_Addr( Gen4P_Req_Addr )
           	 	                                 
54454      	,	.GenRx_Req_Be( Gen4P_Req_Be )
           	 	                             
54455      	,	.GenRx_Req_BurstType( Gen4P_Req_BurstType )
           	 	                                           
54456      	,	.GenRx_Req_Data( Gen4P_Req_Data )
           	 	                                 
54457      	,	.GenRx_Req_Last( Gen4P_Req_Last )
           	 	                                 
54458      	,	.GenRx_Req_Len1( Gen4P_Req_Len1 )
           	 	                                 
54459      	,	.GenRx_Req_Lock( Gen4P_Req_Lock )
           	 	                                 
54460      	,	.GenRx_Req_Opc( Gen4P_Req_Opc )
           	 	                               
54461      	,	.GenRx_Req_Rdy( Gen4P_Req_Rdy )
           	 	                               
54462      	,	.GenRx_Req_SeqId( Gen4P_Req_SeqId )
           	 	                                   
54463      	,	.GenRx_Req_SeqUnOrdered( Gen4P_Req_SeqUnOrdered )
           	 	                                                 
54464      	,	.GenRx_Req_SeqUnique( Gen4P_Req_SeqUnique )
           	 	                                           
54465      	,	.GenRx_Req_User( Gen4P_Req_User )
           	 	                                 
54466      	,	.GenRx_Req_Vld( Gen4P_Req_Vld )
           	 	                               
54467      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54468      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54469      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54470      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54471      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54472      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54473      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54474      	,	.Sys_Pwr_Idle( )
           	 	                
54475      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54476      	,	.Tx_Data( Tx1_Data )
           	 	                    
54477      	,	.Tx_Head( Tx1_Head )
           	 	                    
54478      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
54479      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
54480      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
54481      	);
           	  
54482      	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                     
54483      	rsnoc_z_H_R_G_G2_Sp_Rspu_64f8f42f Isprsp(
           	                                         
54484      		.Len1W( RspPipe_Cxt_StrmLen1wOrAddrw )
           		                                      
54485      	,	.Rx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54486      	,	.Rx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54487      	,	.Rx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54488      	,	.Rx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54489      	,	.Rx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54490      	,	.Rx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54491      	,	.Rx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54492      	,	.Rx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54493      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & ~ { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                       
54494      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54495      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54496      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54497      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54498      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54499      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54500      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54501      	,	.Sys_Pwr_Idle( Pwr_StrmPackRsp_Idle )
           	 	                                     
54502      	,	.Sys_Pwr_WakeUp( Pwr_StrmPackRsp_WakeUp )
           	 	                                         
54503      	,	.Tx_Rsp_Data( Gen0_Rsp_Data )
           	 	                             
54504      	,	.Tx_Rsp_Last( Gen0_Rsp_Last )
           	 	                             
54505      	,	.Tx_Rsp_Opc( Gen0_Rsp_Opc )
           	 	                           
54506      	,	.Tx_Rsp_Rdy( Gen0_Rsp_Rdy )
           	 	                           
54507      	,	.Tx_Rsp_SeqId( Gen0_Rsp_SeqId )
           	 	                               
54508      	,	.Tx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
           	 	                                             
54509      	,	.Tx_Rsp_Status( Gen0_Rsp_Status )
           	 	                                 
54510      	,	.Tx_Rsp_Vld( Gen0_Rsp_Vld )
           	 	                           
54511      	);
           	  
54512      	rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f Isersp(
           	                                         
54513      		.Rx_Rsp_Data( Gen1_Rsp_Data )
           		                             
54514      	,	.Rx_Rsp_Last( Gen1_Rsp_Last )
           	 	                             
54515      	,	.Rx_Rsp_Opc( Gen1_Rsp_Opc )
           	 	                           
54516      	,	.Rx_Rsp_Rdy( Gen1_Rsp_Rdy )
           	 	                           
54517      	,	.Rx_Rsp_SeqId( Gen1_Rsp_SeqId )
           	 	                               
54518      	,	.Rx_Rsp_SeqUnOrdered( Gen1_Rsp_SeqUnOrdered )
           	 	                                             
54519      	,	.Rx_Rsp_Status( Gen1_Rsp_Status )
           	 	                                 
54520      	,	.Rx_Rsp_Vld( Gen1_Rsp_Vld )
           	 	                           
54521      	,	.StrmAddr( RspPipe_Cxt_StrmLen1wOrAddrw )
           	 	                                         
54522      	,	.StrmRatio( RspPipe_Cxt_StrmRatio & { 1 { RspPipe_Cxt_StrmType }  } )
           	 	                                                                     
54523      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54524      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54525      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54526      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54527      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54528      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54529      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54530      	,	.Sys_Pwr_Idle( Pwr_StrmExpandRsp_Idle )
           	 	                                       
54531      	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandRsp_WakeUp )
           	 	                                           
54532      	,	.Tx_Rsp_Data( GenStrmPack_Rsp_Data )
           	 	                                    
54533      	,	.Tx_Rsp_Last( GenStrmPack_Rsp_Last )
           	 	                                    
54534      	,	.Tx_Rsp_Opc( GenStrmPack_Rsp_Opc )
           	 	                                  
54535      	,	.Tx_Rsp_Rdy( GenStrmPack_Rsp_Rdy )
           	 	                                  
54536      	,	.Tx_Rsp_SeqId( GenStrmPack_Rsp_SeqId )
           	 	                                      
54537      	,	.Tx_Rsp_SeqUnOrdered( GenStrmPack_Rsp_SeqUnOrdered )
           	 	                                                    
54538      	,	.Tx_Rsp_Status( GenStrmPack_Rsp_Status )
           	 	                                        
54539      	,	.Tx_Rsp_Vld( GenStrmPack_Rsp_Vld )
           	 	                                  
54540      	);
           	  
54541      	assign RxEcc_Data = Rx_Data;
           	                            
54542      	assign u_1127 = RxEcc_Data [143:74];
           	                                    
54543      	assign Rx1Data = RxEcc_Data [73:0];
           	                                   
54544      	assign Rx1_Data =
           	                 
54545      		{			{	u_1127 [69]
           		 			 	           
54546      			,	u_1127 [68:55]
           			 	              
54547      			,	u_1127 [54:51]
           			 	              
54548      			,	u_1127 [50:49]
           			 	              
54549      			,	u_1127 [48:42]
           			 	              
54550      			,	u_1127 [41:11]
           			 	              
54551      			,	u_1127 [10:3]
           			 	             
54552      			,	u_1127 [2:0]
           			 	            
54553      			}
           			 
54554      		,
           		 
54555      		Rx1Data
           		       
54556      		};
           		  
54557      	assign RxEcc_Head = Rx_Head;
           	                            
54558      	assign Rx1_Head = RxEcc_Head;
           	                             
54559      	assign RxEcc_Tail = Rx_Tail;
           	                            
54560      	assign Rx1_Tail = RxEcc_Tail;
           	                             
54561      	assign RxEcc_Vld = Rx_Vld;
           	                          
54562      	assign Rx1_Vld = RxEcc_Vld;
           	                           
54563      	rsnoc_z_H_R_T_P_U_U_310e2a9d Irspfp(
           	                                    
54564      		.Rx_Data( Rx1_Data )
           		                    
54565      	,	.Rx_Head( Rx1_Head )
           	 	                    
54566      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
54567      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
54568      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
54569      	,	.Sys_Clk( Sys_Clk )
           	 	                   
54570      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
54571      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
54572      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
54573      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
54574      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
54575      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
54576      	,	.Sys_Pwr_Idle( )
           	 	                
54577      	,	.Sys_Pwr_WakeUp( )
           	 	                  
54578      	,	.Tx_Data( RxP_Data )
           	 	                    
54579      	,	.Tx_Head( RxP_Head )
           	 	                    
54580      	,	.Tx_Rdy( RxP_Rdy )
           	 	                  
54581      	,	.Tx_Tail( RxP_Tail )
           	 	                    
54582      	,	.Tx_Vld( RxP_Vld )
           	 	                  
54583      	,	.WakeUp_Rx( )
           	 	             
54584      	);
           	  
54585      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1168( .I( Rsp_CxtId ) , .O( u_3726 ) );
           	                                                                      
54586      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g1171(
           	                                                    
54587      		.Clk( Sys_Clk )
           		               
54588      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54589      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54590      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54591      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54592      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54593      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54594      	,	.En( u_3726 [6] )
           	 	                 
54595      	,	.O( u_307b )
           	 	            
54596      	,	.Reset( Rsp_PktNext )
           	 	                     
54597      	,	.Set( Rsp_GenLast & Rsp_GenNext )
           	 	                                 
54598      	);
           	  
54599      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud781( .I( CxtReq_Id ) , .O( u_c4d7 ) );
           	                                                                     
54600      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud784( .I( CxtReq_IdR ) , .O( u_3700 ) );
           	                                                                      
54601      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54602      		if ( ! Sys_Clk_RstN )
           		                     
54603      			u_b922 <= #1.0 ( 4'b0 );
           			                        
54604      		else if ( CxtEn_Load [6] | CxtEn_Update_BufId [6] )
           		                                                   
54605      			u_b922 <= #1.0 ( CxtReq_BufId );
           			                                
54606      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1160( .I( Rsp_CxtId ) , .O( u_5c0e ) );
           	                                                                      
54607      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg1163(
           	                                            
54608      		.Clk( Sys_Clk )
           		               
54609      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
54610      	,	.Clk_En( Sys_Clk_En )
           	 	                     
54611      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
54612      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
54613      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
54614      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
54615      	,	.En( Rsp_PktNext & Rsp_IsWr & u_5c0e [6] )
           	 	                                          
54616      	,	.O( u_cb42 )
           	 	            
54617      	,	.Reset( Rsp_GenLast )
           	 	                     
54618      	,	.Set( Rsp_IsErr )
           	 	                 
54619      	);
           	  
54620      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54621      		if ( ! Sys_Clk_RstN )
           		                     
54622      			u_749c <= #1.0 ( 4'b0 );
           			                        
54623      		else if ( CxtEn_Load [6] )
           		                          
54624      			u_749c <= #1.0 ( CxtReq_OrdPtr );
           			                                 
54625      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54626      		if ( ! Sys_Clk_RstN )
           		                     
54627      			u_904a <= #1.0 ( 1'b0 );
           			                        
54628      		else if ( CxtEn_Load [6] )
           		                          
54629      			u_904a <= #1.0 ( CxtReq_StrmLen1wOrAddrw );
           			                                           
54630      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54631      		if ( ! Sys_Clk_RstN )
           		                     
54632      			u_a2be <= #1.0 ( 1'b0 );
           			                        
54633      		else if ( CxtEn_Load [6] )
           		                          
54634      			u_a2be <= #1.0 ( CxtReq_StrmRatio );
           			                                    
54635      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54636      		if ( ! Sys_Clk_RstN )
           		                     
54637      			u_aab3 <= #1.0 ( 1'b0 );
           			                        
54638      		else if ( CxtEn_Load [6] )
           		                          
54639      			u_aab3 <= #1.0 ( CxtReq_StrmType );
           			                                   
54640      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud787( .I( CxtReq_IdR ) , .O( u_bb9d ) );
           	                                                                      
54641      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1133( .I( Rsp_CxtId ) , .O( u_6ce6 ) );
           	                                                                      
54642      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
54643      		if ( ! Sys_Clk_RstN )
           		                     
54644      			u_9614 <= #1.0 ( 3'b111 );
           			                          
54645      		else if ( u_b10a ^ ( Rsp_PktLast & Rsp_PktNext & u_6ce6 [6] ) )
           		                                                               
54646      			u_9614 <= #1.0 ( u_b10a ? Cxt_6 [2:0] + 3'b001 : Cxt_6 [2:0] - 3'b001 );
           			                        <font color = "red">-1-</font>  
           			                        <font color = "red">==></font>  
           			                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54277      	assign Gen0_Req_Opc = GenLcl_Req_Opc;
           	<font color = "red">-1-</font>                                     
54278      	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;
           <font color = "red">	==></font>
54279      	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	<font color = "green">-2-</font>                                                       
54280      	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
           <font color = "green">	==></font>
54281      	assign Gen0_Req_User = GenLcl_Req_User;
           	<font color = "red">-3-</font>                                       
54282      	assign Gen0_Req_Vld = GenLcl_Req_Vld;
           <font color = "red">	==></font>
54283      	assign Strm1_Ratio = Strm1Cmd [0];
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54343      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-1-</font> 	                             
54344      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
54345      	,	.Sys_Pwr_Idle( Pwr_Stage2_Idle )
           <font color = "red">	==></font>
54346      	,	.Sys_Pwr_WakeUp( Pwr_Stage2_WakeUp )
           <font color = "green">	==></font>
54347      	,	.Translation_Found( Translation_1_Found )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_292628">
    <li>
      <a href="#inst_tag_292628_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_292628_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_292628_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_292628_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_292629">
    <li>
      <a href="#inst_tag_292629_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_292629_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_292629_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_292629_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
