--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml eight_bit_comparator.twx eight_bit_comparator.ncd -o
eight_bit_comparator.twr eight_bit_comparator.pcf -ucf eight_bit_comparator.ucf

Design file:              eight_bit_comparator.ncd
Physical constraint file: eight_bit_comparator.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pb1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
y<0>        |    0.714(R)|    1.086(R)|pb1_BUFGP         |   0.000|
y<1>        |    0.896(R)|    0.939(R)|pb1_BUFGP         |   0.000|
y<2>        |   -0.516(R)|    2.073(R)|pb1_BUFGP         |   0.000|
y<3>        |    0.499(R)|    1.261(R)|pb1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
y<0>        |   -1.263(R)|    3.300(R)|pb2_BUFGP         |   0.000|
y<1>        |   -0.949(R)|    3.049(R)|pb2_BUFGP         |   0.000|
y<2>        |   -1.404(R)|    3.414(R)|pb2_BUFGP         |   0.000|
y<3>        |   -0.923(R)|    3.029(R)|pb2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
y<0>        |   -0.504(R)|    2.365(R)|pb3_BUFGP         |   0.000|
y<1>        |    0.548(R)|    1.524(R)|pb3_BUFGP         |   0.000|
y<2>        |   -0.966(R)|    2.737(R)|pb3_BUFGP         |   0.000|
y<3>        |    0.329(R)|    1.702(R)|pb3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
y<0>        |   -0.026(R)|    2.004(R)|pb4_BUFGP         |   0.000|
y<1>        |   -0.627(R)|    2.484(R)|pb4_BUFGP         |   0.000|
y<2>        |   -0.439(R)|    2.338(R)|pb4_BUFGP         |   0.000|
y<3>        |   -0.246(R)|    2.184(R)|pb4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock pb1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
eo          |   15.903(R)|pb1_BUFGP         |   0.000|
go          |   16.226(R)|pb1_BUFGP         |   0.000|
lo          |   15.451(R)|pb1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
eo          |   21.389(R)|pb2_BUFGP         |   0.000|
go          |   21.712(R)|pb2_BUFGP         |   0.000|
lo          |   20.937(R)|pb2_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
eo          |   16.761(R)|pb3_BUFGP         |   0.000|
go          |   17.084(R)|pb3_BUFGP         |   0.000|
lo          |   16.309(R)|pb3_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb4 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
eo          |   20.767(R)|pb4_BUFGP         |   0.000|
go          |   21.090(R)|pb4_BUFGP         |   0.000|
lo          |   20.315(R)|pb4_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Jan 20 16:29:49 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 352 MB



