{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679343823719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679343823719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 14:23:43 2023 " "Processing started: Mon Mar 20 14:23:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679343823719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343823719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343823719 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1679343824103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/risc_v_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/risc_v_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_top " "Found entity 1: risc_v_top" {  } { { "../src/risc_v_top.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "../src/instr_memory.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../src/imm_gen.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/data_memory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../src/ALU_control.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_IP " "Found entity 1: uart_IP" {  } { { "../src/uart_IP.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "../src/uart_tx_fsm.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../src/UART_Rx.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_full_duplex " "Found entity 1: uart_full_duplex" {  } { { "../src/uart_full_duplex.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/Shift_Register_R_Param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/parallel2serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/parallel2serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "../src/parallel2serial.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/parallel2serial.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/FSM_UART_Rx.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_Param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_02Limit_ovf " "Found entity 1: Counter_02Limit_ovf" {  } { { "../src/Counter_02Limit_ovf.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle_TB " "Found entity 1: risk_v_multicycle_TB" {  } { { "../src/risk_v_multicycle_TB.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle_TB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/register_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_param " "Found entity 1: multiplexor_param" {  } { { "../src/multiplexor_param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/master_memory_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/master_memory_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_memory_map " "Found entity 1: master_memory_map" {  } { { "../src/master_memory_map.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_module " "Found entity 1: imm_gen_module" {  } { { "../src/imm_gen_module.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_pc_risk " "Found entity 1: ffd_param_pc_risk" {  } { { "../src/ffd_param_pc_risk.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param " "Found entity 1: ffd_param" {  } { { "../src/ffd_param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/double_multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/double_multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_multiplexor_param " "Found entity 1: double_multiplexor_param" {  } { { "../src/double_multiplexor_param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRead MEMREAD control_unit.v(23) " "Verilog HDL Declaration information at control_unit.v(23): object \"MemRead\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/control_unit.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679343831792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/control_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/delayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delayer " "Found entity 1: Delayer" {  } { { "../src/Delayer.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Delayer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_clear " "Found entity 1: ffd_param_clear" {  } { { "../src/ffd_param_clear.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343831799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343831799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_v_top " "Elaborating entity \"risc_v_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679343831858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param multiplexor_param:mult_branch " "Elaborating entity \"multiplexor_param\" for hierarchy \"multiplexor_param:mult_branch\"" {  } { { "../src/risc_v_top.v" "mult_branch" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_pc_risk ffd_param_pc_risk:ff_pc " "Elaborating entity \"ffd_param_pc_risk\" for hierarchy \"ffd_param_pc_risk:ff_pc\"" {  } { { "../src/risc_v_top.v" "ff_pc" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param multiplexor_param:mult_pc_memory " "Elaborating entity \"multiplexor_param\" for hierarchy \"multiplexor_param:mult_pc_memory\"" {  } { { "../src/risc_v_top.v" "mult_pc_memory" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_memory_map master_memory_map:memory_map " "Elaborating entity \"master_memory_map\" for hierarchy \"master_memory_map:memory_map\"" {  } { { "../src/risc_v_top.v" "memory_map" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_multiplexor_param master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult " "Elaborating entity \"double_multiplexor_param\" for hierarchy \"master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult\"" {  } { { "../src/master_memory_map.v" "memory_map_mult" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:memory_rom " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:memory_rom\"" {  } { { "../src/risc_v_top.v" "memory_rom" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:memory_ram " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:memory_ram\"" {  } { { "../src/risc_v_top.v" "memory_ram" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_IP uart_IP:uart_IP_module " "Elaborating entity \"uart_IP\" for hierarchy \"uart_IP:uart_IP_module\"" {  } { { "../src/risc_v_top.v" "uart_IP_module" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_full_duplex uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex " "Elaborating entity \"uart_full_duplex\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\"" {  } { { "../src/uart_IP.v" "UART_full_duplex" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart " "Elaborating entity \"UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\"" {  } { { "../src/uart_full_duplex.v" "rx_uart" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg\"" {  } { { "../src/UART_Rx.v" "shift_reg" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i\"" {  } { { "../src/UART_Rx.v" "rx_Data_Reg_i" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par\"" {  } { { "../src/UART_Rx.v" "ff_par" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_clear uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param_clear:ff_rx_flag " "Elaborating entity \"ffd_param_clear\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param_clear:ff_rx_flag\"" {  } { { "../src/UART_Rx.v" "ff_rx_flag" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343831995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../src/UART_Rx.v" "BR_pulse" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx\"" {  } { { "../src/UART_Rx.v" "FSM_Rx" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits\"" {  } { { "../src/UART_Rx.v" "Counter_bits" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart " "Elaborating entity \"uart_tx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\"" {  } { { "../src/uart_full_duplex.v" "tx_uart" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\"" {  } { { "../src/uart_tx.v" "tx_fsm" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delayer uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms " "Elaborating entity \"Delayer\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms\"" {  } { { "../src/uart_tx.v" "delay_5ms" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_02Limit_ovf uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter " "Elaborating entity \"Counter_02Limit_ovf\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter\"" {  } { { "../src/uart_tx.v" "bit_counter" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel2serial uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg " "Elaborating entity \"parallel2serial\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg\"" {  } { { "../src/uart_tx.v" "shift_right_reg" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param ffd_param:ff_instr " "Elaborating entity \"ffd_param\" for hierarchy \"ffd_param:ff_instr\"" {  } { { "../src/risc_v_top.v" "ff_instr" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:immediate_gen " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:immediate_gen\"" {  } { { "../src/risc_v_top.v" "immediate_gen" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "../src/risc_v_top.v" "reg_file" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:alu_ctrl " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:alu_ctrl\"" {  } { { "../src/risc_v_top.v" "alu_ctrl" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_block " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_block\"" {  } { { "../src/risc_v_top.v" "alu_block" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "../src/risc_v_top.v" "cu" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343832089 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(72) " "Verilog HDL Case Statement information at control_unit.v(72): all case item expressions in this case statement are onehot" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/control_unit.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1679343832090 "|risc_v_top|control_unit:cu"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ll84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ll84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ll84 " "Found entity 1: altsyncram_ll84" {  } { { "db/altsyncram_ll84.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_ll84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343833583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343833583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343833682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343833682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fhb " "Found entity 1: mux_fhb" {  } { { "db/mux_fhb.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_fhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343833722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343833722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343833854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343833854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343833919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343833919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343834004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343834004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343834046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343834046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343834103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343834103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343834170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343834170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343834208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343834208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343834254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343834254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343834298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343834298 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343834746 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1679343834882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.20.14:23:57 Progress: Loading sld9a67fb97/alt_sld_fab_wrapper_hw.tcl " "2023.03.20.14:23:57 Progress: Loading sld9a67fb97/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343837772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343839671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343839770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343841704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343841826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343841916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343842017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343842023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343842023 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1679343842710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9a67fb97/alt_sld_fab.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343842914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343842914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343842991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343842991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343842992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343842992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343843050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343843050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343843120 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343843120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343843120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343843174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343843174 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:memory_ram\|ram " "RAM logic \"data_memory:memory_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/data_memory.v" "ram" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/data_memory.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679343844456 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instr_memory:memory_rom\|rom " "RAM logic \"instr_memory:memory_rom\|rom\" is uninferred due to asynchronous read logic" {  } { { "../src/instr_memory.v" "rom" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679343844456 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679343844456 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 49 C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_data_memory_9cb3ce62.hdl.mif " "Memory depth (64) in the design file differs from memory depth (49) in the Memory Initialization File \"C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_data_memory_9cb3ce62.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1679343844839 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 36 C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_instr_memory_4a371b49.hdl.mif " "Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File \"C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_instr_memory_4a371b49.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1679343844848 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:reg_file\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:reg_file\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:reg_file\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"register_file:reg_file\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679343845643 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679343845643 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1679343845643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:reg_file\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"register_file:reg_file\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343845689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:reg_file\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"register_file:reg_file\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679343845689 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679343845689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uct1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uct1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uct1 " "Found entity 1: altsyncram_uct1" {  } { { "db/altsyncram_uct1.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_uct1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679343845739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343845739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343848728 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679343853082 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\|next_state.LOAD_SERIALIZER " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\|next_state.LOAD_SERIALIZER\"" {  } { { "../src/uart_tx_fsm.v" "next_state.LOAD_SERIALIZER" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[7\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[7\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[7\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[0\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[0\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[0\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[2\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[2\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[2\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[6\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[6\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[6\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[5\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[5\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[5\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[4\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[4\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[4\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[3\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[3\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[3\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[1\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[1\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[1\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679343853133 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1679343853133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.map.smsg " "Generated suppressed messages file C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343853433 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 87 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1679343854392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679343854493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679343854493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6702 " "Implemented 6702 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679343855018 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679343855018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6411 " "Implemented 6411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679343855018 ""} { "Info" "ICUT_CUT_TM_RAMS" "280 " "Implemented 280 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679343855018 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1679343855018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679343855018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679343855051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 14:24:15 2023 " "Processing ended: Mon Mar 20 14:24:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679343855051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679343855051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679343855051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679343855051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679343856311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679343856311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 14:24:16 2023 " "Processing started: Mon Mar 20 14:24:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679343856311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679343856311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off risk_v_multicycle -c risk_v_multicycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off risk_v_multicycle -c risk_v_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679343856311 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679343856414 ""}
{ "Info" "0" "" "Project  = risk_v_multicycle" {  } {  } 0 0 "Project  = risk_v_multicycle" 0 0 "Fitter" 0 0 1679343856414 ""}
{ "Info" "0" "" "Revision = risk_v_multicycle" {  } {  } 0 0 "Revision = risk_v_multicycle" 0 0 "Fitter" 0 0 1679343856415 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1679343856567 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "risk_v_multicycle 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"risk_v_multicycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679343856604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679343856634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679343856634 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679343856993 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679343857039 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679343857287 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679343857385 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1679343865115 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3835 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3835 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1679343865307 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst_n~inputCLKENA0 385 global CLKCTRL_G9 " "rst_n~inputCLKENA0 with 385 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1679343865307 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1679343865307 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1679343865307 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst_n~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst_n~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst_n PIN_AA30 " "Refclk input I/O pad rst_n is placed onto PIN_AA30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1679343865312 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1679343865312 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1679343865312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679343865313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679343865401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679343865412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679343865430 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679343865448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679343865450 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679343865458 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679343866640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679343866640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679343866640 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1679343866640 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1679343866640 ""}
{ "Info" "ISTA_SDC_FOUND" "risk_v_multicycle.out.sdc " "Reading SDC File: 'risk_v_multicycle.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1679343866659 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679343866804 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1679343866804 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1679343866808 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679343866809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679343866809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679343866809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679343866809 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1679343866809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679343867857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679343867868 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679343867868 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679343868205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679343873643 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1679343874669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679343888125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679343904751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679343915242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679343915242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679343917170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.1% " "2e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1679343928010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679343930531 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679343930531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679343940806 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679343940806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679343940814 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.64 " "Total time spent on timing analysis during the Fitter is 13.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679343949897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679343950071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679343953443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679343953446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679343956592 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679343968410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.fit.smsg " "Generated suppressed messages file C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679343969472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6593 " "Peak virtual memory: 6593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679343971860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 14:26:11 2023 " "Processing ended: Mon Mar 20 14:26:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679343971860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679343971860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679343971860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679343971860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679343973138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679343973138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 14:26:13 2023 " "Processing started: Mon Mar 20 14:26:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679343973138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679343973138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off risk_v_multicycle -c risk_v_multicycle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off risk_v_multicycle -c risk_v_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679343973138 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679343981509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679343982033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 14:26:22 2023 " "Processing ended: Mon Mar 20 14:26:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679343982033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679343982033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679343982033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679343982033 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679343982717 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679343983232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679343983232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 14:26:22 2023 " "Processing started: Mon Mar 20 14:26:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679343983232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679343983232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta risk_v_multicycle -c risk_v_multicycle " "Command: quartus_sta risk_v_multicycle -c risk_v_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679343983232 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679343983330 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1679343984090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343984128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343984128 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679343984893 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679343984893 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679343984893 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1679343984893 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1679343984893 ""}
{ "Info" "ISTA_SDC_FOUND" "risk_v_multicycle.out.sdc " "Reading SDC File: 'risk_v_multicycle.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1679343984917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679343985604 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1679343985604 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679343985610 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679343985619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.091 " "Worst-case setup slack is 5.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.091               0.000 clk  " "    5.091               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.614               0.000 altera_reserved_tck  " "    9.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343985844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk  " "    0.355               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 altera_reserved_tck  " "    0.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343985891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.804 " "Worst-case recovery slack is 17.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.804               0.000 clk  " "   17.804               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.069               0.000 altera_reserved_tck  " "   30.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343985907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.622 " "Worst-case removal slack is 0.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 altera_reserved_tck  " "    0.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.047               0.000 clk  " "    1.047               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343985923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.862 " "Worst-case minimum pulse width slack is 8.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.862               0.000 clk  " "    8.862               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.055               0.000 altera_reserved_tck  " "   15.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343985929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343985929 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343985976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343985976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343985976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343985976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 41.684 ns " "Worst Case Available Settling Time: 41.684 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343985976 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343985976 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679343985976 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679343985980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679343986022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679343989683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679343990620 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1679343990620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.316 " "Worst-case setup slack is 5.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.316               0.000 clk  " "    5.316               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.790               0.000 altera_reserved_tck  " "    9.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343990746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk  " "    0.325               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 altera_reserved_tck  " "    0.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343990801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.866 " "Worst-case recovery slack is 17.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.866               0.000 clk  " "   17.866               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.180               0.000 altera_reserved_tck  " "   30.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343990837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.581 " "Worst-case removal slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 altera_reserved_tck  " "    0.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980               0.000 clk  " "    0.980               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343990868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.819 " "Worst-case minimum pulse width slack is 8.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.819               0.000 clk  " "    8.819               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046               0.000 altera_reserved_tck  " "   15.046               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343990878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343990878 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343990962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343990962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343990962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343990962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 41.821 ns " "Worst Case Available Settling Time: 41.821 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343990962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343990962 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679343990962 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679343990969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679343991127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679343995120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679343996535 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1679343996535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.020 " "Worst-case setup slack is 11.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.020               0.000 clk  " "   11.020               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.459               0.000 altera_reserved_tck  " "   12.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343996587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 altera_reserved_tck  " "    0.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343996634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.733 " "Worst-case recovery slack is 18.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.733               0.000 clk  " "   18.733               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.033               0.000 altera_reserved_tck  " "   31.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343996652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.298 " "Worst-case removal slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 altera_reserved_tck  " "    0.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 clk  " "    0.579               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343996669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.790 " "Worst-case minimum pulse width slack is 8.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.790               0.000 clk  " "    8.790               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.890               0.000 altera_reserved_tck  " "   14.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343996677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343996677 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343996755 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343996755 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343996755 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343996755 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 44.886 ns " "Worst Case Available Settling Time: 44.886 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343996755 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343996755 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679343996755 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679343996761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679343998027 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1679343998027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.016 " "Worst-case setup slack is 12.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.016               0.000 clk  " "   12.016               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.926               0.000 altera_reserved_tck  " "   12.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343998076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 altera_reserved_tck  " "    0.154               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343998121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.837 " "Worst-case recovery slack is 18.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.837               0.000 clk  " "   18.837               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.270               0.000 altera_reserved_tck  " "   31.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343998138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.259 " "Worst-case removal slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 altera_reserved_tck  " "    0.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 clk  " "    0.524               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343998153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.781 " "Worst-case minimum pulse width slack is 8.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 clk  " "    8.781               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.917               0.000 altera_reserved_tck  " "   14.917               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679343998162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679343998162 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343998228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343998228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343998228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343998228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 45.384 ns " "Worst Case Available Settling Time: 45.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343998228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679343998228 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679343998228 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679343999442 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679343999443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5319 " "Peak virtual memory: 5319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679343999532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 14:26:39 2023 " "Processing ended: Mon Mar 20 14:26:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679343999532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679343999532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679343999532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679343999532 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Quartus Prime Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679344000320 ""}
