// Seed: 3860250466
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wor id_10,
    input uwire id_11,
    output wor id_12,
    input uwire id_13,
    input wire id_14,
    input uwire id_15,
    input tri id_16,
    output supply1 id_17,
    output wor id_18,
    input wire id_19,
    output uwire id_20,
    input supply0 id_21
);
  logic id_23 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    output tri0 id_5,
    output wire id_6,
    input tri id_7,
    input uwire id_8,
    output wire id_9,
    input wor id_10,
    input wire id_11
);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8,
      id_8,
      id_1,
      id_11,
      id_3,
      id_7,
      id_11,
      id_8,
      id_2,
      id_1,
      id_5,
      id_7,
      id_10,
      id_3,
      id_11,
      id_5,
      id_5,
      id_10,
      id_6,
      id_7
  );
endmodule
