// Seed: 2142061796
module module_0;
  always @(posedge -1) begin : LABEL_0
    $signed(6);
    ;
  end
endmodule
module module_1 #(
    parameter id_11 = 32'd28
) (
    output logic id_0,
    output wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    output uwire id_5,
    output uwire id_6,
    output wire id_7
    , id_13,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    output uwire _id_11
);
  assign id_11 = id_3;
  localparam id_14 = 1;
  module_0 modCall_1 ();
  assign id_7 = id_3;
  wire id_15;
  assign id_8 = id_4;
  assign id_6 = id_10;
  wire [id_11 : -1] id_16;
  assign id_6 = -1;
  always id_0 = #1 id_16;
endmodule
