{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683736744506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683736744511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:39:04 2023 " "Processing started: Wed May 10 11:39:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683736744511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736744511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736744511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683736747040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683736747040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/baddies.sv 5 5 " "Found 5 design units, including 5 entities, in source file /ece385/lab6/lab 62 provided files/baddies.sv" { { "Info" "ISGN_ENTITY_NAME" "1 front_test_up_right_ram " "Found entity 1: front_test_up_right_ram" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755613 ""} { "Info" "ISGN_ENTITY_NAME" "2 front_test_up_left_ram " "Found entity 2: front_test_up_left_ram" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755613 ""} { "Info" "ISGN_ENTITY_NAME" "3 front_test_down_right_ram " "Found entity 3: front_test_down_right_ram" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755613 ""} { "Info" "ISGN_ENTITY_NAME" "4 front_test_down_left_ram " "Found entity 4: front_test_down_left_ram" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755613 ""} { "Info" "ISGN_ENTITY_NAME" "5 big_boss_ram " "Found entity 5: big_boss_ram" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/signs.sv 12 12 " "Found 12 design units, including 12 entities, in source file /ece385/lab6/lab 62 provided files/signs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basement_sign_ram " "Found entity 1: basement_sign_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "2 auditorium_sign_ram " "Found entity 2: auditorium_sign_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_lobby_up_sign_ram " "Found entity 3: main_lobby_up_sign_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "4 daily_byte_sign_ram " "Found entity 4: daily_byte_sign_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "5 design_room_sign_ram " "Found entity 5: design_room_sign_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "6 jr_sean_kingston_ram " "Found entity 6: jr_sean_kingston_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "7 design_table_ram " "Found entity 7: design_table_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "8 chair_ram " "Found entity 8: chair_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "9 test_bullet_ram " "Found entity 9: test_bullet_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "10 player_heart_ram " "Found entity 10: player_heart_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "11 gold_key_ram " "Found entity 11: gold_key_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""} { "Info" "ISGN_ENTITY_NAME" "12 power_up_ram " "Found entity 12: power_up_ram" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/bus.sv 7 7 " "Found 7 design units, including 7 entities, in source file /ece385/lab6/lab 62 provided files/bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_front_ram " "Found entity 1: bus_front_ram" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755722 ""} { "Info" "ISGN_ENTITY_NAME" "2 bus_back_ram " "Found entity 2: bus_back_ram" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755722 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_left_ram " "Found entity 3: bus_left_ram" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755722 ""} { "Info" "ISGN_ENTITY_NAME" "4 bus_right_ram " "Found entity 4: bus_right_ram" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755722 ""} { "Info" "ISGN_ENTITY_NAME" "5 bus_dead_ram " "Found entity 5: bus_dead_ram" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755722 ""} { "Info" "ISGN_ENTITY_NAME" "6 bus_beer_h_ram " "Found entity 6: bus_beer_h_ram" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755722 ""} { "Info" "ISGN_ENTITY_NAME" "7 bus_beer_v_ram " "Found entity 7: bus_beer_v_ram" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/background.sv 4 4 " "Found 4 design units, including 4 entities, in source file /ece385/lab6/lab 62 provided files/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eceb_ram " "Found entity 1: eceb_ram" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755753 ""} { "Info" "ISGN_ENTITY_NAME" "2 carpet_ram " "Found entity 2: carpet_ram" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755753 ""} { "Info" "ISGN_ENTITY_NAME" "3 byte_floor_ram " "Found entity 3: byte_floor_ram" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755753 ""} { "Info" "ISGN_ENTITY_NAME" "4 dungeon_ram " "Found entity 4: dungeon_ram" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab 62 provided files/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "../Lab 62 provided files/LFSR.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/LFSR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/timers.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab6/lab 62 provided files/timers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "../Lab 62 provided files/Timers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Timers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755786 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "../Lab 62 provided files/Timers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Timers.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/registers.sv 11 11 " "Found 11 design units, including 11 entities, in source file /ece385/lab6/lab 62 provided files/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_10 " "Found entity 2: reg_10" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_1 " "Found entity 3: reg_1" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg_9 " "Found entity 4: reg_9" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg_8 " "Found entity 5: reg_8" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg_3 " "Found entity 6: reg_3" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "7 reg_4 " "Found entity 7: reg_4" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "8 reg_2 " "Found entity 8: reg_2" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg_12 " "Found entity 9: reg_12" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg_28 " "Found entity 10: reg_28" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""} { "Info" "ISGN_ENTITY_NAME" "11 reg_1_nl " "Found entity 11: reg_1_nl" {  } { { "../Lab 62 provided files/Registers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Registers.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/lab62soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/lab62soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc " "Found entity 1: lab62soc" {  } { { "../lab62soc/synthesis/lab62soc.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../lab62soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_irq_mapper " "Found entity 1: lab62soc_irq_mapper" {  } { { "../lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0 " "Found entity 1: lab62soc_mm_interconnect_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736755996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736755996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_mux" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756015 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_demux" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_mux" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_demux" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756074 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756074 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756074 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756074 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683736756081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683736756097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../lab62soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683736756120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683736756120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_007_default_decode" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756127 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_007 " "Found entity 2: lab62soc_mm_interconnect_0_router_007" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683736756131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683736756131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756138 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_002 " "Found entity 2: lab62soc_mm_interconnect_0_router_002" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683736756143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683736756143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_default_decode" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756151 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router " "Found entity 2: lab62soc_mm_interconnect_0_router" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_rst " "Found entity 1: lab62soc_usb_rst" {  } { { "../lab62soc/synthesis/submodules/lab62soc_usb_rst.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_timer_0 " "Found entity 1: lab62soc_timer_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sysid_qsys_0 " "Found entity 1: lab62soc_sysid_qsys_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_spi_0 " "Found entity 1: lab62soc_spi_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62soc_sdram_pll_dffpipe_l2c" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756256 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62soc_sdram_pll_stdsync_sv6" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756256 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62soc_sdram_pll_altpll_vg92" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756256 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_sdram_pll " "Found entity 4: lab62soc_sdram_pll" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_input_efifo_module " "Found entity 1: lab62soc_sdram_input_efifo_module" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756271 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram " "Found entity 2: lab62soc_sdram" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_onchip_memory2_0 " "Found entity 1: lab62soc_onchip_memory2_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0 " "Found entity 1: lab62soc_nios2_gen2_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62soc_nios2_gen2_0_cpu " "Found entity 21: lab62soc_nios2_gen2_0_cpu" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_leds_pio " "Found entity 1: lab62soc_leds_pio" {  } { { "../lab62soc/synthesis/submodules/lab62soc_leds_pio.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_keycode " "Found entity 1: lab62soc_keycode" {  } { { "../lab62soc/synthesis/submodules/lab62soc_keycode.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_key " "Found entity 1: lab62soc_key" {  } { { "../lab62soc/synthesis/submodules/lab62soc_key.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62soc_jtag_uart_0_sim_scfifo_w" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756496 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62soc_jtag_uart_0_scfifo_w" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756496 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62soc_jtag_uart_0_sim_scfifo_r" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756496 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62soc_jtag_uart_0_scfifo_r" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756496 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_jtag_uart_0 " "Found entity 5: lab62soc_jtag_uart_0" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_hex_digits_pio " "Found entity 1: lab62soc_hex_digits_pio" {  } { { "../lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab62soc/synthesis/submodules/lab62soc_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab62soc/synthesis/submodules/lab62soc_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_accumulate " "Found entity 1: lab62soc_accumulate" {  } { { "../lab62soc/synthesis/submodules/lab62soc_accumulate.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab 62 provided files/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../Lab 62 provided files/VGA_controller.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab 62 provided files/lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../Lab 62 provided files/HexDriver.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683736756550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab 62 provided files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../Lab 62 provided files/HexDriver.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756560 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Color_Mapper.sv(1389) " "Verilog HDL Expression warning at Color_Mapper.sv(1389): truncated literal to match 8 bits" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1389 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683736756565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Color_Mapper.sv(1064) " "Verilog HDL information at Color_Mapper.sv(1064): always construct contains both blocking and non-blocking assignments" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1064 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683736756567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab 62 provided files/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab6/lab 62 provided files/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab6/lab 62 provided files/gus.sv 6 6 " "Found 6 design units, including 6 entities, in source file /ece385/lab6/lab 62 provided files/gus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gus_front_ram " "Found entity 1: gus_front_ram" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756647 ""} { "Info" "ISGN_ENTITY_NAME" "2 gus_back_ram " "Found entity 2: gus_back_ram" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756647 ""} { "Info" "ISGN_ENTITY_NAME" "3 gus_left_ram " "Found entity 3: gus_left_ram" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756647 ""} { "Info" "ISGN_ENTITY_NAME" "4 gus_right_ram " "Found entity 4: gus_right_ram" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756647 ""} { "Info" "ISGN_ENTITY_NAME" "5 gus_dead_ram " "Found entity 5: gus_dead_ram" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756647 ""} { "Info" "ISGN_ENTITY_NAME" "6 gus_bullet_ram " "Found entity 6: gus_bullet_ram" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736756647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736756647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keycode4 lab62.sv(183) " "Verilog HDL Implicit Net warning at lab62.sv(183): created implicit net for \"keycode4\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736756648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keycode5 lab62.sv(184) " "Verilog HDL Implicit Net warning at lab62.sv(184): created implicit net for \"keycode5\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736756648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "baddiex1sig lab62.sv(236) " "Verilog HDL Implicit Net warning at lab62.sv(236): created implicit net for \"baddiex1sig\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736756648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "baddiey1sig lab62.sv(237) " "Verilog HDL Implicit Net warning at lab62.sv(237): created implicit net for \"baddiey1sig\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736756648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test_health lab62.sv(294) " "Verilog HDL Implicit Net warning at lab62.sv(294): created implicit net for \"test_health\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736756648 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683736756710 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683736756711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683736756711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683736756712 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "../lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683736756713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683736757857 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab62.sv(28) " "Output port \"HEX4\" at lab62.sv(28) has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683736757867 "|lab62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "../Lab 62 provided files/lab62.sv" "hex_driver4" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736757907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc lab62soc:u0 " "Elaborating entity \"lab62soc\" for hierarchy \"lab62soc:u0\"" {  } { { "../Lab 62 provided files/lab62.sv" "u0" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736757965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_accumulate lab62soc:u0\|lab62soc_accumulate:accumulate " "Elaborating entity \"lab62soc_accumulate\" for hierarchy \"lab62soc:u0\|lab62soc_accumulate:accumulate\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "accumulate" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_hex_digits_pio lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62soc_hex_digits_pio\" for hierarchy \"lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "hex_digits_pio" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62soc_jtag_uart_0\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "jtag_uart_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_w lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_w" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "wfifo" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736758411 ""}  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736758411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736758496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736758496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736758548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736758548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/ECE385/Lab6/quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736758603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736758603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/ECE385/Lab6/quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736758687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736758687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/ECE385/Lab6/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736758778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736758778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/ECE385/Lab6/quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736758864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736758864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/ECE385/Lab6/quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_r lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_r" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736758946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "lab62soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736759394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736759414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736759414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736759414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736759414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736759414 ""}  } { { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736759414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_key lab62soc:u0\|lab62soc_key:key " "Elaborating entity \"lab62soc_key\" for hierarchy \"lab62soc:u0\|lab62soc_key:key\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "key" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_keycode lab62soc:u0\|lab62soc_keycode:keycode " "Elaborating entity \"lab62soc_keycode\" for hierarchy \"lab62soc:u0\|lab62soc_keycode:keycode\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "keycode" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_leds_pio lab62soc:u0\|lab62soc_leds_pio:leds_pio " "Elaborating entity \"lab62soc_leds_pio\" for hierarchy \"lab62soc:u0\|lab62soc_leds_pio:leds_pio\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "leds_pio" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62soc_nios2_gen2_0\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "nios2_gen2_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "cpu" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_test_bench lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_test_bench" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_a_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736760719 ""}  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736760719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736760806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736760806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_b_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736760975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_debug lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761105 ""}  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736761105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_break lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_pib lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_im lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_ocimem lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736761610 ""}  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736761610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736761705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736761705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_tck lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736761939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762076 ""}  } { { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736762076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762092 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_onchip_memory2_0 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62soc_onchip_memory2_0\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "onchip_memory2_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736762238 ""}  } { { "../lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736762238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34g1 " "Found entity 1: altsyncram_34g1" {  } { { "db/altsyncram_34g1.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_34g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736762337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736762337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34g1 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated " "Elaborating entity \"altsyncram_34g1\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram lab62soc:u0\|lab62soc_sdram:sdram " "Elaborating entity \"lab62soc_sdram\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "sdram" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_input_efifo_module lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module " "Elaborating entity \"lab62soc_sdram_input_efifo_module\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "the_lab62soc_sdram_input_efifo_module" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll lab62soc:u0\|lab62soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62soc_sdram_pll\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "sdram_pll" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_stdsync_sv6 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "stdsync2" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_dffpipe_l2c lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "dffpipe3" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_altpll_vg92 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "sd1" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736762995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_spi_0 lab62soc:u0\|lab62soc_spi_0:spi_0 " "Elaborating entity \"lab62soc_spi_0\" for hierarchy \"lab62soc:u0\|lab62soc_spi_0:spi_0\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "spi_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sysid_qsys_0 lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62soc_sysid_qsys_0\" for hierarchy \"lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "sysid_qsys_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_timer_0 lab62soc:u0\|lab62soc_timer_0:timer_0 " "Elaborating entity \"lab62soc_timer_0\" for hierarchy \"lab62soc:u0\|lab62soc_timer_0:timer_0\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "timer_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_rst lab62soc:u0\|lab62soc_usb_rst:usb_rst " "Elaborating entity \"lab62soc_usb_rst\" for hierarchy \"lab62soc:u0\|lab62soc_usb_rst:usb_rst\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "usb_rst" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62soc_mm_interconnect_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "mm_interconnect_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "accumulate_s1_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736763962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736764667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62soc_mm_interconnect_0_router\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_002" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_007" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736765993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736766052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736766078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736766097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736766864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 7423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 7620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736767317 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736767317 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736767317 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 7686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "crosser" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 7720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 7851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 7996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "../lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736767861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_irq_mapper lab62soc:u0\|lab62soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62soc_irq_mapper\" for hierarchy \"lab62soc:u0\|lab62soc_irq_mapper:irq_mapper\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "irq_mapper" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "rst_controller" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "../lab62soc/synthesis/lab62soc.v" "rst_controller_001" { Text "C:/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4 reg_4:room_register " "Elaborating entity \"reg_4\" for hierarchy \"reg_4:room_register\"" {  } { { "../Lab 62 provided files/lab62.sv" "room_register" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller\"" {  } { { "../Lab 62 provided files/lab62.sv" "vga_controller" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/VGA_controller.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768388 "|lab62|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/VGA_controller.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768388 "|lab62|vga_controller:vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:da_ball " "Elaborating entity \"ball\" for hierarchy \"ball:da_ball\"" {  } { { "../Lab 62 provided files/lab62.sv" "da_ball" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baddie1_X_Motion ball.sv(42) " "Verilog HDL or VHDL warning at ball.sv(42): object \"Baddie1_X_Motion\" assigned a value but never read" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736768409 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baddie1_Y_Motion ball.sv(42) " "Verilog HDL or VHDL warning at ball.sv(42): object \"Baddie1_Y_Motion\" assigned a value but never read" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736768409 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baddie1_Dead ball.sv(86) " "Verilog HDL or VHDL warning at ball.sv(86): object \"Baddie1_Dead\" assigned a value but never read" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736768409 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_baddie2_shooting ball.sv(88) " "Verilog HDL or VHDL warning at ball.sv(88): object \"is_baddie2_shooting\" assigned a value but never read" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736768409 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baddie_Bullet_Direction ball.sv(97) " "Verilog HDL or VHDL warning at ball.sv(97): object \"Baddie_Bullet_Direction\" assigned a value but never read" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736768410 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setup ball.sv(109) " "Verilog HDL or VHDL warning at ball.sv(109): object \"setup\" assigned a value but never read" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736768410 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(1010) " "Verilog HDL assignment warning at ball.sv(1010): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768416 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(1103) " "Verilog HDL assignment warning at ball.sv(1103): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768417 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2081) " "Verilog HDL assignment warning at ball.sv(2081): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768452 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2083) " "Verilog HDL assignment warning at ball.sv(2083): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768452 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2087) " "Verilog HDL assignment warning at ball.sv(2087): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768452 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2089) " "Verilog HDL assignment warning at ball.sv(2089): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768453 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2094) " "Verilog HDL assignment warning at ball.sv(2094): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768453 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2096) " "Verilog HDL assignment warning at ball.sv(2096): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768453 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2100) " "Verilog HDL assignment warning at ball.sv(2100): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768453 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2102) " "Verilog HDL assignment warning at ball.sv(2102): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768453 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2106) " "Verilog HDL assignment warning at ball.sv(2106): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768453 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2108) " "Verilog HDL assignment warning at ball.sv(2108): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768453 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2112) " "Verilog HDL assignment warning at ball.sv(2112): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768454 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2114) " "Verilog HDL assignment warning at ball.sv(2114): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768454 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2118) " "Verilog HDL assignment warning at ball.sv(2118): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768454 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2120) " "Verilog HDL assignment warning at ball.sv(2120): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768454 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2124) " "Verilog HDL assignment warning at ball.sv(2124): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768454 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2126) " "Verilog HDL assignment warning at ball.sv(2126): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768454 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2139) " "Verilog HDL assignment warning at ball.sv(2139): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768455 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2141) " "Verilog HDL assignment warning at ball.sv(2141): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768455 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2145) " "Verilog HDL assignment warning at ball.sv(2145): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768455 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2147) " "Verilog HDL assignment warning at ball.sv(2147): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768455 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2152) " "Verilog HDL assignment warning at ball.sv(2152): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768455 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2154) " "Verilog HDL assignment warning at ball.sv(2154): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768456 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2158) " "Verilog HDL assignment warning at ball.sv(2158): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768456 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2160) " "Verilog HDL assignment warning at ball.sv(2160): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768456 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2164) " "Verilog HDL assignment warning at ball.sv(2164): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768456 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2166) " "Verilog HDL assignment warning at ball.sv(2166): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768456 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2170) " "Verilog HDL assignment warning at ball.sv(2170): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768456 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2172) " "Verilog HDL assignment warning at ball.sv(2172): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768456 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2176) " "Verilog HDL assignment warning at ball.sv(2176): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768456 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2178) " "Verilog HDL assignment warning at ball.sv(2178): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768457 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2182) " "Verilog HDL assignment warning at ball.sv(2182): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768457 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(2184) " "Verilog HDL assignment warning at ball.sv(2184): truncated value with size 32 to match size of target (10)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768457 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.sv(2198) " "Verilog HDL assignment warning at ball.sv(2198): truncated value with size 32 to match size of target (3)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768457 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.sv(2224) " "Verilog HDL assignment warning at ball.sv(2224): truncated value with size 32 to match size of target (3)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768458 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ball.sv(2266) " "Verilog HDL assignment warning at ball.sv(2266): truncated value with size 32 to match size of target (2)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768459 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ball.sv(2284) " "Verilog HDL assignment warning at ball.sv(2284): truncated value with size 32 to match size of target (2)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768459 "|lab62|ball:da_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.sv(2502) " "Verilog HDL assignment warning at ball.sv(2502): truncated value with size 32 to match size of target (3)" {  } { { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 2502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768463 "|lab62|ball:da_ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2 ball:da_ball\|reg_2:direction_register " "Elaborating entity \"reg_2\" for hierarchy \"ball:da_ball\|reg_2:direction_register\"" {  } { { "../Lab 62 provided files/ball.sv" "direction_register" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 ball:da_ball\|reg_3:player_health_register " "Elaborating entity \"reg_3\" for hierarchy \"ball:da_ball\|reg_3:player_health_register\"" {  } { { "../Lab 62 provided files/ball.sv" "player_health_register" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 ball:da_ball\|reg_1:can_get_hit_again " "Elaborating entity \"reg_1\" for hierarchy \"ball:da_ball\|reg_1:can_get_hit_again\"" {  } { { "../Lab 62 provided files/ball.sv" "can_get_hit_again" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10 ball:da_ball\|reg_10:Last_X_Pos_register " "Elaborating entity \"reg_10\" for hierarchy \"ball:da_ball\|reg_10:Last_X_Pos_register\"" {  } { { "../Lab 62 provided files/ball.sv" "Last_X_Pos_register" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown ball:da_ball\|countdown:hit_detection_timer " "Elaborating entity \"countdown\" for hierarchy \"ball:da_ball\|countdown:hit_detection_timer\"" {  } { { "../Lab 62 provided files/ball.sv" "hit_detection_timer" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Timers.sv(18) " "Verilog HDL assignment warning at Timers.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Timers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Timers.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768840 "|lab62|ball:da_ball|countdown:hit_detection_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ball:da_ball\|counter:seed_initializer " "Elaborating entity \"counter\" for hierarchy \"ball:da_ball\|counter:seed_initializer\"" {  } { { "../Lab 62 provided files/ball.sv" "seed_initializer" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR ball:da_ball\|LFSR:LFSR " "Elaborating entity \"LFSR\" for hierarchy \"ball:da_ball\|LFSR:LFSR\"" {  } { { "../Lab 62 provided files/ball.sv" "LFSR" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LFSR.sv(67) " "Verilog HDL assignment warning at LFSR.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "../Lab 62 provided files/LFSR.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/LFSR.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736768874 "|lab62|ball:da_ball|LFSR:LFSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1_nl ball:da_ball\|LFSR:LFSR\|reg_1_nl:reg1_0 " "Elaborating entity \"reg_1_nl\" for hierarchy \"ball:da_ball\|LFSR:LFSR\|reg_1_nl:reg1_0\"" {  } { { "../Lab 62 provided files/LFSR.sv" "reg1_0" { Text "C:/ECE385/Lab6/Lab 62 provided files/LFSR.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736768887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:map " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:map\"" {  } { { "../Lab 62 provided files/lab62.sv" "map" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736769282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tile_size Color_Mapper.sv(183) " "Verilog HDL or VHDL warning at Color_Mapper.sv(183): object \"tile_size\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769285 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistSeanX Color_Mapper.sv(299) " "Verilog HDL or VHDL warning at Color_Mapper.sv(299): object \"DistSeanX\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769285 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistSeanY Color_Mapper.sv(299) " "Verilog HDL or VHDL warning at Color_Mapper.sv(299): object \"DistSeanY\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769285 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_size Color_Mapper.sv(320) " "Verilog HDL or VHDL warning at Color_Mapper.sv(320): object \"test_size\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769286 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "star_size Color_Mapper.sv(425) " "Verilog HDL or VHDL warning at Color_Mapper.sv(425): object \"star_size\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769286 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistX Color_Mapper.sv(457) " "Verilog HDL or VHDL warning at Color_Mapper.sv(457): object \"DistX\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769286 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistY Color_Mapper.sv(457) " "Verilog HDL or VHDL warning at Color_Mapper.sv(457): object \"DistY\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769286 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size Color_Mapper.sv(457) " "Verilog HDL or VHDL warning at Color_Mapper.sv(457): object \"Size\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769286 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistBulX Color_Mapper.sv(462) " "Verilog HDL or VHDL warning at Color_Mapper.sv(462): object \"DistBulX\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769286 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistBulY Color_Mapper.sv(462) " "Verilog HDL or VHDL warning at Color_Mapper.sv(462): object \"DistBulY\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769286 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BulSize Color_Mapper.sv(462) " "Verilog HDL or VHDL warning at Color_Mapper.sv(462): object \"BulSize\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistBadX Color_Mapper.sv(468) " "Verilog HDL or VHDL warning at Color_Mapper.sv(468): object \"DistBadX\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistBadY Color_Mapper.sv(468) " "Verilog HDL or VHDL warning at Color_Mapper.sv(468): object \"DistBadY\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BadSize Color_Mapper.sv(468) " "Verilog HDL or VHDL warning at Color_Mapper.sv(468): object \"BadSize\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistBad1X Color_Mapper.sv(474) " "Verilog HDL or VHDL warning at Color_Mapper.sv(474): object \"DistBad1X\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistBad1Y Color_Mapper.sv(474) " "Verilog HDL or VHDL warning at Color_Mapper.sv(474): object \"DistBad1Y\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bad1Size Color_Mapper.sv(474) " "Verilog HDL or VHDL warning at Color_Mapper.sv(474): object \"Bad1Size\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistBad2X Color_Mapper.sv(480) " "Verilog HDL or VHDL warning at Color_Mapper.sv(480): object \"DistBad2X\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 480 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistBad2Y Color_Mapper.sv(480) " "Verilog HDL or VHDL warning at Color_Mapper.sv(480): object \"DistBad2Y\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 480 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bad2Size Color_Mapper.sv(480) " "Verilog HDL or VHDL warning at Color_Mapper.sv(480): object \"Bad2Size\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 480 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769287 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DirX Color_Mapper.sv(542) " "Verilog HDL or VHDL warning at Color_Mapper.sv(542): object \"DirX\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769288 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DirY Color_Mapper.sv(542) " "Verilog HDL or VHDL warning at Color_Mapper.sv(542): object \"DirY\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769288 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DirSize Color_Mapper.sv(542) " "Verilog HDL or VHDL warning at Color_Mapper.sv(542): object \"DirSize\" assigned a value but never read" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683736769288 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Color_Mapper.sv(79) " "Verilog HDL assignment warning at Color_Mapper.sv(79): truncated value with size 32 to match size of target (7)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769289 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(82) " "Verilog HDL assignment warning at Color_Mapper.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769289 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(84) " "Verilog HDL assignment warning at Color_Mapper.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769289 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(140) " "Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 32 to match size of target (11)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769291 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(142) " "Verilog HDL assignment warning at Color_Mapper.sv(142): truncated value with size 32 to match size of target (11)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769291 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(191) " "Verilog HDL assignment warning at Color_Mapper.sv(191): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769291 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(231) " "Verilog HDL assignment warning at Color_Mapper.sv(231): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769292 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(235) " "Verilog HDL assignment warning at Color_Mapper.sv(235): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769293 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(239) " "Verilog HDL assignment warning at Color_Mapper.sv(239): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769293 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(243) " "Verilog HDL assignment warning at Color_Mapper.sv(243): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769293 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(250) " "Verilog HDL assignment warning at Color_Mapper.sv(250): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769293 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(252) " "Verilog HDL assignment warning at Color_Mapper.sv(252): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769293 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(254) " "Verilog HDL assignment warning at Color_Mapper.sv(254): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769294 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(327) " "Verilog HDL assignment warning at Color_Mapper.sv(327): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769296 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(330) " "Verilog HDL assignment warning at Color_Mapper.sv(330): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769296 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Color_Mapper.sv(333) " "Verilog HDL assignment warning at Color_Mapper.sv(333): truncated value with size 32 to match size of target (7)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769296 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(397) " "Verilog HDL assignment warning at Color_Mapper.sv(397): truncated value with size 32 to match size of target (13)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769298 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(431) " "Verilog HDL assignment warning at Color_Mapper.sv(431): truncated value with size 32 to match size of target (9)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769299 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(435) " "Verilog HDL assignment warning at Color_Mapper.sv(435): truncated value with size 32 to match size of target (9)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769299 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(439) " "Verilog HDL assignment warning at Color_Mapper.sv(439): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769299 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(443) " "Verilog HDL assignment warning at Color_Mapper.sv(443): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769299 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(447) " "Verilog HDL assignment warning at Color_Mapper.sv(447): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769300 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(845) " "Verilog HDL assignment warning at Color_Mapper.sv(845): truncated value with size 32 to match size of target (9)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769306 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(848) " "Verilog HDL assignment warning at Color_Mapper.sv(848): truncated value with size 32 to match size of target (9)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769307 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(851) " "Verilog HDL assignment warning at Color_Mapper.sv(851): truncated value with size 32 to match size of target (9)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769307 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(854) " "Verilog HDL assignment warning at Color_Mapper.sv(854): truncated value with size 32 to match size of target (9)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769307 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(857) " "Verilog HDL assignment warning at Color_Mapper.sv(857): truncated value with size 32 to match size of target (9)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769307 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(1095) " "Verilog HDL assignment warning at Color_Mapper.sv(1095): truncated value with size 32 to match size of target (13)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769308 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(1097) " "Verilog HDL assignment warning at Color_Mapper.sv(1097): truncated value with size 32 to match size of target (13)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769309 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(1099) " "Verilog HDL assignment warning at Color_Mapper.sv(1099): truncated value with size 32 to match size of target (13)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769309 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(1101) " "Verilog HDL assignment warning at Color_Mapper.sv(1101): truncated value with size 32 to match size of target (13)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769309 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(1322) " "Verilog HDL assignment warning at Color_Mapper.sv(1322): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769321 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(1324) " "Verilog HDL assignment warning at Color_Mapper.sv(1324): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769321 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(1326) " "Verilog HDL assignment warning at Color_Mapper.sv(1326): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769321 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(1328) " "Verilog HDL assignment warning at Color_Mapper.sv(1328): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769321 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(1330) " "Verilog HDL assignment warning at Color_Mapper.sv(1330): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769322 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(1332) " "Verilog HDL assignment warning at Color_Mapper.sv(1332): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769322 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(1334) " "Verilog HDL assignment warning at Color_Mapper.sv(1334): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769322 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(1336) " "Verilog HDL assignment warning at Color_Mapper.sv(1336): truncated value with size 32 to match size of target (12)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769322 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1365) " "Verilog HDL assignment warning at Color_Mapper.sv(1365): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769323 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1370) " "Verilog HDL assignment warning at Color_Mapper.sv(1370): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769324 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1375) " "Verilog HDL assignment warning at Color_Mapper.sv(1375): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769324 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1380) " "Verilog HDL assignment warning at Color_Mapper.sv(1380): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769324 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(1551) " "Verilog HDL assignment warning at Color_Mapper.sv(1551): truncated value with size 32 to match size of target (13)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769331 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(1553) " "Verilog HDL assignment warning at Color_Mapper.sv(1553): truncated value with size 32 to match size of target (13)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769331 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1584) " "Verilog HDL assignment warning at Color_Mapper.sv(1584): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769331 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1589) " "Verilog HDL assignment warning at Color_Mapper.sv(1589): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769331 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1594) " "Verilog HDL assignment warning at Color_Mapper.sv(1594): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769332 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1599) " "Verilog HDL assignment warning at Color_Mapper.sv(1599): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769332 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1605) " "Verilog HDL assignment warning at Color_Mapper.sv(1605): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769332 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1610) " "Verilog HDL assignment warning at Color_Mapper.sv(1610): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769332 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1617) " "Verilog HDL assignment warning at Color_Mapper.sv(1617): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769333 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1622) " "Verilog HDL assignment warning at Color_Mapper.sv(1622): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769333 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1628) " "Verilog HDL assignment warning at Color_Mapper.sv(1628): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769333 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1633) " "Verilog HDL assignment warning at Color_Mapper.sv(1633): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769333 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1638) " "Verilog HDL assignment warning at Color_Mapper.sv(1638): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769333 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1643) " "Verilog HDL assignment warning at Color_Mapper.sv(1643): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769334 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1649) " "Verilog HDL assignment warning at Color_Mapper.sv(1649): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769334 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1655) " "Verilog HDL assignment warning at Color_Mapper.sv(1655): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769334 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1662) " "Verilog HDL assignment warning at Color_Mapper.sv(1662): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769334 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(1667) " "Verilog HDL assignment warning at Color_Mapper.sv(1667): truncated value with size 32 to match size of target (8)" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683736769335 "|lab62|color_mapper:map"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "inventory Color_Mapper.sv(36) " "Output port \"inventory\" at Color_Mapper.sv(36) has no driver" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683736769385 "|lab62|color_mapper:map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gus_front_ram color_mapper:map\|gus_front_ram:draw_gus_front " "Elaborating entity \"gus_front_ram\" for hierarchy \"color_mapper:map\|gus_front_ram:draw_gus_front\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "draw_gus_front" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736769533 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Gus.sv(13) " "Net \"mem.data_a\" at Gus.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769575 "|lab62|color_mapper:map|gus_front_ram:draw_gus_front"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Gus.sv(13) " "Net \"mem.waddr_a\" at Gus.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769575 "|lab62|color_mapper:map|gus_front_ram:draw_gus_front"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Gus.sv(13) " "Net \"mem.we_a\" at Gus.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769575 "|lab62|color_mapper:map|gus_front_ram:draw_gus_front"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gus_right_ram color_mapper:map\|gus_right_ram:draw_gus_right " "Elaborating entity \"gus_right_ram\" for hierarchy \"color_mapper:map\|gus_right_ram:draw_gus_right\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "draw_gus_right" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736769649 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Gus.sv(88) " "Net \"mem.data_a\" at Gus.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769685 "|lab62|color_mapper:map|gus_right_ram:draw_gus_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Gus.sv(88) " "Net \"mem.waddr_a\" at Gus.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769685 "|lab62|color_mapper:map|gus_right_ram:draw_gus_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Gus.sv(88) " "Net \"mem.we_a\" at Gus.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769685 "|lab62|color_mapper:map|gus_right_ram:draw_gus_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gus_back_ram color_mapper:map\|gus_back_ram:draw_gus_back " "Elaborating entity \"gus_back_ram\" for hierarchy \"color_mapper:map\|gus_back_ram:draw_gus_back\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "draw_gus_back" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736769742 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Gus.sv(38) " "Net \"mem.data_a\" at Gus.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769779 "|lab62|color_mapper:map|gus_back_ram:draw_gus_back"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Gus.sv(38) " "Net \"mem.waddr_a\" at Gus.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769779 "|lab62|color_mapper:map|gus_back_ram:draw_gus_back"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Gus.sv(38) " "Net \"mem.we_a\" at Gus.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769779 "|lab62|color_mapper:map|gus_back_ram:draw_gus_back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_heart_ram color_mapper:map\|player_heart_ram:player_heart_draw " "Elaborating entity \"player_heart_ram\" for hierarchy \"color_mapper:map\|player_heart_ram:player_heart_draw\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "player_heart_draw" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736769848 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(226) " "Net \"mem.data_a\" at signs.sv(226) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 226 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769859 "|lab62|color_mapper:map|player_heart_ram:player_heart_draw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(226) " "Net \"mem.waddr_a\" at signs.sv(226) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 226 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769859 "|lab62|color_mapper:map|player_heart_ram:player_heart_draw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(226) " "Net \"mem.we_a\" at signs.sv(226) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 226 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769859 "|lab62|color_mapper:map|player_heart_ram:player_heart_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gus_bullet_ram color_mapper:map\|gus_bullet_ram:gus_bullet_draw " "Elaborating entity \"gus_bullet_ram\" for hierarchy \"color_mapper:map\|gus_bullet_ram:gus_bullet_draw\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "gus_bullet_draw" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736769924 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Gus.sv(137) " "Net \"mem.data_a\" at Gus.sv(137) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769928 "|lab62|color_mapper:map|gus_bullet_ram:gus_bullet_draw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Gus.sv(137) " "Net \"mem.waddr_a\" at Gus.sv(137) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769928 "|lab62|color_mapper:map|gus_bullet_ram:gus_bullet_draw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Gus.sv(137) " "Net \"mem.we_a\" at Gus.sv(137) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Gus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Gus.sv" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736769928 "|lab62|color_mapper:map|gus_bullet_ram:gus_bullet_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_front_ram color_mapper:map\|bus_front_ram:draw_bus_front " "Elaborating entity \"bus_front_ram\" for hierarchy \"color_mapper:map\|bus_front_ram:draw_bus_front\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "draw_bus_front" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736769995 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Bus.sv(13) " "Net \"mem.data_a\" at Bus.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770048 "|lab62|color_mapper:map|bus_front_ram:draw_bus_front"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Bus.sv(13) " "Net \"mem.waddr_a\" at Bus.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770048 "|lab62|color_mapper:map|bus_front_ram:draw_bus_front"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Bus.sv(13) " "Net \"mem.we_a\" at Bus.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770049 "|lab62|color_mapper:map|bus_front_ram:draw_bus_front"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_right_ram color_mapper:map\|bus_right_ram:draw_bus_right " "Elaborating entity \"bus_right_ram\" for hierarchy \"color_mapper:map\|bus_right_ram:draw_bus_right\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "draw_bus_right" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736770131 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Bus.sv(88) " "Net \"mem.data_a\" at Bus.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770177 "|lab62|color_mapper:map|bus_right_ram:draw_bus_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Bus.sv(88) " "Net \"mem.waddr_a\" at Bus.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770177 "|lab62|color_mapper:map|bus_right_ram:draw_bus_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Bus.sv(88) " "Net \"mem.we_a\" at Bus.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770177 "|lab62|color_mapper:map|bus_right_ram:draw_bus_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_back_ram color_mapper:map\|bus_back_ram:draw_bus_back " "Elaborating entity \"bus_back_ram\" for hierarchy \"color_mapper:map\|bus_back_ram:draw_bus_back\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "draw_bus_back" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736770233 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Bus.sv(38) " "Net \"mem.data_a\" at Bus.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770271 "|lab62|color_mapper:map|bus_back_ram:draw_bus_back"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Bus.sv(38) " "Net \"mem.waddr_a\" at Bus.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770271 "|lab62|color_mapper:map|bus_back_ram:draw_bus_back"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Bus.sv(38) " "Net \"mem.we_a\" at Bus.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/Bus.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Bus.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770271 "|lab62|color_mapper:map|bus_back_ram:draw_bus_back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eceb_ram color_mapper:map\|eceb_ram:eceb_foyer " "Elaborating entity \"eceb_ram\" for hierarchy \"color_mapper:map\|eceb_ram:eceb_foyer\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "eceb_foyer" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736770328 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background.sv(10) " "Net \"mem.data_a\" at background.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770395 "|lab62|color_mapper:map|eceb_ram:eceb_foyer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background.sv(10) " "Net \"mem.waddr_a\" at background.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770396 "|lab62|color_mapper:map|eceb_ram:eceb_foyer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background.sv(10) " "Net \"mem.we_a\" at background.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770396 "|lab62|color_mapper:map|eceb_ram:eceb_foyer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carpet_ram color_mapper:map\|carpet_ram:auditorium " "Elaborating entity \"carpet_ram\" for hierarchy \"color_mapper:map\|carpet_ram:auditorium\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "auditorium" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736770441 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background.sv(34) " "Net \"mem.data_a\" at background.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770503 "|lab62|color_mapper:map|carpet_ram:auditorium"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background.sv(34) " "Net \"mem.waddr_a\" at background.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770503 "|lab62|color_mapper:map|carpet_ram:auditorium"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background.sv(34) " "Net \"mem.we_a\" at background.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770503 "|lab62|color_mapper:map|carpet_ram:auditorium"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_floor_ram color_mapper:map\|byte_floor_ram:daily_byte_floor " "Elaborating entity \"byte_floor_ram\" for hierarchy \"color_mapper:map\|byte_floor_ram:daily_byte_floor\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "daily_byte_floor" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736770546 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background.sv(60) " "Net \"mem.data_a\" at background.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770649 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background.sv(60) " "Net \"mem.waddr_a\" at background.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770649 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background.sv(60) " "Net \"mem.we_a\" at background.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770649 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dungeon_ram color_mapper:map\|dungeon_ram:dungeon_floor " "Elaborating entity \"dungeon_ram\" for hierarchy \"color_mapper:map\|dungeon_ram:dungeon_floor\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "dungeon_floor" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736770698 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background.sv(84) " "Net \"mem.data_a\" at background.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770769 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background.sv(84) " "Net \"mem.waddr_a\" at background.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770769 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background.sv(84) " "Net \"mem.we_a\" at background.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/background.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/background.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770769 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auditorium_sign_ram color_mapper:map\|auditorium_sign_ram:auditorium_sign " "Elaborating entity \"auditorium_sign_ram\" for hierarchy \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "auditorium_sign" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736770832 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(36) " "Net \"mem.data_a\" at signs.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770881 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(36) " "Net \"mem.waddr_a\" at signs.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770881 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(36) " "Net \"mem.we_a\" at signs.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770882 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basement_sign_ram color_mapper:map\|basement_sign_ram:basement_sign " "Elaborating entity \"basement_sign_ram\" for hierarchy \"color_mapper:map\|basement_sign_ram:basement_sign\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "basement_sign" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736770939 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(10) " "Net \"mem.data_a\" at signs.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770975 "|lab62|color_mapper:map|basement_sign_ram:basement_sign"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(10) " "Net \"mem.waddr_a\" at signs.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770975 "|lab62|color_mapper:map|basement_sign_ram:basement_sign"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(10) " "Net \"mem.we_a\" at signs.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736770975 "|lab62|color_mapper:map|basement_sign_ram:basement_sign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "daily_byte_sign_ram color_mapper:map\|daily_byte_sign_ram:byte_sign " "Elaborating entity \"daily_byte_sign_ram\" for hierarchy \"color_mapper:map\|daily_byte_sign_ram:byte_sign\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "byte_sign" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771029 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(83) " "Net \"mem.data_a\" at signs.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771064 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(83) " "Net \"mem.waddr_a\" at signs.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771064 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(83) " "Net \"mem.we_a\" at signs.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771064 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_lobby_up_sign_ram color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up " "Elaborating entity \"main_lobby_up_sign_ram\" for hierarchy \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "main_lobby_up" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771118 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(60) " "Net \"mem.data_a\" at signs.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771155 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(60) " "Net \"mem.waddr_a\" at signs.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771155 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(60) " "Net \"mem.we_a\" at signs.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771155 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_room_sign_ram color_mapper:map\|design_room_sign_ram:design_room_sign " "Elaborating entity \"design_room_sign_ram\" for hierarchy \"color_mapper:map\|design_room_sign_ram:design_room_sign\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "design_room_sign" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771212 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(107) " "Net \"mem.data_a\" at signs.sv(107) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 107 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771246 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(107) " "Net \"mem.waddr_a\" at signs.sv(107) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 107 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771246 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(107) " "Net \"mem.we_a\" at signs.sv(107) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 107 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771246 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jr_sean_kingston_ram color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston " "Elaborating entity \"jr_sean_kingston_ram\" for hierarchy \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "jr_sean_kingston" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771304 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(130) " "Net \"mem.data_a\" at signs.sv(130) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771521 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(130) " "Net \"mem.waddr_a\" at signs.sv(130) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771521 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(130) " "Net \"mem.we_a\" at signs.sv(130) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771521 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "front_test_up_right_ram color_mapper:map\|front_test_up_right_ram:baddie_front_up_right_1 " "Elaborating entity \"front_test_up_right_ram\" for hierarchy \"color_mapper:map\|front_test_up_right_ram:baddie_front_up_right_1\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "baddie_front_up_right_1" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771578 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 baddies.sv(10) " "Net \"mem.data_a\" at baddies.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771622 "|lab62|color_mapper:map|front_test_up_right_ram:baddie_front_up_right_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 baddies.sv(10) " "Net \"mem.waddr_a\" at baddies.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771622 "|lab62|color_mapper:map|front_test_up_right_ram:baddie_front_up_right_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 baddies.sv(10) " "Net \"mem.we_a\" at baddies.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771623 "|lab62|color_mapper:map|front_test_up_right_ram:baddie_front_up_right_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "front_test_up_left_ram color_mapper:map\|front_test_up_left_ram:baddie_front_up_left_1 " "Elaborating entity \"front_test_up_left_ram\" for hierarchy \"color_mapper:map\|front_test_up_left_ram:baddie_front_up_left_1\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "baddie_front_up_left_1" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771666 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 baddies.sv(33) " "Net \"mem.data_a\" at baddies.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771702 "|lab62|color_mapper:map|front_test_up_left_ram:baddie_front_up_left_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 baddies.sv(33) " "Net \"mem.waddr_a\" at baddies.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771702 "|lab62|color_mapper:map|front_test_up_left_ram:baddie_front_up_left_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 baddies.sv(33) " "Net \"mem.we_a\" at baddies.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771702 "|lab62|color_mapper:map|front_test_up_left_ram:baddie_front_up_left_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "front_test_down_left_ram color_mapper:map\|front_test_down_left_ram:baddie_front_down_left_1 " "Elaborating entity \"front_test_down_left_ram\" for hierarchy \"color_mapper:map\|front_test_down_left_ram:baddie_front_down_left_1\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "baddie_front_down_left_1" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771823 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 baddies.sv(79) " "Net \"mem.data_a\" at baddies.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771858 "|lab62|color_mapper:map|front_test_down_left_ram:baddie_front_down_left_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 baddies.sv(79) " "Net \"mem.waddr_a\" at baddies.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771858 "|lab62|color_mapper:map|front_test_down_left_ram:baddie_front_down_left_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 baddies.sv(79) " "Net \"mem.we_a\" at baddies.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771858 "|lab62|color_mapper:map|front_test_down_left_ram:baddie_front_down_left_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "front_test_down_right_ram color_mapper:map\|front_test_down_right_ram:baddie_front_down_right_1 " "Elaborating entity \"front_test_down_right_ram\" for hierarchy \"color_mapper:map\|front_test_down_right_ram:baddie_front_down_right_1\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "baddie_front_down_right_1" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771902 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 baddies.sv(56) " "Net \"mem.data_a\" at baddies.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771941 "|lab62|color_mapper:map|front_test_down_right_ram:baddie_front_down_right_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 baddies.sv(56) " "Net \"mem.waddr_a\" at baddies.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771941 "|lab62|color_mapper:map|front_test_down_right_ram:baddie_front_down_right_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 baddies.sv(56) " "Net \"mem.we_a\" at baddies.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771941 "|lab62|color_mapper:map|front_test_down_right_ram:baddie_front_down_right_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_bullet_ram color_mapper:map\|test_bullet_ram:test_bullet_ram_1 " "Elaborating entity \"test_bullet_ram\" for hierarchy \"color_mapper:map\|test_bullet_ram:test_bullet_ram_1\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "test_bullet_ram_1" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736771984 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(202) " "Net \"mem.data_a\" at signs.sv(202) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 202 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771989 "|lab62|color_mapper:map|test_bullet_ram:test_bullet_ram_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(202) " "Net \"mem.waddr_a\" at signs.sv(202) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 202 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771989 "|lab62|color_mapper:map|test_bullet_ram:test_bullet_ram_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(202) " "Net \"mem.we_a\" at signs.sv(202) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 202 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736771989 "|lab62|color_mapper:map|test_bullet_ram:test_bullet_ram_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_boss_ram color_mapper:map\|big_boss_ram:big_boss_draw " "Elaborating entity \"big_boss_ram\" for hierarchy \"color_mapper:map\|big_boss_ram:big_boss_draw\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "big_boss_draw" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736772055 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 baddies.sv(103) " "Net \"mem.data_a\" at baddies.sv(103) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736772466 "|lab62|color_mapper:map|big_boss_ram:big_boss_draw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 baddies.sv(103) " "Net \"mem.waddr_a\" at baddies.sv(103) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736772466 "|lab62|color_mapper:map|big_boss_ram:big_boss_draw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 baddies.sv(103) " "Net \"mem.we_a\" at baddies.sv(103) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/baddies.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/baddies.sv" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736772467 "|lab62|color_mapper:map|big_boss_ram:big_boss_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chair_ram color_mapper:map\|chair_ram:draw_da_chair " "Elaborating entity \"chair_ram\" for hierarchy \"color_mapper:map\|chair_ram:draw_da_chair\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "draw_da_chair" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736772606 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(179) " "Net \"mem.data_a\" at signs.sv(179) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 179 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736772718 "|lab62|color_mapper:map|chair_ram:draw_da_chair"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(179) " "Net \"mem.waddr_a\" at signs.sv(179) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 179 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736772718 "|lab62|color_mapper:map|chair_ram:draw_da_chair"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(179) " "Net \"mem.we_a\" at signs.sv(179) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 179 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736772718 "|lab62|color_mapper:map|chair_ram:draw_da_chair"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_table_ram color_mapper:map\|design_table_ram:draw_design_table " "Elaborating entity \"design_table_ram\" for hierarchy \"color_mapper:map\|design_table_ram:draw_design_table\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "draw_design_table" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736772801 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(155) " "Net \"mem.data_a\" at signs.sv(155) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 155 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773171 "|lab62|color_mapper:map|design_table_ram:draw_design_table"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(155) " "Net \"mem.waddr_a\" at signs.sv(155) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 155 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773171 "|lab62|color_mapper:map|design_table_ram:draw_design_table"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(155) " "Net \"mem.we_a\" at signs.sv(155) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 155 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773172 "|lab62|color_mapper:map|design_table_ram:draw_design_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gold_key_ram color_mapper:map\|gold_key_ram:golden_key_made " "Elaborating entity \"gold_key_ram\" for hierarchy \"color_mapper:map\|gold_key_ram:golden_key_made\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "golden_key_made" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736773276 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(249) " "Net \"mem.data_a\" at signs.sv(249) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773288 "|lab62|color_mapper:map|gold_key_ram:golden_key_made"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(249) " "Net \"mem.waddr_a\" at signs.sv(249) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773288 "|lab62|color_mapper:map|gold_key_ram:golden_key_made"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(249) " "Net \"mem.we_a\" at signs.sv(249) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773288 "|lab62|color_mapper:map|gold_key_ram:golden_key_made"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_up_ram color_mapper:map\|power_up_ram:star_power_up " "Elaborating entity \"power_up_ram\" for hierarchy \"color_mapper:map\|power_up_ram:star_power_up\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "star_power_up" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736773379 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 signs.sv(273) " "Net \"mem.data_a\" at signs.sv(273) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 273 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773399 "|lab62|color_mapper:map|power_up_ram:star_power_up"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 signs.sv(273) " "Net \"mem.waddr_a\" at signs.sv(273) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 273 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773399 "|lab62|color_mapper:map|power_up_ram:star_power_up"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 signs.sv(273) " "Net \"mem.we_a\" at signs.sv(273) has no driver or initial value, using a default initial value '0'" {  } { { "../Lab 62 provided files/signs.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/signs.sv" 273 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683736773400 "|lab62|color_mapper:map|power_up_ram:star_power_up"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683736779452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.10.11:39:44 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2023.05.10.11:39:44 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736784543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736789387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736789599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736794008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736794110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736794245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736794403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736794410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736794411 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683736795144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/ECE385/Lab6/quartus/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736795451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736795451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE385/Lab6/quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736795557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736795557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE385/Lab6/quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736795583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736795583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE385/Lab6/quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736795662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736795662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE385/Lab6/quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736795751 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE385/Lab6/quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736795751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736795751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE385/Lab6/quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736795829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736795829 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683736803471 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683736803471 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 C:/ECE385/Lab6/quartus/db/lab6.ram0_power_up_ram_6551dcf3.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"C:/ECE385/Lab6/quartus/db/lab6.ram0_power_up_ram_6551dcf3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683736803484 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 231 C:/ECE385/Lab6/quartus/db/lab6.ram0_gold_key_ram_3194f536.hdl.mif " "Memory depth (256) in the design file differs from memory depth (231) in the Memory Initialization File \"C:/ECE385/Lab6/quartus/db/lab6.ram0_gold_key_ram_3194f536.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683736803491 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 C:/ECE385/Lab6/quartus/db/lab6.ram0_player_heart_ram_145dc4bf.hdl.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"C:/ECE385/Lab6/quartus/db/lab6.ram0_player_heart_ram_145dc4bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683736803496 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 C:/ECE385/Lab6/quartus/db/lab6.ram0_gus_bullet_ram_1424a9be.hdl.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"C:/ECE385/Lab6/quartus/db/lab6.ram0_gus_bullet_ram_1424a9be.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683736803502 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 C:/ECE385/Lab6/quartus/db/lab6.ram0_test_bullet_ram_e56c47ee.hdl.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"C:/ECE385/Lab6/quartus/db/lab6.ram0_test_bullet_ram_e56c47ee.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683736803505 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|eceb_ram:eceb_foyer\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|eceb_ram:eceb_foyer\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_eceb_ram_1a80a4e8.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_eceb_ram_1a80a4e8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_daily_byte_sign_ram_22fb890d.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_daily_byte_sign_ram_22fb890d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|design_room_sign_ram:design_room_sign\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|design_room_sign_ram:design_room_sign\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_design_room_sign_ram_344f41ca.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_design_room_sign_ram_344f41ca.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|basement_sign_ram:basement_sign\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|basement_sign_ram:basement_sign\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_basement_sign_ram_7c1af241.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_basement_sign_ram_7c1af241.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_auditorium_sign_ram_9671c4eb.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_auditorium_sign_ram_9671c4eb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5000 " "Parameter NUMWORDS_A set to 5000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_jr_sean_kingston_ram_1be67114.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_jr_sean_kingston_ram_1be67114.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|gus_right_ram:draw_gus_right\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|gus_right_ram:draw_gus_right\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_gus_right_ram_2fbedc12.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_gus_right_ram_2fbedc12.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|gus_front_ram:draw_gus_front\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|gus_front_ram:draw_gus_front\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_gus_front_ram_95c161ff.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_gus_front_ram_95c161ff.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|gus_back_ram:draw_gus_back\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|gus_back_ram:draw_gus_back\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_gus_back_ram_b78cd1e4.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_gus_back_ram_b78cd1e4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_byte_floor_ram_36849885.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_byte_floor_ram_36849885.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|big_boss_ram:big_boss_draw\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|big_boss_ram:big_boss_draw\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6400 " "Parameter NUMWORDS_A set to 6400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_big_boss_ram_7aee6531.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_big_boss_ram_7aee6531.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_main_lobby_up_sign_ram_3111ac44.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_main_lobby_up_sign_ram_3111ac44.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|design_table_ram:draw_design_table\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|design_table_ram:draw_design_table\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5000 " "Parameter NUMWORDS_A set to 5000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_design_table_ram_a31ec951.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_design_table_ram_a31ec951.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|front_test_down_right_ram:baddie_front_down_right_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|front_test_down_right_ram:baddie_front_down_right_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_front_test_down_right_ram_b0a3599b.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_front_test_down_right_ram_b0a3599b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|front_test_up_right_ram:baddie_front_up_right_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|front_test_up_right_ram:baddie_front_up_right_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_front_test_up_right_ram_3267c092.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_front_test_up_right_ram_3267c092.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|front_test_down_left_ram:baddie_front_down_left_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|front_test_down_left_ram:baddie_front_down_left_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_front_test_down_left_ram_2a89d6cd.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_front_test_down_left_ram_2a89d6cd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|front_test_up_left_ram:baddie_front_up_left_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|front_test_up_left_ram:baddie_front_up_left_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_front_test_up_left_ram_a3196223.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_front_test_up_left_ram_a3196223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|carpet_ram:auditorium\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|carpet_ram:auditorium\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_carpet_ram_31bbff9e.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_carpet_ram_31bbff9e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|chair_ram:draw_da_chair\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|chair_ram:draw_da_chair\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_chair_ram_bdb7028f.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_chair_ram_bdb7028f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|bus_right_ram:draw_bus_right\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|bus_right_ram:draw_bus_right\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_bus_right_ram_c4d242.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_bus_right_ram_c4d242.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|bus_front_ram:draw_bus_front\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|bus_front_ram:draw_bus_front\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_bus_front_ram_c9f04b5c.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_bus_front_ram_c9f04b5c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|bus_back_ram:draw_bus_back\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|bus_back_ram:draw_bus_back\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_bus_back_ram_bc5f0921.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_bus_back_ram_bc5f0921.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|dungeon_ram:dungeon_floor\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|dungeon_ram:dungeon_floor\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_dungeon_ram_13439374.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_dungeon_ram_13439374.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683736813312 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683736813312 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "34 " "Inferred 34 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod0\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod0" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod1\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod1" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult0\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult0" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod4\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod4" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod16\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod16" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1336 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod14\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod14" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1334 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod12\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod12" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1332 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod10\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod10" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod6\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod6" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1326 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod8\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod8" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1328 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod2\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod2" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod3\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod3" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult8\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult8" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1322 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult27\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult27" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1622 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult7\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult7" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult6\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult6" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1099 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult5\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult5" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1097 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult4\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult4" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1095 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod17\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod17" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1336 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod15\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod15" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1334 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod13\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod13" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1332 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod11\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod11" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod5\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod5" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod7\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod7" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1326 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod9\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mod9" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1328 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult9\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult9" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1324 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult15\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult15" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1336 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult14\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult14" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1334 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult13\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult13" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1332 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult12\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult12" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1330 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult10\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult10" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1326 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult11\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult11" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult3\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult3" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 447 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:map\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:map\|Mult2\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "Mult2" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 443 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736813320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683736813320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|eceb_ram:eceb_foyer\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|eceb_ram:eceb_foyer\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736813365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|eceb_ram:eceb_foyer\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|eceb_ram:eceb_foyer\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_eceb_ram_1a80a4e8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_eceb_ram_1a80a4e8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813365 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736813365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u261.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u261 " "Found entity 1: altsyncram_u261" {  } { { "db/altsyncram_u261.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_u261.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736813467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736813467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736813810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_daily_byte_sign_ram_22fb890d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_daily_byte_sign_ram_22fb890d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736813810 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736813810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9871 " "Found entity 1: altsyncram_9871" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736813924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736813924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736814274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_design_room_sign_ram_344f41ca.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_design_room_sign_ram_344f41ca.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814274 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736814274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib71 " "Found entity 1: altsyncram_ib71" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736814384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736814384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736814693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_basement_sign_ram_7c1af241.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_basement_sign_ram_7c1af241.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736814693 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736814693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a171.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a171 " "Found entity 1: altsyncram_a171" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736814790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736814790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736815072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_auditorium_sign_ram_9671c4eb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_auditorium_sign_ram_9671c4eb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736815072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a971 " "Found entity 1: altsyncram_a971" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736815165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736815165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736815464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5000 " "Parameter \"NUMWORDS_A\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_jr_sean_kingston_ram_1be67114.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_jr_sean_kingston_ram_1be67114.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815464 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736815464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ca71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ca71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ca71 " "Found entity 1: altsyncram_ca71" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736815564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736815564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|gus_right_ram:draw_gus_right\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|gus_right_ram:draw_gus_right\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736815885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|gus_right_ram:draw_gus_right\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|gus_right_ram:draw_gus_right\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_gus_right_ram_2fbedc12.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_gus_right_ram_2fbedc12.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736815885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736815885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nn61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nn61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nn61 " "Found entity 1: altsyncram_nn61" {  } { { "db/altsyncram_nn61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_nn61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736815977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736815977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|gus_front_ram:draw_gus_front\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|gus_front_ram:draw_gus_front\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736816229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|gus_front_ram:draw_gus_front\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|gus_front_ram:draw_gus_front\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_gus_front_ram_95c161ff.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_gus_front_ram_95c161ff.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816229 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736816229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_el61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_el61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_el61 " "Found entity 1: altsyncram_el61" {  } { { "db/altsyncram_el61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_el61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736816318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736816318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|gus_back_ram:draw_gus_back\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|gus_back_ram:draw_gus_back\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736816582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|gus_back_ram:draw_gus_back\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|gus_back_ram:draw_gus_back\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_gus_back_ram_b78cd1e4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_gus_back_ram_b78cd1e4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816582 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736816582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3i61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3i61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3i61 " "Found entity 1: altsyncram_3i61" {  } { { "db/altsyncram_3i61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_3i61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736816669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736816669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736816937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_byte_floor_ram_36849885.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_byte_floor_ram_36849885.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736816937 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736816937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bk61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bk61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bk61 " "Found entity 1: altsyncram_bk61" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736817027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736817027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|big_boss_ram:big_boss_draw\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|big_boss_ram:big_boss_draw\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736817299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|big_boss_ram:big_boss_draw\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|big_boss_ram:big_boss_draw\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6400 " "Parameter \"NUMWORDS_A\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_big_boss_ram_7aee6531.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_big_boss_ram_7aee6531.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817299 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736817299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h61 " "Found entity 1: altsyncram_0h61" {  } { { "db/altsyncram_0h61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_0h61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736817389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736817389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736817730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_main_lobby_up_sign_ram_3111ac44.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_main_lobby_up_sign_ram_3111ac44.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736817730 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736817730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g71 " "Found entity 1: altsyncram_4g71" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736817824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736817824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736818103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5000 " "Parameter \"NUMWORDS_A\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_design_table_ram_a31ec951.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_design_table_ram_a31ec951.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736818103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft61 " "Found entity 1: altsyncram_ft61" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736818190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736818190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|front_test_down_right_ram:baddie_front_down_right_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|front_test_down_right_ram:baddie_front_down_right_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736818518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|front_test_down_right_ram:baddie_front_down_right_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|front_test_down_right_ram:baddie_front_down_right_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_front_test_down_right_ram_b0a3599b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_front_test_down_right_ram_b0a3599b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818518 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736818518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt71 " "Found entity 1: altsyncram_dt71" {  } { { "db/altsyncram_dt71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_dt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736818611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736818611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|front_test_up_right_ram:baddie_front_up_right_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|front_test_up_right_ram:baddie_front_up_right_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736818882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|front_test_up_right_ram:baddie_front_up_right_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|front_test_up_right_ram:baddie_front_up_right_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_front_test_up_right_ram_3267c092.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_front_test_up_right_ram_3267c092.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736818882 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736818882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj71 " "Found entity 1: altsyncram_rj71" {  } { { "db/altsyncram_rj71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_rj71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736818976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736818976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|front_test_down_left_ram:baddie_front_down_left_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|front_test_down_left_ram:baddie_front_down_left_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736819265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|front_test_down_left_ram:baddie_front_down_left_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|front_test_down_left_ram:baddie_front_down_left_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_front_test_down_left_ram_2a89d6cd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_front_test_down_left_ram_2a89d6cd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736819265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gr71 " "Found entity 1: altsyncram_gr71" {  } { { "db/altsyncram_gr71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_gr71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736819353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736819353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|front_test_up_left_ram:baddie_front_up_left_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|front_test_up_left_ram:baddie_front_up_left_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736819629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|front_test_up_left_ram:baddie_front_up_left_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|front_test_up_left_ram:baddie_front_up_left_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_front_test_up_left_ram_a3196223.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_front_test_up_left_ram_a3196223.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736819629 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736819629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3g71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3g71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3g71 " "Found entity 1: altsyncram_3g71" {  } { { "db/altsyncram_3g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_3g71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736819723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736819723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736820028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_carpet_ram_31bbff9e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_carpet_ram_31bbff9e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820028 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736820028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kd61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kd61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kd61 " "Found entity 1: altsyncram_kd61" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736820122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736820122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|chair_ram:draw_da_chair\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|chair_ram:draw_da_chair\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736820423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|chair_ram:draw_da_chair\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|chair_ram:draw_da_chair\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_chair_ram_bdb7028f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_chair_ram_bdb7028f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820423 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736820423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9861 " "Found entity 1: altsyncram_9861" {  } { { "db/altsyncram_9861.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736820517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736820517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|bus_right_ram:draw_bus_right\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|bus_right_ram:draw_bus_right\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736820811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|bus_right_ram:draw_bus_right\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|bus_right_ram:draw_bus_right\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_bus_right_ram_c4d242.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_bus_right_ram_c4d242.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736820811 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736820811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sf61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sf61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sf61 " "Found entity 1: altsyncram_sf61" {  } { { "db/altsyncram_sf61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_sf61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736820900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736820900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|bus_front_ram:draw_bus_front\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|bus_front_ram:draw_bus_front\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736821201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|bus_front_ram:draw_bus_front\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|bus_front_ram:draw_bus_front\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_bus_front_ram_c9f04b5c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_bus_front_ram_c9f04b5c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736821201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km61 " "Found entity 1: altsyncram_km61" {  } { { "db/altsyncram_km61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_km61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736821301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736821301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|bus_back_ram:draw_bus_back\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|bus_back_ram:draw_bus_back\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736821611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|bus_back_ram:draw_bus_back\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|bus_back_ram:draw_bus_back\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_bus_back_ram_bc5f0921.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_bus_back_ram_bc5f0921.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736821611 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736821611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8g61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8g61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8g61 " "Found entity 1: altsyncram_8g61" {  } { { "db/altsyncram_8g61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_8g61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736821707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736821707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736822004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_dungeon_ram_13439374.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_dungeon_ram_13439374.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736822004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l961 " "Found entity 1: altsyncram_l961" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736822098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736822098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Mod0\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736822520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736822520 ""}  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736822520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nll " "Found entity 1: lpm_divide_nll" {  } { { "db/lpm_divide_nll.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/lpm_divide_nll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736822606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736822606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736822672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736822672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/alt_u_div_mhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736822749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736822749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736822867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736822867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736822989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736822989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736823435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:map\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736823435 ""}  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736823435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult0\|multcore:mult_core color_mapper:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736823720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736823872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736824081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1vg " "Found entity 1: add_sub_1vg" {  } { { "db/add_sub_1vg.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/add_sub_1vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736824177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736824177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 191 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736824274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Mod4\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1324 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736824307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Mod4 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736824307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736824307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736824307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736824307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736824307 ""}  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1324 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736824307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3o " "Found entity 1: lpm_divide_k3o" {  } { { "db/lpm_divide_k3o.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/lpm_divide_k3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736824382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736824382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736824451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736824451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736824546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736824546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/lpm_abs_q99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736824771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736824771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736824852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736824852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult8\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1322 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736827210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_mult:Mult8 " "Instantiated megafunction \"color_mapper:map\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827210 ""}  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1322 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736827210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1622 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736827515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_mult:Mult27 " "Instantiated megafunction \"color_mapper:map\|lpm_mult:Mult27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827515 ""}  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1622 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736827515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult27\|multcore:mult_core color_mapper:map\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1622 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736827571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder color_mapper:map\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\"" {  } { { "multcore.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1622 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736827651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:map\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\"" {  } { { "mpar_add.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1622 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736827707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736827801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736827801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult27\|altshift:external_latency_ffs color_mapper:map\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult27\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1622 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736827861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736827900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_mult:Mult7 " "Instantiated megafunction \"color_mapper:map\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736827900 ""}  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736827900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core color_mapper:map\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736827955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder color_mapper:map\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736828034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:map\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736828091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8kg " "Found entity 1: add_sub_8kg" {  } { { "db/add_sub_8kg.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/add_sub_8kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736828191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736828191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:map\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736828267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:map\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736828328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/add_sub_6vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736828423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736828423 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult7\|altshift:external_latency_ffs color_mapper:map\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 1101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736828489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 447 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736833671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_mult:Mult3 " "Instantiated megafunction \"color_mapper:map\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736833671 ""}  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 447 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736833671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult3\|multcore:mult_core color_mapper:map\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 447 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736833724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder color_mapper:map\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 447 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736833809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:map\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 447 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736833865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_otg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_otg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_otg " "Found entity 1: add_sub_otg" {  } { { "db/add_sub_otg.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/add_sub_otg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683736833966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736833966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:map\|lpm_mult:Mult3\|altshift:external_latency_ffs color_mapper:map\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:map\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 447 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736834036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_mult:Mult2\"" {  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 443 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736834074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_mult:Mult2 " "Instantiated megafunction \"color_mapper:map\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683736834074 ""}  } { { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 443 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683736834074 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|dungeon_ram:dungeon_floor\|altsyncram:mem_rtl_0\|altsyncram_l961:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_l961.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 216 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|dungeon_ram:dungeon_floor|altsyncram:mem_rtl_0|altsyncram_l961:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|carpet_ram:auditorium\|altsyncram:mem_rtl_0\|altsyncram_kd61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_kd61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_kd61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 204 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|carpet_ram:auditorium|altsyncram:mem_rtl_0|altsyncram_kd61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|design_table_ram:draw_design_table\|altsyncram:mem_rtl_0\|altsyncram_ft61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ft61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 414 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_table_ram:draw_design_table|altsyncram:mem_rtl_0|altsyncram_ft61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|main_lobby_up_sign_ram:main_lobby_up\|altsyncram:mem_rtl_0\|altsyncram_4g71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_4g71.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 284 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|main_lobby_up_sign_ram:main_lobby_up|altsyncram:mem_rtl_0|altsyncram_4g71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|byte_floor_ram:daily_byte_floor\|altsyncram:mem_rtl_0\|altsyncram_bk61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_bk61.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_bk61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 210 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|byte_floor_ram:daily_byte_floor|altsyncram:mem_rtl_0|altsyncram_bk61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|jr_sean_kingston_ram:jr_sean_kingston\|altsyncram:mem_rtl_0\|altsyncram_ca71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ca71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ca71.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 311 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|jr_sean_kingston_ram:jr_sean_kingston|altsyncram:mem_rtl_0|altsyncram_ca71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|auditorium_sign_ram:auditorium_sign\|altsyncram:mem_rtl_0\|altsyncram_a971:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_a971.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a971.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 266 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|auditorium_sign_ram:auditorium_sign|altsyncram:mem_rtl_0|altsyncram_a971:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|basement_sign_ram:basement_sign\|altsyncram:mem_rtl_0\|altsyncram_a171:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_a171.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_a171.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 272 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|basement_sign_ram:basement_sign|altsyncram:mem_rtl_0|altsyncram_a171:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|design_room_sign_ram:design_room_sign\|altsyncram:mem_rtl_0\|altsyncram_ib71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ib71.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_ib71.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 291 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|design_room_sign_ram:design_room_sign|altsyncram:mem_rtl_0|altsyncram_ib71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:map\|daily_byte_sign_ram:byte_sign\|altsyncram:mem_rtl_0\|altsyncram_9871:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_9871.tdf" "" { Text "C:/ECE385/Lab6/quartus/db/altsyncram_9871.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Color_Mapper.sv" 278 0 0 } } { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736834820 "|lab62|color_mapper:map|daily_byte_sign_ram:byte_sign|altsyncram:mem_rtl_0|altsyncram_9871:auto_generated|ram_block1a19"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683736834820 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683736834820 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "42 " "42 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683736837053 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "160 " "Ignored 160 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "160 " "Ignored 160 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1683736837289 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1683736837289 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683736837355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683736837355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683736837355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683736837355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683736837355 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683736837355 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683736837356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683736837356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683736837356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683736837356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683736837356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683736837356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683736837356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683736837356 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683736837356 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683736837356 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683736837356 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 413 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 356 -1 0 } } { "../lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 352 -1 0 } } { "../lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 306 -1 0 } } { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 84 -1 0 } } { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 24 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 243 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 132 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 398 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 253 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 272 -1 0 } } { "../Lab 62 provided files/Timers.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/Timers.sv" 16 -1 0 } } { "../Lab 62 provided files/ball.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/ball.sv" 100 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/hunte/onedrive/desktop/programs/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "../lab62soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_timer_0.v" 181 -1 0 } } { "../lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683736837444 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683736837445 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736850520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736850520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736850520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736850520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736850520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736850520 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683736850520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683736850521 "|lab62|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683736850521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736850954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "317 " "317 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683736859650 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683736859971 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683736859971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE385/Lab6/quartus/output_files/lab6.map.smsg " "Generated suppressed messages file C:/ECE385/Lab6/quartus/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736861245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683736867166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683736867166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Lab 62 provided files/lab62.sv" "" { Text "C:/ECE385/Lab6/Lab 62 provided files/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683736868090 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683736868090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16824 " "Implemented 16824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683736868092 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683736868092 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683736868092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16101 " "Implemented 16101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683736868092 ""} { "Info" "ICUT_CUT_TM_RAMS" "576 " "Implemented 576 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683736868092 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683736868092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683736868092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 437 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 437 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683736868233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 11:41:08 2023 " "Processing ended: Wed May 10 11:41:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683736868233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683736868233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683736868233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683736868233 ""}
