\hypertarget{struct_s_y_s_c_f_g___type_def}{}\section{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}


System configuration controller.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{M\+E\+M\+R\+MP}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{P\+MC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc}{E\+X\+T\+I\+CR} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a896190d6ac50dc6d53ff0c0c2520a4ad}{R\+E\+S\+E\+R\+V\+ED} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{C\+M\+P\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_aa9c12d51311ff64cc0b667e695e7f850}{C\+F\+G\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a3c50f8698052818ea3024b4b52d65886}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{C\+F\+GR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
System configuration controller. 

Definition at line 302 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+GR}{CFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+GR}\hypertarget{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{}\label{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}
S\+Y\+S\+C\+FG Configuration register, Address offset\+: 0x2C 

Definition at line 329 of file stm32f410cx.\+h.

\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!C\+F\+G\+R2@{C\+F\+G\+R2}}
\index{C\+F\+G\+R2@{C\+F\+G\+R2}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+G\+R2}{CFGR2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+F\+G\+R2}\hypertarget{struct_s_y_s_c_f_g___type_def_aa9c12d51311ff64cc0b667e695e7f850}{}\label{struct_s_y_s_c_f_g___type_def_aa9c12d51311ff64cc0b667e695e7f850}
Reserved, 0x1C 

Definition at line 326 of file stm32f410cx.\+h.

\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!C\+M\+P\+CR@{C\+M\+P\+CR}}
\index{C\+M\+P\+CR@{C\+M\+P\+CR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+M\+P\+CR}{CMPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+M\+P\+CR}\hypertarget{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{}\label{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}
S\+Y\+S\+C\+FG Compensation cell control register, Address offset\+: 0x20 

Definition at line 308 of file stm32f401xc.\+h.

\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!E\+X\+T\+I\+CR@{E\+X\+T\+I\+CR}}
\index{E\+X\+T\+I\+CR@{E\+X\+T\+I\+CR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+CR}{EXTICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+CR}\hypertarget{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc}{}\label{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc}
S\+Y\+S\+C\+FG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 

Definition at line 306 of file stm32f401xc.\+h.

\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!M\+E\+M\+R\+MP@{M\+E\+M\+R\+MP}}
\index{M\+E\+M\+R\+MP@{M\+E\+M\+R\+MP}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+E\+M\+R\+MP}{MEMRMP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+E\+M\+R\+MP}\hypertarget{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{}\label{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}
S\+Y\+S\+C\+FG memory remap register, Address offset\+: 0x00 

Definition at line 304 of file stm32f401xc.\+h.

\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!P\+MC@{P\+MC}}
\index{P\+MC@{P\+MC}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+MC}{PMC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+MC}\hypertarget{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{}\label{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}
S\+Y\+S\+C\+FG peripheral mode configuration register, Address offset\+: 0x04 

Definition at line 305 of file stm32f401xc.\+h.

\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED}\hypertarget{struct_s_y_s_c_f_g___type_def_a896190d6ac50dc6d53ff0c0c2520a4ad}{}\label{struct_s_y_s_c_f_g___type_def_a896190d6ac50dc6d53ff0c0c2520a4ad}
Reserved, 0x18-\/0x1C

Reserved, 0x18 

Definition at line 307 of file stm32f401xc.\+h.

\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_s_y_s_c_f_g___type_def_a3c50f8698052818ea3024b4b52d65886}{}\label{struct_s_y_s_c_f_g___type_def_a3c50f8698052818ea3024b4b52d65886}
Reserved, 0x24-\/0x28 

Definition at line 328 of file stm32f410cx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
