make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       main.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atlys_base-minisoc-atlys.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "atlys_base-minisoc-atlys.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10980: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11073: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11082: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11143: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11179: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11297: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11328: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11356: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11387: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11415: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11446: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11474: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11505: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11533: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11564: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11592: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11623: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11651: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11682: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11710: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11741: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11769: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11800: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11828: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11859: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11887: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11918: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11946: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11977: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12005: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12036: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12064: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12095: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12123: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12154: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12182: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12213: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12241: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12267: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 75: Using initial value of minisoc_minisoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 88: Using initial value of minisoc_minisoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 107: Using initial value of minisoc_minisoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 168: Using initial value of minisoc_minisoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 191: Using initial value of minisoc_minisoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 215: Using initial value of minisoc_minisoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 243: Using initial value of minisoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 247: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 283: Using initial value of firmware_ram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 473: Using initial value of minisoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 489: Using initial value of minisoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 622: Using initial value of minisoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 661: Using initial value of minisoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 700: Using initial value of minisoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 739: Using initial value of minisoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 778: Using initial value of minisoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 817: Using initial value of minisoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 856: Using initial value of minisoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 895: Using initial value of minisoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 915: Using initial value of minisoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 932: Using initial value of minisoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 947: Using initial value of minisoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 948: Using initial value of minisoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 949: Using initial value of minisoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 950: Using initial value of minisoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 951: Using initial value of minisoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1019: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1048: Using initial value of crg_reset1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1059: Using initial value of liteethphymiitx_sink_sink_sop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1060: Using initial value of liteethphymiitx_sink_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1090: Using initial value of liteethphymiitx_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1095: Using initial value of liteethphymiirx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1096: Using initial value of liteethphymiirx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1177: Using initial value of status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1192: Using initial value of preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1210: Using initial value of preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1304: Using initial value of crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1359: Using initial value of tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1360: Using initial value of tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1375: Using initial value of rx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1442: Using initial value of tx_converter_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1526: Using initial value of tx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1573: Using initial value of rx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1637: Using initial value of writer_sink_sink_ack since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1662: Using initial value of writer_slot_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1681: Using initial value of writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1701: Using initial value of reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1708: Using initial value of reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1747: Using initial value of reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1779: Using initial value of sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1792: Using initial value of sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1805: Using initial value of sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1820: Using initial value of sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1847: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1850: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11021: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11220: Signal <mem_2> in initial block is partially initialized.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2571: Assignment to minisoc_minisoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2733: Assignment to ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2734: Assignment to ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2737: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2738: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2794: Assignment to minisoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2809: Assignment to minisoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4419: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4420: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4424: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4425: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4429: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4430: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4434: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4435: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4439: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4440: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4444: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4445: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4449: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4450: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4454: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4455: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4533: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4538: Assignment to minisoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4608: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4726: Assignment to liteethphymiitx_source_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4727: Assignment to liteethphymiitx_source_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4728: Assignment to liteethphymiitx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4731: Assignment to liteethphymiitx_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4769: Assignment to liteethphymiirx_sink_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4783: Assignment to liteethphymiirx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4790: Assignment to liteethphymiirx_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5090: Assignment to crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5262: Assignment to crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5311: Assignment to crc32_checker_syncfifo_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5319: Assignment to crc32_checker_syncfifo_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5482: Assignment to tx_converter_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5566: Assignment to rx_converter_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5730: Assignment to tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5734: Assignment to tx_last_be_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5764: Assignment to liteethphymiitx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5765: Assignment to liteethphymiitx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5768: Assignment to liteethphymiitx_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5769: Assignment to liteethphymiitx_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5770: Assignment to tx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5800: Assignment to rx_last_be_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5801: Assignment to rx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5820: Assignment to rx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5880: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5887: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6191: Assignment to sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6192: Assignment to sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6194: Assignment to sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6195: Assignment to sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6196: Assignment to sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6198: Assignment to sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6199: Assignment to sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6201: Assignment to sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6202: Assignment to sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6203: Assignment to sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6209: Assignment to sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6210: Assignment to sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6216: Assignment to sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6217: Assignment to sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6231: Assignment to minisoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6232: Assignment to minisoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6236: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6271: Assignment to minisoc_minisoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6272: Assignment to minisoc_minisoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6274: Assignment to minisoc_minisoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6275: Assignment to minisoc_minisoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6276: Assignment to minisoc_minisoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6282: Assignment to minisoc_minisoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6283: Assignment to minisoc_minisoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6286: Assignment to minisoc_minisoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6289: Assignment to minisoc_minisoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6290: Assignment to minisoc_minisoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6296: Assignment to firmware_ram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6297: Assignment to firmware_ram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6306: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6307: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6309: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6310: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6311: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6330: Assignment to minisoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6331: Assignment to minisoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6332: Assignment to minisoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6333: Assignment to minisoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6334: Assignment to minisoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6335: Assignment to minisoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6336: Assignment to minisoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6337: Assignment to minisoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6338: Assignment to minisoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6339: Assignment to minisoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6340: Assignment to minisoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6341: Assignment to minisoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6342: Assignment to minisoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6343: Assignment to minisoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6344: Assignment to minisoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6345: Assignment to minisoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6355: Assignment to minisoc_bank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6356: Assignment to minisoc_bank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6357: Assignment to minisoc_bank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6358: Assignment to minisoc_bank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6359: Assignment to minisoc_bank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6360: Assignment to minisoc_bank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6361: Assignment to writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6362: Assignment to writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6367: Assignment to reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6369: Assignment to minisoc_bank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6370: Assignment to minisoc_bank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6377: Assignment to reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6378: Assignment to reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6383: Assignment to minisoc_bank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6384: Assignment to minisoc_bank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6405: Assignment to minisoc_bank3_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6406: Assignment to minisoc_bank3_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6407: Assignment to minisoc_bank3_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6408: Assignment to minisoc_bank3_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6409: Assignment to minisoc_bank3_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6410: Assignment to minisoc_bank3_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6411: Assignment to minisoc_bank3_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6412: Assignment to minisoc_bank3_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6413: Assignment to minisoc_bank3_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6414: Assignment to minisoc_bank3_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6415: Assignment to minisoc_bank3_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6416: Assignment to minisoc_bank3_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6417: Assignment to minisoc_bank3_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6418: Assignment to minisoc_bank3_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6419: Assignment to minisoc_bank3_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6420: Assignment to minisoc_bank3_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6421: Assignment to minisoc_bank3_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6422: Assignment to minisoc_bank3_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6423: Assignment to minisoc_bank3_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6424: Assignment to minisoc_bank3_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6425: Assignment to minisoc_bank3_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6426: Assignment to minisoc_bank3_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6427: Assignment to minisoc_bank3_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6428: Assignment to minisoc_bank3_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6429: Assignment to minisoc_bank3_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6430: Assignment to minisoc_bank3_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6431: Assignment to minisoc_bank3_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6432: Assignment to minisoc_bank3_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6433: Assignment to minisoc_bank3_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6434: Assignment to minisoc_bank3_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6435: Assignment to minisoc_bank3_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6436: Assignment to minisoc_bank3_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6437: Assignment to minisoc_bank3_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6438: Assignment to minisoc_bank3_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6439: Assignment to minisoc_bank3_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6440: Assignment to minisoc_bank3_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6441: Assignment to minisoc_bank3_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6442: Assignment to minisoc_bank3_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6443: Assignment to minisoc_bank3_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6444: Assignment to minisoc_bank3_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6466: Assignment to minisoc_bank4_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6467: Assignment to minisoc_bank4_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6468: Assignment to minisoc_bank4_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6469: Assignment to minisoc_bank4_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6470: Assignment to minisoc_bank4_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6471: Assignment to minisoc_bank4_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6472: Assignment to minisoc_bank4_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6473: Assignment to minisoc_bank4_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6474: Assignment to minisoc_bank4_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6475: Assignment to minisoc_bank4_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6476: Assignment to minisoc_bank4_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6477: Assignment to minisoc_bank4_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6478: Assignment to minisoc_bank4_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6479: Assignment to minisoc_bank4_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6480: Assignment to minisoc_bank4_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6481: Assignment to minisoc_bank4_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6482: Assignment to minisoc_bank4_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6483: Assignment to minisoc_bank4_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6484: Assignment to minisoc_bank4_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6485: Assignment to minisoc_bank4_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6497: Assignment to minisoc_bank5_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6498: Assignment to minisoc_bank5_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6499: Assignment to minisoc_bank5_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6500: Assignment to minisoc_bank5_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6501: Assignment to minisoc_bank5_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6502: Assignment to minisoc_bank5_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6503: Assignment to minisoc_bank5_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6504: Assignment to minisoc_bank5_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6505: Assignment to minisoc_bank5_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6506: Assignment to minisoc_bank5_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6507: Assignment to minisoc_bank5_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6508: Assignment to minisoc_bank5_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6509: Assignment to minisoc_bank5_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6510: Assignment to minisoc_bank5_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6511: Assignment to minisoc_bank5_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6512: Assignment to minisoc_bank5_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6513: Assignment to minisoc_bank5_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6514: Assignment to minisoc_bank5_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6515: Assignment to minisoc_bank5_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6516: Assignment to minisoc_bank5_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6517: Assignment to minisoc_bank5_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6518: Assignment to minisoc_bank5_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6519: Assignment to minisoc_bank5_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6520: Assignment to minisoc_bank5_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6521: Assignment to minisoc_bank5_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6522: Assignment to minisoc_bank5_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6523: Assignment to minisoc_bank5_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6524: Assignment to minisoc_bank5_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6525: Assignment to minisoc_bank5_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6526: Assignment to minisoc_bank5_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6527: Assignment to minisoc_bank5_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6528: Assignment to minisoc_bank5_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6550: Assignment to minisoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6566: Assignment to minisoc_bank6_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6567: Assignment to minisoc_bank6_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6568: Assignment to minisoc_bank6_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6569: Assignment to minisoc_bank6_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6570: Assignment to minisoc_bank6_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6571: Assignment to minisoc_bank6_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6572: Assignment to minisoc_bank6_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6573: Assignment to minisoc_bank6_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6576: Assignment to minisoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6592: Assignment to minisoc_bank6_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6593: Assignment to minisoc_bank6_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6594: Assignment to minisoc_bank6_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6595: Assignment to minisoc_bank6_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6596: Assignment to minisoc_bank6_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6597: Assignment to minisoc_bank6_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6598: Assignment to minisoc_bank6_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6599: Assignment to minisoc_bank6_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6600: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6602: Assignment to minisoc_bank6_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6603: Assignment to minisoc_bank6_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6604: Assignment to minisoc_bank6_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6605: Assignment to minisoc_bank6_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6606: Assignment to minisoc_bank6_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6607: Assignment to minisoc_bank6_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6608: Assignment to minisoc_bank6_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6609: Assignment to minisoc_bank6_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6610: Assignment to minisoc_bank6_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6611: Assignment to minisoc_bank6_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6612: Assignment to minisoc_bank6_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6613: Assignment to minisoc_bank6_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6614: Assignment to minisoc_bank6_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6615: Assignment to minisoc_bank6_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6660: Assignment to minisoc_bank7_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6661: Assignment to minisoc_bank7_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6688: Assignment to minisoc_minisoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6690: Assignment to minisoc_bank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6691: Assignment to minisoc_bank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6692: Assignment to minisoc_bank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6693: Assignment to minisoc_bank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6694: Assignment to minisoc_bank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6695: Assignment to minisoc_bank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6696: Assignment to minisoc_bank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6697: Assignment to minisoc_bank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6698: Assignment to minisoc_minisoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6699: Assignment to minisoc_minisoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6725: Assignment to minisoc_bank9_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6726: Assignment to minisoc_bank9_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6727: Assignment to minisoc_bank9_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6728: Assignment to minisoc_bank9_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6729: Assignment to minisoc_minisoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6730: Assignment to minisoc_minisoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8652: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8966: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8902: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 9231: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 9232: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 9376: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10232: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8970: Assignment to minisoc_minisoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11051: Assignment to minisoc_minisoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11065: Assignment to minisoc_minisoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11116: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11119: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12304: Assignment to minisoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12318: Assignment to minisoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12332: Assignment to minisoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12346: Assignment to minisoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12360: Assignment to minisoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12374: Assignment to minisoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12388: Assignment to minisoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12402: Assignment to minisoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12454: Assignment to crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12470: Assignment to tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12486: Assignment to rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12500: Assignment to writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12516: Assignment to writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12532: Assignment to writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12546: Assignment to reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12736: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12756: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v".
    Set property "register_balancing = no" for signal <tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <rx_cdc_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
WARNING:Xst:647 - Input <eth_rx_data<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_clocks_gtx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_mdio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_mdc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10982: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10982: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10982: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10982: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10982: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10982: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16384x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 4x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 4x30-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x12-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 512x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x12-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <memadr_13> equivalent to <memadr_12> has been removed
    Register <liteethphymiirx_reset> equivalent to <liteethphymiirx_sop_set> has been removed
    Register <ddrphy_record1_odt> equivalent to <ddrphy_record0_odt> has been removed
    Register <memadr_28> equivalent to <memadr_21> has been removed
    Register <memadr_27> equivalent to <memadr_21> has been removed
    Register <memadr_26> equivalent to <memadr_21> has been removed
    Register <memadr_25> equivalent to <memadr_21> has been removed
    Register <memadr_24> equivalent to <memadr_21> has been removed
    Register <memadr_23> equivalent to <memadr_21> has been removed
    Register <memadr_22> equivalent to <memadr_21> has been removed
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Found 1-bit register for signal <liteethphymiirx_sop_set>.
    Found 1-bit register for signal <liteethphymiirx_sop_clr>.
    Found 4-bit register for signal <liteethphymiirx_sink_sink_payload_data>.
    Found 1-bit register for signal <liteethphymiirx_sink_sink_stb>.
    Found 4-bit register for signal <liteethphymiirx_pack_source_payload_chunk0_data>.
    Found 4-bit register for signal <liteethphymiirx_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <liteethphymiirx_pack_source_sop>.
    Found 1-bit register for signal <liteethphymiirx_pack_source_eop>.
    Found 1-bit register for signal <liteethphymiirx_pack_demux>.
    Found 1-bit register for signal <liteethphymiirx_pack_strobe_all>.
    Found 4-bit register for signal <rx_gap_checker_counter>.
    Found 3-bit register for signal <preamble_checker_cnt>.
    Found 1-bit register for signal <preamble_checker_discard>.
    Found 1-bit register for signal <preamble_checker_sop>.
    Found 3-bit register for signal <crc32_checker_syncfifo_level>.
    Found 3-bit register for signal <crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <crc32_checker_syncfifo_consume>.
    Found 8-bit register for signal <rx_converter_pack_source_payload_chunk0_data>.
    Found 1-bit register for signal <rx_converter_pack_source_payload_chunk0_last_be>.
    Found 1-bit register for signal <rx_converter_pack_source_payload_chunk0_error>.
    Found 8-bit register for signal <rx_converter_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <rx_converter_pack_source_payload_chunk1_last_be>.
    Found 1-bit register for signal <rx_converter_pack_source_payload_chunk1_error>.
    Found 8-bit register for signal <rx_converter_pack_source_payload_chunk2_data>.
    Found 1-bit register for signal <rx_converter_pack_source_payload_chunk2_last_be>.
    Found 1-bit register for signal <rx_converter_pack_source_payload_chunk2_error>.
    Found 8-bit register for signal <rx_converter_pack_source_payload_chunk3_data>.
    Found 1-bit register for signal <rx_converter_pack_source_payload_chunk3_last_be>.
    Found 1-bit register for signal <rx_converter_pack_source_payload_chunk3_error>.
    Found 1-bit register for signal <rx_converter_pack_source_sop>.
    Found 1-bit register for signal <rx_converter_pack_source_eop>.
    Found 2-bit register for signal <rx_converter_pack_demux>.
    Found 1-bit register for signal <rx_converter_pack_strobe_all>.
    Found 4-bit register for signal <rx_cdc_graycounter0_q>.
    Found 4-bit register for signal <rx_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <rx_gap_checker_ce>.
    Found 2-bit register for signal <clockdomainsrenamer3_state>.
    Found 2-bit register for signal <clockdomainsrenamer5_state>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <liteethphymiitx_unpack_sink_ack>.
    Found 4-bit register for signal <tx_gap_inserter_counter>.
    Found 3-bit register for signal <preamble_inserter_cnt>.
    Found 32-bit register for signal <crc32_inserter_reg>.
    Found 2-bit register for signal <crc32_inserter_cnt>.
    Found 16-bit register for signal <padding_inserter_counter>.
    Found 1-bit register for signal <tx_last_be_ongoing>.
    Found 2-bit register for signal <tx_converter_unpack_mux>.
    Found 4-bit register for signal <tx_cdc_graycounter1_q>.
    Found 4-bit register for signal <tx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <tx_gap_inserter_ce>.
    Found 2-bit register for signal <clockdomainsrenamer2_state>.
    Found 2-bit register for signal <clockdomainsrenamer4_state>.
    Found 1-bit register for signal <clockdomainsrenamer6_state>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 1-bit register for signal <ddrphy_record0_odt>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 3-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 3-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <minisoc_minisoc_rom_bus_ack>.
    Found 1-bit register for signal <minisoc_minisoc_sram_bus_ack>.
    Found 14-bit register for signal <minisoc_minisoc_interface_adr>.
    Found 1-bit register for signal <minisoc_minisoc_interface_we>.
    Found 8-bit register for signal <minisoc_minisoc_interface_dat_w>.
    Found 32-bit register for signal <minisoc_minisoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <minisoc_minisoc_bus_wishbone_ack>.
    Found 2-bit register for signal <minisoc_minisoc_counter>.
    Found 1-bit register for signal <minisoc_minisoc_serial_tx>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <minisoc_minisoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <minisoc_minisoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <minisoc_minisoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <minisoc_minisoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_source_stb>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <minisoc_minisoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_rx_r>.
    Found 8-bit register for signal <minisoc_minisoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <minisoc_minisoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <minisoc_minisoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <minisoc_minisoc_uart_tx_pending>.
    Found 1-bit register for signal <minisoc_minisoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <minisoc_minisoc_uart_rx_pending>.
    Found 1-bit register for signal <minisoc_minisoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <minisoc_minisoc_uart_storage_full>.
    Found 5-bit register for signal <minisoc_minisoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <minisoc_minisoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <minisoc_minisoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <minisoc_minisoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <minisoc_minisoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <minisoc_minisoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_en_storage_full>.
    Found 32-bit register for signal <minisoc_minisoc_timer0_value_status>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_zero_pending>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <minisoc_minisoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <minisoc_minisoc_timer0_value>.
    Found 57-bit register for signal <dna_status>.
    Found 7-bit register for signal <dna_cnt>.
    Found 1-bit register for signal <firmware_ram_bus_ack>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 32-bit register for signal <ddrphy_record2_wrdata>.
    Found 4-bit register for signal <ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 4-bit register for signal <minisoc_sdram_storage_full>.
    Found 6-bit register for signal <minisoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <minisoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <minisoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <minisoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <minisoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <minisoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <minisoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <minisoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <minisoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <minisoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <minisoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <minisoc_sdram_dfi_p1_rddata_en>.
    Found 13-bit register for signal <minisoc_sdram_a>.
    Found 1-bit register for signal <minisoc_sdram_cas_n>.
    Found 1-bit register for signal <minisoc_sdram_ras_n>.
    Found 1-bit register for signal <minisoc_sdram_we_n>.
    Found 1-bit register for signal <minisoc_sdram_seq_done>.
    Found 4-bit register for signal <minisoc_sdram_counter0>.
    Found 10-bit register for signal <minisoc_sdram_counter1>.
    Found 1-bit register for signal <minisoc_sdram_start>.
    Found 4-bit register for signal <minisoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <minisoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <minisoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <minisoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <minisoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <minisoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <minisoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <minisoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <minisoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <minisoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <minisoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <minisoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <minisoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <minisoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <minisoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <minisoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <minisoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <minisoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <minisoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <minisoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <minisoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <minisoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <minisoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <minisoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <minisoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <minisoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <minisoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <minisoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <minisoc_sdram_time0>.
    Found 4-bit register for signal <minisoc_sdram_time1>.
    Found 4-bit register for signal <minisoc_sdram_state>.
    Found 1-bit register for signal <minisoc_adr_offset_r>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 1-bit register for signal <crg_reset_storage_full>.
    Found 9-bit register for signal <crg_counter>.
    Found 4-bit register for signal <tx_cdc_graycounter0_q>.
    Found 4-bit register for signal <tx_cdc_graycounter0_q_binary>.
    Found 4-bit register for signal <rx_cdc_graycounter1_q>.
    Found 4-bit register for signal <rx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <writer_storage_full>.
    Found 11-bit register for signal <writer_counter_counter>.
    Found 1-bit register for signal <writer_slot_counter>.
    Found 2-bit register for signal <writer_fifo_level>.
    Found 1-bit register for signal <writer_fifo_produce>.
    Found 1-bit register for signal <writer_fifo_consume>.
    Found 1-bit register for signal <reader_slot_storage_full>.
    Found 1-bit register for signal <reader_length_storage_full<10>>.
    Found 1-bit register for signal <reader_length_storage_full<9>>.
    Found 1-bit register for signal <reader_length_storage_full<8>>.
    Found 1-bit register for signal <reader_length_storage_full<7>>.
    Found 1-bit register for signal <reader_length_storage_full<6>>.
    Found 1-bit register for signal <reader_length_storage_full<5>>.
    Found 1-bit register for signal <reader_length_storage_full<4>>.
    Found 1-bit register for signal <reader_length_storage_full<3>>.
    Found 1-bit register for signal <reader_length_storage_full<2>>.
    Found 1-bit register for signal <reader_length_storage_full<1>>.
    Found 1-bit register for signal <reader_length_storage_full<0>>.
    Found 1-bit register for signal <reader_done_pending>.
    Found 1-bit register for signal <reader_eventmanager_storage_full>.
    Found 2-bit register for signal <reader_fifo_level>.
    Found 1-bit register for signal <reader_fifo_produce>.
    Found 1-bit register for signal <reader_fifo_consume>.
    Found 11-bit register for signal <reader_counter>.
    Found 1-bit register for signal <reader_first>.
    Found 1-bit register for signal <reader_last_d>.
    Found 1-bit register for signal <sram0_bus_ack0>.
    Found 1-bit register for signal <sram1_bus_ack0>.
    Found 1-bit register for signal <sram0_bus_ack1>.
    Found 1-bit register for signal <sram1_bus_ack1>.
    Found 4-bit register for signal <slave_sel_r>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 1-bit register for signal <new_master_dat_w_ack>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack5>.
    Found 1-bit register for signal <n_controller_selected_wl>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 2-bit register for signal <liteethmacsramwriter_state>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <minisoc_grant>.
    Found 7-bit register for signal <minisoc_slave_sel_r>.
    Found 8-bit register for signal <minisoc_interface0_dat_r>.
    Found 8-bit register for signal <minisoc_interface1_dat_r>.
    Found 8-bit register for signal <minisoc_interface2_dat_r>.
    Found 8-bit register for signal <minisoc_interface3_dat_r>.
    Found 8-bit register for signal <minisoc_interface4_dat_r>.
    Found 8-bit register for signal <minisoc_interface5_dat_r>.
    Found 8-bit register for signal <minisoc_interface6_dat_r>.
    Found 8-bit register for signal <minisoc_interface7_dat_r>.
    Found 8-bit register for signal <minisoc_interface8_dat_r>.
    Found 8-bit register for signal <minisoc_interface9_dat_r>.
    Found 8-bit register for signal <minisoc_interface10_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 2-bit register for signal <memadr_12>.
    Found 42-bit register for signal <memdat_1>.
    Found 42-bit register for signal <memdat_2>.
    Found 32-bit register for signal <memdat_3>.
    Found 32-bit register for signal <memdat_4>.
    Found 8-bit register for signal <memdat_5>.
    Found 9-bit register for signal <memadr_21>.
    Found 8-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 8-bit register for signal <memdat_8>.
    Found 8-bit register for signal <memdat_9>.
    Found 8-bit register for signal <memdat_10>.
    Found 8-bit register for signal <memdat_11>.
    Found 8-bit register for signal <memdat_12>.
    Found 1-bit register for signal <liteethphymiirx_sop>.
    Found finite state machine <FSM_0> for signal <clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_rx (rising_edge)                    |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_rx (rising_edge)                    |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_tx (rising_edge)                    |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_tx (rising_edge)                    |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <minisoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <minisoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <minisoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <crc32_checker_syncfifo_level[2]_GND_1_o_sub_1667_OUT> created at line 8754.
    Found 2-bit subtractor for signal <crc32_inserter_cnt[1]_GND_1_o_sub_1739_OUT> created at line 8850.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1776_OUT> created at line 8897.
    Found 5-bit subtractor for signal <minisoc_minisoc_uart_tx_fifo_level[4]_GND_1_o_sub_1833_OUT> created at line 9336.
    Found 5-bit subtractor for signal <minisoc_minisoc_uart_rx_fifo_level[4]_GND_1_o_sub_1842_OUT> created at line 9351.
    Found 32-bit subtractor for signal <minisoc_minisoc_timer0_value[31]_GND_1_o_sub_1846_OUT> created at line 9358.
    Found 10-bit subtractor for signal <minisoc_sdram_counter1[9]_GND_1_o_sub_1870_OUT> created at line 9436.
    Found 2-bit subtractor for signal <minisoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_1873_OUT> created at line 9450.
    Found 4-bit subtractor for signal <minisoc_sdram_bankmachine0_level[3]_GND_1_o_sub_1882_OUT> created at line 9465.
    Found 2-bit subtractor for signal <minisoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_1886_OUT> created at line 9480.
    Found 4-bit subtractor for signal <minisoc_sdram_bankmachine1_level[3]_GND_1_o_sub_1895_OUT> created at line 9495.
    Found 2-bit subtractor for signal <minisoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_1899_OUT> created at line 9510.
    Found 4-bit subtractor for signal <minisoc_sdram_bankmachine2_level[3]_GND_1_o_sub_1908_OUT> created at line 9525.
    Found 2-bit subtractor for signal <minisoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_1912_OUT> created at line 9540.
    Found 4-bit subtractor for signal <minisoc_sdram_bankmachine3_level[3]_GND_1_o_sub_1921_OUT> created at line 9555.
    Found 2-bit subtractor for signal <minisoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_1925_OUT> created at line 9570.
    Found 4-bit subtractor for signal <minisoc_sdram_bankmachine4_level[3]_GND_1_o_sub_1934_OUT> created at line 9585.
    Found 2-bit subtractor for signal <minisoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_1938_OUT> created at line 9600.
    Found 4-bit subtractor for signal <minisoc_sdram_bankmachine5_level[3]_GND_1_o_sub_1947_OUT> created at line 9615.
    Found 2-bit subtractor for signal <minisoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_1951_OUT> created at line 9630.
    Found 4-bit subtractor for signal <minisoc_sdram_bankmachine6_level[3]_GND_1_o_sub_1960_OUT> created at line 9645.
    Found 2-bit subtractor for signal <minisoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_1964_OUT> created at line 9660.
    Found 4-bit subtractor for signal <minisoc_sdram_bankmachine7_level[3]_GND_1_o_sub_1973_OUT> created at line 9675.
    Found 5-bit subtractor for signal <minisoc_sdram_time0[4]_GND_1_o_sub_1976_OUT> created at line 9683.
    Found 4-bit subtractor for signal <minisoc_sdram_time1[3]_GND_1_o_sub_1979_OUT> created at line 9690.
    Found 2-bit subtractor for signal <writer_fifo_level[1]_GND_1_o_sub_2158_OUT> created at line 10294.
    Found 2-bit subtractor for signal <reader_fifo_level[1]_GND_1_o_sub_2165_OUT> created at line 10324.
    Found 4-bit adder for signal <tx_cdc_graycounter0_q_binary[3]_GND_1_o_add_799_OUT> created at line 5641.
    Found 4-bit adder for signal <tx_cdc_graycounter1_q_binary[3]_GND_1_o_add_802_OUT> created at line 5657.
    Found 4-bit adder for signal <rx_cdc_graycounter0_q_binary[3]_GND_1_o_add_819_OUT> created at line 5696.
    Found 4-bit adder for signal <rx_cdc_graycounter1_q_binary[3]_GND_1_o_add_822_OUT> created at line 5712.
    Found 1-bit adder for signal <liteethphymiirx_pack_demux_PWR_1_o_add_1643_OUT<0>> created at line 8679.
    Found 4-bit adder for signal <rx_gap_checker_counter[3]_GND_1_o_add_1648_OUT> created at line 8696.
    Found 3-bit adder for signal <preamble_checker_cnt[2]_GND_1_o_add_1651_OUT> created at line 8704.
    Found 3-bit adder for signal <crc32_checker_syncfifo_produce[2]_GND_1_o_add_1657_OUT> created at line 8738.
    Found 3-bit adder for signal <crc32_checker_syncfifo_consume[2]_GND_1_o_add_1661_OUT> created at line 8745.
    Found 3-bit adder for signal <crc32_checker_syncfifo_level[2]_GND_1_o_add_1664_OUT> created at line 8750.
    Found 2-bit adder for signal <rx_converter_pack_demux[1]_GND_1_o_add_1685_OUT> created at line 8781.
    Found 1-bit adder for signal <liteethphymiitx_unpack_mux_PWR_1_o_add_1731_OUT<0>> created at line 8827.
    Found 4-bit adder for signal <tx_gap_inserter_counter[3]_GND_1_o_add_1732_OUT> created at line 8834.
    Found 3-bit adder for signal <preamble_inserter_cnt[2]_GND_1_o_add_1735_OUT> created at line 8842.
    Found 16-bit adder for signal <padding_inserter_counter[15]_GND_1_o_add_1743_OUT> created at line 8865.
    Found 2-bit adder for signal <tx_converter_unpack_mux[1]_GND_1_o_add_1746_OUT> created at line 8882.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1781_OUT<0>> created at line 8937.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1782_OUT<0>> created at line 8939.
    Found 2-bit adder for signal <minisoc_minisoc_counter[1]_GND_1_o_add_1795_OUT> created at line 9244.
    Found 4-bit adder for signal <minisoc_minisoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1798_OUT> created at line 9258.
    Found 33-bit adder for signal <n6098> created at line 9274.
    Found 4-bit adder for signal <minisoc_minisoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1810_OUT> created at line 9287.
    Found 33-bit adder for signal <n6103> created at line 9306.
    Found 4-bit adder for signal <minisoc_minisoc_uart_tx_fifo_produce[3]_GND_1_o_add_1826_OUT> created at line 9325.
    Found 4-bit adder for signal <minisoc_minisoc_uart_tx_fifo_consume[3]_GND_1_o_add_1828_OUT> created at line 9328.
    Found 5-bit adder for signal <minisoc_minisoc_uart_tx_fifo_level[4]_GND_1_o_add_1830_OUT> created at line 9332.
    Found 4-bit adder for signal <minisoc_minisoc_uart_rx_fifo_produce[3]_GND_1_o_add_1835_OUT> created at line 9340.
    Found 4-bit adder for signal <minisoc_minisoc_uart_rx_fifo_consume[3]_GND_1_o_add_1837_OUT> created at line 9343.
    Found 5-bit adder for signal <minisoc_minisoc_uart_rx_fifo_level[4]_GND_1_o_add_1839_OUT> created at line 9347.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1850_OUT> created at line 9374.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1855_OUT> created at line 9387.
    Found 4-bit adder for signal <minisoc_sdram_counter0[3]_GND_1_o_add_1864_OUT> created at line 9424.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine0_produce[2]_GND_1_o_add_1875_OUT> created at line 9454.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine0_consume[2]_GND_1_o_add_1877_OUT> created at line 9457.
    Found 4-bit adder for signal <minisoc_sdram_bankmachine0_level[3]_GND_1_o_add_1879_OUT> created at line 9461.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine1_produce[2]_GND_1_o_add_1888_OUT> created at line 9484.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine1_consume[2]_GND_1_o_add_1890_OUT> created at line 9487.
    Found 4-bit adder for signal <minisoc_sdram_bankmachine1_level[3]_GND_1_o_add_1892_OUT> created at line 9491.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine2_produce[2]_GND_1_o_add_1901_OUT> created at line 9514.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine2_consume[2]_GND_1_o_add_1903_OUT> created at line 9517.
    Found 4-bit adder for signal <minisoc_sdram_bankmachine2_level[3]_GND_1_o_add_1905_OUT> created at line 9521.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine3_produce[2]_GND_1_o_add_1914_OUT> created at line 9544.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine3_consume[2]_GND_1_o_add_1916_OUT> created at line 9547.
    Found 4-bit adder for signal <minisoc_sdram_bankmachine3_level[3]_GND_1_o_add_1918_OUT> created at line 9551.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine4_produce[2]_GND_1_o_add_1927_OUT> created at line 9574.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine4_consume[2]_GND_1_o_add_1929_OUT> created at line 9577.
    Found 4-bit adder for signal <minisoc_sdram_bankmachine4_level[3]_GND_1_o_add_1931_OUT> created at line 9581.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine5_produce[2]_GND_1_o_add_1940_OUT> created at line 9604.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine5_consume[2]_GND_1_o_add_1942_OUT> created at line 9607.
    Found 4-bit adder for signal <minisoc_sdram_bankmachine5_level[3]_GND_1_o_add_1944_OUT> created at line 9611.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine6_produce[2]_GND_1_o_add_1953_OUT> created at line 9634.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine6_consume[2]_GND_1_o_add_1955_OUT> created at line 9637.
    Found 4-bit adder for signal <minisoc_sdram_bankmachine6_level[3]_GND_1_o_add_1957_OUT> created at line 9641.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine7_produce[2]_GND_1_o_add_1966_OUT> created at line 9664.
    Found 3-bit adder for signal <minisoc_sdram_bankmachine7_consume[2]_GND_1_o_add_1968_OUT> created at line 9667.
    Found 4-bit adder for signal <minisoc_sdram_bankmachine7_level[3]_GND_1_o_add_1970_OUT> created at line 9671.
    Found 25-bit adder for signal <n6171> created at line 10184.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_2098_OUT> created at line 10193.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_2100_OUT> created at line 10196.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_2129_OUT> created at line 10224.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_2142_OUT> created at line 10250.
    Found 9-bit adder for signal <crg_counter[8]_GND_1_o_add_2147_OUT> created at line 10261.
    Found 11-bit adder for signal <writer_counter_counter[10]_GND_1_o_add_2149_OUT> created at line 10272.
    Found 1-bit adder for signal <writer_slot_counter_PWR_1_o_add_2152_OUT<0>> created at line 10279.
    Found 1-bit adder for signal <writer_fifo_produce_PWR_1_o_add_2153_OUT<0>> created at line 10283.
    Found 1-bit adder for signal <writer_fifo_consume_PWR_1_o_add_2154_OUT<0>> created at line 10286.
    Found 2-bit adder for signal <writer_fifo_level[1]_GND_1_o_add_2155_OUT> created at line 10290.
    Found 1-bit adder for signal <reader_fifo_produce_PWR_1_o_add_2160_OUT<0>> created at line 10313.
    Found 1-bit adder for signal <reader_fifo_consume_PWR_1_o_add_2161_OUT<0>> created at line 10316.
    Found 2-bit adder for signal <reader_fifo_level[1]_GND_1_o_add_2162_OUT> created at line 10320.
    Found 11-bit adder for signal <reader_counter[10]_GND_1_o_add_2167_OUT> created at line 10331.
    Found 8x8-bit Read Only RAM for signal <preamble_inserter_cnt[2]_PWR_1_o_wide_mux_681_OUT>
    Found 8x8-bit Read Only RAM for signal <preamble_checker_ref>
    Found 32x8-bit Read Only RAM for signal <minisoc_interface3_adr[4]_GND_1_o_wide_mux_2176_OUT>
    Found 512x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16x16-bit Read Only RAM for signal <_n8833>
    Found 1-bit 3-to-1 multiplexer for signal <minisoc_interface_ack> created at line 4634.
    Found 8-bit 4-to-1 multiplexer for signal <crc32_inserter_cnt[1]_crc32_inserter_value[7]_wide_mux_715_OUT> created at line 5171.
    Found 8-bit 4-to-1 multiplexer for signal <tx_converter_unpack_source_payload_data> created at line 5509.
    Found 1-bit 4-to-1 multiplexer for signal <tx_converter_unpack_source_payload_last_be> created at line 5509.
    Found 1-bit 3-to-1 multiplexer for signal <writer_counter_ce> created at line 5955.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 6865.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 6901.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 6973.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 7009.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 7081.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 7117.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 7153.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 7189.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 7225.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 7297.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 7333.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 7405.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 7441.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 7477.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed0> created at line 8137.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed1> created at line 8161.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed2> created at line 8185.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 8209.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 8233.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 8257.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 8281.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 8305.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 8329.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 8353.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 8377.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 8401.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 8425.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 8449.
    Found 8-bit 8-to-1 multiplexer for signal <minisoc_interface0_adr[2]_minisoc_bank0_id0_w[7]_wide_mux_2170_OUT> created at line 10371.
    Found 8-bit 16-to-1 multiplexer for signal <minisoc_interface1_adr[3]_GND_1_o_wide_mux_2172_OUT> created at line 10400.
    Found 8-bit 4-to-1 multiplexer for signal <minisoc_interface7_adr[1]_GND_1_o_wide_mux_2189_OUT> created at line 10804.
    Found 8-bit 21-to-1 multiplexer for signal <minisoc_interface8_adr[4]_GND_1_o_wide_mux_2192_OUT> created at line 10826.
    Found 8-bit 7-to-1 multiplexer for signal <minisoc_interface9_adr[2]_GND_1_o_wide_mux_2194_OUT> created at line 10916.
    Found 8-bit 4-to-1 multiplexer for signal <minisoc_interface10_adr[1]_minisoc_bank10_tuning_word0_w[7]_wide_mux_2197_OUT> created at line 10943.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 12439
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 12439
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 12439
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 12439
    Found 13-bit comparator equal for signal <minisoc_sdram_bankmachine0_hit> created at line 3021
    Found 13-bit comparator equal for signal <minisoc_sdram_bankmachine1_hit> created at line 3151
    Found 13-bit comparator equal for signal <minisoc_sdram_bankmachine2_hit> created at line 3281
    Found 13-bit comparator equal for signal <minisoc_sdram_bankmachine3_hit> created at line 3411
    Found 13-bit comparator equal for signal <minisoc_sdram_bankmachine4_hit> created at line 3541
    Found 13-bit comparator equal for signal <minisoc_sdram_bankmachine5_hit> created at line 3671
    Found 13-bit comparator equal for signal <minisoc_sdram_bankmachine6_hit> created at line 3801
    Found 13-bit comparator equal for signal <minisoc_sdram_bankmachine7_hit> created at line 3931
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine0_is_read_minisoc_sdram_choose_req_want_reads_equal_384_o> created at line 4145
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine0_is_write_minisoc_sdram_choose_req_want_writes_equal_385_o> created at line 4145
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine1_is_read_minisoc_sdram_choose_req_want_reads_equal_386_o> created at line 4146
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine1_is_write_minisoc_sdram_choose_req_want_writes_equal_387_o> created at line 4146
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine2_is_read_minisoc_sdram_choose_req_want_reads_equal_388_o> created at line 4147
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine2_is_write_minisoc_sdram_choose_req_want_writes_equal_389_o> created at line 4147
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine3_is_read_minisoc_sdram_choose_req_want_reads_equal_390_o> created at line 4148
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine3_is_write_minisoc_sdram_choose_req_want_writes_equal_391_o> created at line 4148
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine4_is_read_minisoc_sdram_choose_req_want_reads_equal_392_o> created at line 4149
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine4_is_write_minisoc_sdram_choose_req_want_writes_equal_393_o> created at line 4149
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine5_is_read_minisoc_sdram_choose_req_want_reads_equal_394_o> created at line 4150
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine5_is_write_minisoc_sdram_choose_req_want_writes_equal_395_o> created at line 4150
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine6_is_read_minisoc_sdram_choose_req_want_reads_equal_396_o> created at line 4151
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine6_is_write_minisoc_sdram_choose_req_want_writes_equal_397_o> created at line 4151
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine7_is_read_minisoc_sdram_choose_req_want_reads_equal_398_o> created at line 4152
    Found 1-bit comparator equal for signal <minisoc_sdram_bankmachine7_is_write_minisoc_sdram_choose_req_want_writes_equal_399_o> created at line 4152
    Found 1-bit comparator equal for signal <minisoc_sdram_choose_req_is_read_minisoc_sdram_choose_req_want_reads_equal_402_o> created at line 4202
    Found 1-bit comparator equal for signal <minisoc_sdram_choose_req_is_write_minisoc_sdram_choose_req_want_writes_equal_403_o> created at line 4202
    Found 29-bit comparator equal for signal <minisoc_tag_do_tag[28]_GND_1_o_equal_613_o> created at line 4553
    Found 8-bit comparator not equal for signal <preamble_checker_match> created at line 5018
    Found 16-bit comparator greater for signal <_n8725> created at line 5380
    Found 1-bit comparator equal for signal <tx_cdc_graycounter0_q[3]_tx_cdc_consume_wdomain[3]_equal_792_o> created at line 5627
    Found 1-bit comparator equal for signal <tx_cdc_graycounter0_q[2]_tx_cdc_consume_wdomain[2]_equal_793_o> created at line 5627
    Found 2-bit comparator not equal for signal <n1554> created at line 5627
    Found 4-bit comparator not equal for signal <n1557> created at line 5628
    Found 1-bit comparator equal for signal <rx_cdc_graycounter0_q[3]_rx_cdc_consume_wdomain[3]_equal_812_o> created at line 5682
    Found 1-bit comparator equal for signal <rx_cdc_graycounter0_q[2]_rx_cdc_consume_wdomain[2]_equal_813_o> created at line 5682
    Found 2-bit comparator not equal for signal <n1589> created at line 5682
    Found 4-bit comparator equal for signal <n1592> created at line 5683
    Found 11-bit comparator greater for signal <reader_last_INV_199_o> created at line 6020
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1781_o> created at line 8934
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1850_o> created at line 9373
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2532_o> created at line 11198
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_2801_o> created at line 12705
    WARNING:Xst:2404 -  FFs/Latches <eth_tx_er<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <minisoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  42 RAM(s).
	inferred  85 Adder/Subtractor(s).
	inferred 1954 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred 655 Multiplexer(s).
	inferred   4 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 48
 1024x32-bit dual-port RAM                             : 3
 16384x32-bit dual-port RAM                            : 1
 16x16-bit single-port Read Only RAM                   : 1
 16x8-bit dual-port RAM                                : 2
 256x21-bit dual-port RAM                              : 2
 2x12-bit dual-port RAM                                : 2
 32x32-bit dual-port RAM                               : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x30-bit dual-port RAM                                : 1
 4x64-bit dual-port RAM                                : 1
 512x32-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 16
 5x12-bit dual-port RAM                                : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x22-bit dual-port RAM                                : 8
 8x42-bit dual-port RAM                                : 2
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 100
 1-bit adder                                           : 9
 10-bit subtractor                                     : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 8
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 9
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 20
 3-bit addsub                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 14
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 491
 1-bit register                                        : 238
 10-bit register                                       : 4
 11-bit register                                       : 3
 13-bit register                                       : 14
 14-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 23
 23-bit register                                       : 1
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 32
 30-bit register                                       : 10
 32-bit register                                       : 39
 4-bit register                                        : 47
 42-bit register                                       : 2
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 53
 9-bit register                                        : 2
# Comparators                                          : 53
 1-bit comparator equal                                : 24
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 803
 1-bit 2-to-1 multiplexer                              : 528
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 43
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 9
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 52
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 17
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 75
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# FSMs                                                 : 23
# Xors                                                 : 64
 1-bit xor2                                            : 30
 1-bit xor3                                            : 13
 1-bit xor4                                            : 8
 1-bit xor5                                            : 7
 1-bit xor6                                            : 1
 1-bit xor9                                            : 1
 4-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <eth_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <writer_counter_counter>: 1 register on signal <writer_counter_counter>.
The following registers are absorbed into counter <tx_cdc_graycounter0_q_binary>: 1 register on signal <tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <rx_cdc_graycounter1_q_binary>: 1 register on signal <rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <tx_cdc_graycounter1_q_binary>: 1 register on signal <tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <crc32_inserter_cnt>: 1 register on signal <crc32_inserter_cnt>.
The following registers are absorbed into counter <padding_inserter_counter>: 1 register on signal <padding_inserter_counter>.
The following registers are absorbed into counter <tx_gap_inserter_counter>: 1 register on signal <tx_gap_inserter_counter>.
The following registers are absorbed into counter <liteethphymiitx_unpack_mux>: 1 register on signal <liteethphymiitx_unpack_mux>.
The following registers are absorbed into counter <preamble_inserter_cnt>: 1 register on signal <preamble_inserter_cnt>.
The following registers are absorbed into counter <tx_converter_unpack_mux>: 1 register on signal <tx_converter_unpack_mux>.
The following registers are absorbed into counter <rx_cdc_graycounter0_q_binary>: 1 register on signal <rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <liteethphymiirx_pack_demux>: 1 register on signal <liteethphymiirx_pack_demux>.
The following registers are absorbed into counter <rx_gap_checker_counter>: 1 register on signal <rx_gap_checker_counter>.
The following registers are absorbed into counter <crc32_checker_syncfifo_level>: 1 register on signal <crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <preamble_checker_cnt>: 1 register on signal <preamble_checker_cnt>.
The following registers are absorbed into counter <crc32_checker_syncfifo_produce>: 1 register on signal <crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <crc32_checker_syncfifo_consume>: 1 register on signal <crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <rx_converter_pack_demux>: 1 register on signal <rx_converter_pack_demux>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <minisoc_sdram_counter1>: 1 register on signal <minisoc_sdram_counter1>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <minisoc_minisoc_counter>: 1 register on signal <minisoc_minisoc_counter>.
The following registers are absorbed into counter <minisoc_minisoc_uart_phy_tx_bitcount>: 1 register on signal <minisoc_minisoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <minisoc_minisoc_uart_tx_fifo_level>: 1 register on signal <minisoc_minisoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <minisoc_minisoc_uart_phy_rx_bitcount>: 1 register on signal <minisoc_minisoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <minisoc_minisoc_uart_tx_fifo_produce>: 1 register on signal <minisoc_minisoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <minisoc_minisoc_uart_rx_fifo_level>: 1 register on signal <minisoc_minisoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <minisoc_minisoc_uart_tx_fifo_consume>: 1 register on signal <minisoc_minisoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <minisoc_minisoc_uart_rx_fifo_produce>: 1 register on signal <minisoc_minisoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <minisoc_minisoc_uart_rx_fifo_consume>: 1 register on signal <minisoc_minisoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine0_produce>: 1 register on signal <minisoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine0_level>: 1 register on signal <minisoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine0_consume>: 1 register on signal <minisoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine1_level>: 1 register on signal <minisoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine1_consume>: 1 register on signal <minisoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine1_produce>: 1 register on signal <minisoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine2_produce>: 1 register on signal <minisoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine2_level>: 1 register on signal <minisoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine2_consume>: 1 register on signal <minisoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine3_level>: 1 register on signal <minisoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine3_produce>: 1 register on signal <minisoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine3_consume>: 1 register on signal <minisoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine4_produce>: 1 register on signal <minisoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine4_level>: 1 register on signal <minisoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine4_consume>: 1 register on signal <minisoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine5_level>: 1 register on signal <minisoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine5_produce>: 1 register on signal <minisoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine5_consume>: 1 register on signal <minisoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine6_level>: 1 register on signal <minisoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine6_produce>: 1 register on signal <minisoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine6_consume>: 1 register on signal <minisoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine7_level>: 1 register on signal <minisoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine7_produce>: 1 register on signal <minisoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine7_consume>: 1 register on signal <minisoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <crg_counter>: 1 register on signal <crg_counter>.
The following registers are absorbed into counter <writer_slot_counter>: 1 register on signal <writer_slot_counter>.
The following registers are absorbed into counter <writer_fifo_level>: 1 register on signal <writer_fifo_level>.
The following registers are absorbed into counter <writer_fifo_produce>: 1 register on signal <writer_fifo_produce>.
The following registers are absorbed into counter <writer_fifo_consume>: 1 register on signal <writer_fifo_consume>.
The following registers are absorbed into counter <reader_fifo_level>: 1 register on signal <reader_fifo_level>.
The following registers are absorbed into counter <reader_fifo_consume>: 1 register on signal <reader_fifo_consume>.
The following registers are absorbed into counter <reader_fifo_produce>: 1 register on signal <reader_fifo_produce>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <minisoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <minisoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <minisoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <minisoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <minisoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <minisoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <minisoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <minisoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_sdram_time0>: 1 register on signal <minisoc_sdram_time0>.
The following registers are absorbed into counter <minisoc_sdram_time1>: 1 register on signal <minisoc_sdram_time1>.
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <writer_memory0_we> | high     |
    |     addrA          | connected to signal <writer_memory0_adr> |          |
    |     diA            | connected to signal <writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <writer_sink_sink_stb_writer_ongoing_AND_374_o_0> | high     |
    |     addrA          | connected to signal <writer_memory1_adr> |          |
    |     diA            | connected to signal <writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<2:1>> |          |
    |     diA            | connected to signal <(_n6411,_n6410,_n6409,_n6408,_n6407,_n6406,_n6405,_n6404)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <minisoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_12> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     clkA           | connected to signal <eth_clocks_rx> | rise     |
    |     weA            | connected to signal <rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <rx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(rx_converter_pack_source_eop,rx_converter_pack_source_sop,rx_converter_pack_source_payload_chunk0_error,rx_converter_pack_source_payload_chunk1_error,rx_converter_pack_source_payload_chunk2_error,rx_converter_pack_source_payload_chunk3_error,rx_converter_pack_source_payload_chunk0_last_be,rx_converter_pack_source_payload_chunk1_last_be,rx_converter_pack_source_payload_chunk2_last_be,rx_converter_pack_source_payload_chunk3_last_be,rx_converter_pack_source_payload_chunk0_data,rx_converter_pack_source_payload_chunk1_data,rx_converter_pack_source_payload_chunk2_data,rx_converter_pack_source_payload_chunk3_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     addrB          | connected to signal <rx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_11> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <tx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(reader_source_source_eop,reader_source_source_sop,"0000",reader_source_source_payload_last_be,reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     addrB          | connected to signal <tx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<2:1>> |          |
    |     diA            | connected to signal <(minisoc_tag_di_dirty,"00",rhs_array_muxed44<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<0>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<0>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<1>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<1>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<2>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<2>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_7>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<0>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_9>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<0>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_9>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<3>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<3>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_8>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<1>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<1>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_10>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<2>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<2>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_11>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<3>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<3>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_12>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <minisoc_minisoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <minisoc_minisoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <minisoc_minisoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <minisoc_minisoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <minisoc_minisoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <minisoc_minisoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <minisoc_minisoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <firmware_ram_we<3>> | high     |
    |     weA<2>         | connected to signal <firmware_ram_we<2>> | high     |
    |     weA<1>         | connected to signal <firmware_ram_we<1>> | high     |
    |     weA<0>         | connected to signal <firmware_ram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <firmware_ram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain01> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<0>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <sram0_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<1>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <sram0_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<2>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <sram0_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain31> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<3>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <sram0_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<0>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <sram1_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<1>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <sram1_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<2>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <sram1_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<3>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <sram1_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n8833> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <minisoc_minisoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_minisoc_interface3_adr[4]_GND_1_o_wide_mux_2176_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <minisoc_minisoc_interface_adr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_clocks_rx> | rise     |
    |     weA            | connected to signal <crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(preamble_checker_source_eop,preamble_checker_source_sop,"00",rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_681_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <minisoc_minisoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <minisoc_minisoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <(_n6415<21:9>,_n6415<5:0>,rhs_array_muxed44<2:1>,minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <(_n6415<21:9>,_n6415<5:0>,rhs_array_muxed44<2:1>,minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <(_n6415<21:9>,_n6415<5:0>,rhs_array_muxed44<2:1>,minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <(_n6415<21:9>,_n6415<5:0>,rhs_array_muxed44<2:1>,minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <(_n6415<21:9>,_n6415<5:0>,rhs_array_muxed44<2:1>,minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <(_n6415<21:9>,_n6415<5:0>,rhs_array_muxed44<2:1>,minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <(_n6415<21:9>,_n6415<5:0>,rhs_array_muxed44<2:1>,minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <(_n6415<21:9>,_n6415<5:0>,rhs_array_muxed44<2:1>,minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <writer_fifo_produce> |          |
    |     diA            | connected to signal <(writer_counter_counter,writer_slot_counter)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     addrB          | connected to signal <writer_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <reader_fifo_produce> |          |
    |     diA            | connected to signal <(reader_length_storage_full,reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     addrB          | connected to signal <reader_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <minisoc_minisoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <minisoc_minisoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <minisoc_minisoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_37> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_39> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_41> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 48
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 16384x32-bit single-port block RAM                    : 1
 16x16-bit single-port distributed Read Only RAM       : 1
 16x8-bit dual-port distributed RAM                    : 2
 256x21-bit dual-port block RAM                        : 2
 2x12-bit dual-port distributed RAM                    : 2
 32x32-bit dual-port distributed RAM                   : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x30-bit dual-port distributed RAM                    : 1
 4x64-bit dual-port distributed RAM                    : 1
 512x32-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 8
 512x8-bit single-port block RAM                       : 8
 5x12-bit dual-port distributed RAM                    : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x22-bit dual-port distributed RAM                    : 8
 8x42-bit dual-port distributed RAM                    : 2
 8x8-bit single-port distributed Read Only RAM         : 2
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 20
 11-bit adder                                          : 1
 2-bit adder                                           : 4
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 5
 8-bit adder                                           : 1
# Counters                                             : 80
 1-bit up counter                                      : 9
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 8
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 24-bit up counter                                     : 2
 3-bit up counter                                      : 20
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 13
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 11-bit up loadable accumulator                        : 1
 2-bit down loadable accumulator                       : 1
# Registers                                            : 2661
 Flip-Flops                                            : 2661
# Comparators                                          : 53
 1-bit comparator equal                                : 24
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1307
 1-bit 2-to-1 multiplexer                              : 1049
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 69
 1-bit 8-to-1 multiplexer                              : 21
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 42
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 15
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 57
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 23
# Xors                                                 : 64
 1-bit xor2                                            : 30
 1-bit xor3                                            : 13
 1-bit xor4                                            : 8
 1-bit xor5                                            : 7
 1-bit xor6                                            : 1
 1-bit xor9                                            : 1
 4-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_converter_pack_source_payload_chunk3_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_converter_pack_source_payload_chunk2_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_converter_pack_source_payload_chunk0_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_converter_pack_source_payload_chunk1_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <minisoc_minisoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <minisoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <minisoc_slave_sel_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <minisoc_slave_sel_r_6> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <liteethmacsramwriter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <minisoc_sdram_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <minisoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <minisoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_20> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_21> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_22> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1141> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1139> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1140> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1142> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1144> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface5_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface2_dat_r_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface2_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface2_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface2_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface2_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface2_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface2_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface7_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface7_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface7_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_interface7_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <ddrphy_record2_wrdata_mask_1> <ddrphy_record2_wrdata_mask_2> <ddrphy_record2_wrdata_mask_3> <ddrphy_record3_wrdata_mask_0> <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <tx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <tx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <rx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <tx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <tx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <minisoc_sdram_dfi_p0_wrdata_en> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <minisoc_sdram_dfi_p1_rddata_en> 
INFO:Xst:2261 - The FF/Latch <rx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rx_cdc_graycounter1_q_binary_3> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1240> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1238> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1239> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <counter_0> <spiflash_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <tx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <tx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <memdat_2_36> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <memdat_2_37> <memdat_2_38> <memdat_2_39> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <rx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <minisoc_sdram_dfi_p0_rddata_en> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <new_master_dat_r_ack0> 
INFO:Xst:2261 - The FF/Latch <counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <period> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <spiflash_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <rx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <tx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <tx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <minisoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <new_master_dat_w_ack> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <minisoc_sdram_dfi_p1_wrdata_en> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 25.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <new_master_dat_r_ack1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_4_BRB5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <new_master_dat_r_ack2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_3_BRB5> 
INFO:Xst:2261 - The FF/Latch <new_master_dat_r_ack3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_2_BRB5> 
INFO:Xst:2261 - The FF/Latch <new_master_dat_r_ack4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_1_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4 .
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB5 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) ddrphy_record0_odt has(ve) been backward balanced into : ddrphy_record0_odt_BRB0 .
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) minisoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : minisoc_sdram_dfi_p0_rddata_en_BRB0 minisoc_sdram_dfi_p0_rddata_en_BRB1 minisoc_sdram_dfi_p0_rddata_en_BRB2.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB0 new_master_dat_r_ack1_BRB1 new_master_dat_r_ack1_BRB2.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB0 new_master_dat_r_ack2_BRB1 new_master_dat_r_ack2_BRB2.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB1 new_master_dat_r_ack3_BRB2.
Unit <top> processed.
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop lm32_cpu/load_store_unit/dcache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop minisoc_minisoc_interface_adr_0 has been replicated 2 time(s)
FlipFlop minisoc_minisoc_interface_adr_1 has been replicated 2 time(s)
FlipFlop minisoc_minisoc_interface_adr_2 has been replicated 3 time(s)
FlipFlop minisoc_minisoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop minisoc_minisoc_interface_adr_4 has been replicated 2 time(s)
FlipFlop minisoc_minisoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop tx_converter_unpack_mux_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB4>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB1>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB2>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <ddrphy_rddata_sr_1_BRB0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <new_master_dat_r_ack3_BRB0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2895
 Flip-Flops                                            : 2895
# Shift Registers                                      : 9
 2-bit shift register                                  : 1
 3-bit shift register                                  : 3
 4-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : atlys_base-minisoc-atlys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5771
#      GND                         : 1
#      INV                         : 124
#      LUT1                        : 95
#      LUT2                        : 647
#      LUT3                        : 767
#      LUT4                        : 388
#      LUT5                        : 768
#      LUT6                        : 1991
#      MUXCY                       : 496
#      MUXF7                       : 87
#      VCC                         : 1
#      XORCY                       : 406
# FlipFlops/Latches                : 2909
#      FD                          : 196
#      FDE                         : 94
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 753
#      FDRE                        : 1726
#      FDS                         : 17
#      FDSE                        : 106
#      ODDR2                       : 5
# RAMS                             : 533
#      RAM16X1D                    : 395
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 56
#      RAMB8BWER                   : 18
# Shift Registers                  : 9
#      SRLC16E                     : 9
# Clock Buffers                    : 6
#      BUFG                        : 4
#      BUFGP                       : 2
# IO Buffers                       : 69
#      BUFIO2                      : 1
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 20
#      OBUF                        : 37
#      OBUFDS                      : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2909  out of  54576     5%  
 Number of Slice LUTs:                 5707  out of  27288    20%  
    Number used as Logic:              4780  out of  27288    17%  
    Number used as Memory:              927  out of   6408    14%  
       Number used as RAM:              918
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6610
   Number with an unused Flip Flop:    3701  out of   6610    55%  
   Number with an unused LUT:           903  out of   6610    13%  
   Number of fully used LUT-FF pairs:  2006  out of   6610    30%  
   Number of unique control sets:       161

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  73  out of    218    33%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               65  out of    116    56%  
    Number using Block RAM only:         65
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
eth_clocks_rx                      | BUFGP                  | 149   |
clk100                             | PLL_ADV:CLKOUT5        | 3104  |
eth_clocks_tx                      | BUFGP                  | 127   |
clk100                             | PLL_ADV:CLKOUT2        | 75    |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.914ns (Maximum Frequency: 112.187MHz)
   Minimum input arrival time before clock: 4.018ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.171ns (frequency: 139.459MHz)
  Total number of paths / destination ports: 2658 / 511
-------------------------------------------------------------------------
Delay:               7.171ns (Levels of Logic = 6)
  Source:            rx_cdc_graycounter0_q_1 (FF)
  Destination:       liteethphymiirx_pack_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: rx_cdc_graycounter0_q_1 to liteethphymiirx_pack_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.845  rx_cdc_graycounter0_q_1 (rx_cdc_graycounter0_q_1)
     LUT4:I1->O            2   0.205   0.845  rx_cdc_asyncfifo_writable_SW0 (N2330)
     LUT5:I2->O           14   0.205   1.205  rx_cdc_asyncfifo_writable (rx_cdc_asyncfifo_writable)
     LUT6:I2->O            8   0.203   0.907  crc32_checker_fifo_full_crc32_checker_fifo_out_OR_329_o1 (crc32_checker_fifo_full_crc32_checker_fifo_out_OR_329_o)
     LUT5:I3->O            4   0.203   0.912  liteethphymiirx_pack_load_part1 (liteethphymiirx_pack_load_part)
     LUT3:I0->O            1   0.205   0.684  liteethphymiirx_pack_demux_0_rstpot (liteethphymiirx_pack_demux_0_rstpot)
     LUT2:I0->O            1   0.203   0.000  liteethphymiirx_pack_demux_0_rstpot1 (liteethphymiirx_pack_demux_0_rstpot1)
     FD:D                      0.102          liteethphymiirx_pack_demux_0
    ----------------------------------------
    Total                      7.171ns (1.773ns logic, 5.398ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_tx'
  Clock period: 8.588ns (frequency: 116.439MHz)
  Total number of paths / destination ports: 14344 / 261
-------------------------------------------------------------------------
Delay:               8.588ns (Levels of Logic = 8)
  Source:            xilinxmultiregimpl1_regs1_3 (FF)
  Destination:       memdat_1_14 (FF)
  Source Clock:      eth_clocks_tx rising
  Destination Clock: eth_clocks_tx rising

  Data Path: xilinxmultiregimpl1_regs1_3 to memdat_1_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.827  xilinxmultiregimpl1_regs1_3 (xilinxmultiregimpl1_regs1_3)
     LUT4:I0->O            3   0.203   0.651  tx_cdc_asyncfifo_readable_SW0 (N2356)
     LUT5:I4->O            1   0.205   0.580  tx_cdc_asyncfifo_readable_1 (tx_cdc_asyncfifo_readable1)
     LUT5:I4->O            2   0.205   0.617  preamble_inserter_sink_ack1 (preamble_inserter_sink_ack1)
     LUT5:I4->O            1   0.205   0.580  preamble_inserter_sink_ack2_1 (preamble_inserter_sink_ack2)
     LUT6:I5->O            7   0.205   0.774  Mmux_padding_inserter_sink_ack11 (padding_inserter_sink_ack)
     LUT4:I3->O            6   0.205   0.745  _n82561 (_n8256)
     LUT4:I3->O           18   0.205   1.049  Mcount_tx_cdc_graycounter1_q_binary_xor<2>11_1 (Mcount_tx_cdc_graycounter1_q_binary_xor<2>11)
     RAM16X1D:DPRA2->DPO    1   0.205   0.579  Mram_storage_1117 (_n6417<14>)
     FD:D                      0.102          memdat_1_14
    ----------------------------------------
    Total                      8.588ns (2.187ns logic, 6.401ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.914ns (frequency: 112.187MHz)
  Total number of paths / destination ports: 843377 / 12619
-------------------------------------------------------------------------
Delay:               11.885ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.8X

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   6.742   1.049  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48A1:PCIN47            1.405          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     11.885ns (10.836ns logic, 1.049ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (rst12)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.018ns (Levels of Logic = 4)
  Source:            eth_dv (PAD)
  Destination:       liteethphymiirx_pack_demux_0 (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_dv to liteethphymiirx_pack_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.819  eth_dv_IBUF (eth_dv_IBUF)
     LUT2:I0->O            1   0.203   0.580  Mcount_liteethphymiirx_pack_demux_xor<0>11 (Mcount_liteethphymiirx_pack_demux)
     LUT3:I2->O            1   0.205   0.684  liteethphymiirx_pack_demux_0_rstpot (liteethphymiirx_pack_demux_0_rstpot)
     LUT2:I0->O            1   0.203   0.000  liteethphymiirx_pack_demux_0_rstpot1 (liteethphymiirx_pack_demux_0_rstpot1)
     FD:D                      0.102          liteethphymiirx_pack_demux_0
    ----------------------------------------
    Total                      4.018ns (1.935ns logic, 2.083ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              3.053ns (Levels of Logic = 2)
  Source:            cpu_reset (PAD)
  Destination:       FDPE (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: cpu_reset to FDPE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  cpu_reset_IBUF (cpu_reset_IBUF)
     INV:I->O              2   0.206   0.616  cpu_reset_INV_390_o1_INV_0 (cpu_reset_INV_390_o)
     FDP:PRE                   0.430          FDPE
    ----------------------------------------
    Total                      3.053ns (1.858ns logic, 1.195ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_crg_dcm_base50_locked_OR_711_o1 (sys_rst_crg_dcm_base50_locked_OR_711_o)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 220 / 185
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            crg_counter_0 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: crg_counter_0 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  crg_counter_0 (crg_counter_0)
     LUT5:I0->O            2   0.203   0.617  crg_reset0_SW0 (N2518)
     LUT6:I5->O            1   0.205   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_tx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_3 (FF)
  Destination:       eth_tx_data<3> (PAD)
  Source Clock:      eth_clocks_tx rising

  Data Path: eth_tx_data_3 to eth_tx_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  eth_tx_data_3 (eth_tx_data_3)
     OBUF:I->O                 2.571          eth_tx_data_3_OBUF (eth_tx_data<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 108
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.252|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   11.885|         |    1.919|         |
eth_clocks_rx  |    1.671|         |         |         |
eth_clocks_tx  |    7.702|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    5.408|         |         |         |
eth_clocks_rx  |    7.171|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_tx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.580|         |         |         |
eth_clocks_tx  |    8.588|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 84.00 secs
Total CPU time to Xst completion: 84.21 secs
 
--> 


Total memory usage is 488648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  557 (   0 filtered)
Number of infos    :  142 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc atlys_base-minisoc-atlys.ucf
atlys_base-minisoc-atlys.ngc atlys_base-minisoc-atlys.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/at
lys_base-minisoc-atlys.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "atlys_base-minisoc-atlys.ucf"
...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_crg_clk100b = PERIOD "crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT3: <TIMESPEC TS_crg_pll_3_ = PERIOD "crg_pll_3_" TS_crg_clk100b / 1.5
   PHASE 4.62962963 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT5: <TIMESPEC TS_crg_pll_5_ = PERIOD "crg_pll_5_" TS_crg_clk100b / 0.75
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT0: <TIMESPEC TS_crg_pll_0_ = PERIOD "crg_pll_0_" TS_crg_clk100b / 3
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT2: <TIMESPEC TS_crg_pll_2_ = PERIOD "crg_pll_2_" TS_crg_clk100b / 1.5
   PHASE 5 ns HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'FDPE_7' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "atlys_base-minisoc-atlys.ngd" ...
Total REAL time to NGDBUILD completion:  8 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "atlys_base-minisoc-atlys.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "GRPbase50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TSbase50_clk" has been discarded
   because the group "GRPbase50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_base50_clk" has been discarded
   because the group "base50_clk" has been optimized away.
Writing file atlys_base-minisoc-atlys_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ce554e4c) REAL time: 30 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ce554e4c) REAL time: 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9f065e2c) REAL time: 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:d146d2b4) REAL time: 1 mins 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:d146d2b4) REAL time: 1 mins 5 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:d146d2b4) REAL time: 1 mins 5 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:d146d2b4) REAL time: 1 mins 6 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:d146d2b4) REAL time: 1 mins 6 secs 

Phase 9.8  Global Placement
......................
.....................................................
..................................................................................
................................................................................................................
.......................
Phase 9.8  Global Placement (Checksum:efe5f00) REAL time: 3 mins 1 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:efe5f00) REAL time: 3 mins 2 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ed2d2241) REAL time: 3 mins 32 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ed2d2241) REAL time: 3 mins 33 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:181399b2) REAL time: 3 mins 33 secs 

Total REAL time to Placer completion: 3 mins 44 secs 
Total CPU  time to Placer completion: 3 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 2,903 out of  54,576    5%
    Number used as Flip Flops:               2,900
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,538 out of  27,288   16%
    Number used as logic:                    4,023 out of  27,288   14%
      Number using O6 output only:           3,075
      Number using O5 output only:              93
      Number using O5 and O6:                  855
      Number used as ROM:                        0
    Number used as Memory:                     490 out of   6,408    7%
      Number used as Dual Port RAM:            482
        Number using O6 output only:             6
        Number using O5 output only:            40
        Number using O5 and O6:                436
      Number used as Single Port RAM:            0
      Number used as Shift Register:             8
        Number using O6 output only:             7
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:     25
      Number with same-slice register load:     22
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,898 out of   6,822   27%
  Number of MUXCYs used:                       564 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        5,333
    Number with an unused Flip Flop:         2,748 out of   5,333   51%
    Number with an unused LUT:                 795 out of   5,333   14%
    Number of fully used LUT-FF pairs:       1,790 out of   5,333   33%
    Number of unique control sets:             174
    Number of slice register sites lost
      to control set restrictions:             573 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38%
    Number of LOCed IOBs:                       84 out of      84  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                        56 out of     116   48%
  Number of RAMB8BWERs:                         18 out of     232    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  24 out of     376    6%
    Number used as OLOGIC2s:                     6
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  882 MB
Total REAL time to MAP completion:  3 mins 51 secs 
Total CPU time to MAP completion:   3 mins 51 secs 

Mapping completed.
See MAP report file "atlys_base-minisoc-atlys_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: atlys_base-minisoc-atlys.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,903 out of  54,576    5%
    Number used as Flip Flops:               2,900
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,538 out of  27,288   16%
    Number used as logic:                    4,023 out of  27,288   14%
      Number using O6 output only:           3,075
      Number using O5 output only:              93
      Number using O5 and O6:                  855
      Number used as ROM:                        0
    Number used as Memory:                     490 out of   6,408    7%
      Number used as Dual Port RAM:            482
        Number using O6 output only:             6
        Number using O5 output only:            40
        Number using O5 and O6:                436
      Number used as Single Port RAM:            0
      Number used as Shift Register:             8
        Number using O6 output only:             7
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:     25
      Number with same-slice register load:     22
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,898 out of   6,822   27%
  Number of MUXCYs used:                       564 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        5,333
    Number with an unused Flip Flop:         2,748 out of   5,333   51%
    Number with an unused LUT:                 795 out of   5,333   14%
    Number of fully used LUT-FF pairs:       1,790 out of   5,333   33%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38%
    Number of LOCed IOBs:                       84 out of      84  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                        56 out of     116   48%
  Number of RAMB8BWERs:                         18 out of     232    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  24 out of     376    6%
    Number used as OLOGIC2s:                     6
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:288 - The signal eth_col_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_mdc_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_crs_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_int_n_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_er_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_mdio_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_clocks_gtx_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 32556 unrouted;      REAL time: 18 secs 

Phase  2  : 27883 unrouted;      REAL time: 20 secs 

Phase  3  : 12830 unrouted;      REAL time: 38 secs 

Phase  4  : 12830 unrouted; (Setup:0, Hold:11550, Component Switching Limit:0)     REAL time: 40 secs 

Updating file: atlys_base-minisoc-atlys.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10978, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10978, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10978, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10978, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 18 secs 
Total REAL time to Router completion: 1 mins 18 secs 
Total CPU time to Router completion: 1 mins 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y4| No   | 1096 |  0.170     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
| eth_clocks_tx_BUFGP |  BUFGMUX_X3Y5| No   |   47 |  0.041     |  1.277      |
+---------------------+--------------+------+------+------------+-------------+
| eth_clocks_rx_BUFGP |  BUFGMUX_X2Y3| No   |   51 |  0.039     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y2| No   |   22 |  0.539     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|crg_clk_sdram_half_s |              |      |      |            |             |
|              hifted | BUFGMUX_X3Y13| No   |    4 |  0.000     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|          dna_cnt<0> |         Local|      |    6 |  0.000     |  1.806      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_2_ = PERIOD TIMEGRP "crg_pll_2 | SETUP       |     0.035ns|     6.619ns|       0|           0
  _" TS_crg_clk100b / 1.5 PHASE 5 ns        | HOLD        |     0.444ns|            |       0|           0
    HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_5_ = PERIOD TIMEGRP "crg_pll_5 | SETUP       |     0.196ns|    13.137ns|       0|           0
  _" TS_crg_clk100b / 0.75 HIGH 50%         | HOLD        |     0.044ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_crg_clk100b = PERIOD TIMEGRP "crg_clk1 | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  00b" TSclk100 HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_3_ = PERIOD TIMEGRP "crg_pll_3 | MINPERIOD   |     4.936ns|     1.730ns|       0|           0
  _" TS_crg_clk100b / 1.5 PHASE         4.6 |             |            |            |        |            
  2962963 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINPERIOD   |     9.075ns|     0.925ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_clocks_rx = PERIOD TIMEGRP "GRPeth_ | SETUP       |    31.293ns|     8.707ns|       0|           0
  clocks_rx" 40 ns HIGH 50%                 | HOLD        |     0.289ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks1_path" TIG              | MAXDELAY    |         N/A|     9.317ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks2_path" TIG              | SETUP       |         N/A|    10.649ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks3_path" TIG              | SETUP       |         N/A|     2.089ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks4_path" TIG              | SETUP       |         N/A|     8.553ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_0_ = PERIOD TIMEGRP "crg_pll_0 | N/A         |         N/A|         N/A|     N/A|         N/A
  _" TS_crg_clk100b / 3 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      0.925ns|      9.929ns|            0|            0|            0|       874820|
| TS_crg_clk100b                |     10.000ns|      3.334ns|      9.929ns|            0|            0|            0|       874820|
|  TS_crg_pll_3_                |      6.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_crg_pll_5_                |     13.333ns|     13.137ns|          N/A|            0|            0|       874546|            0|
|  TS_crg_pll_0_                |      3.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_crg_pll_2_                |      6.667ns|      6.619ns|          N/A|            0|            0|          274|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 23 secs 
Total CPU time to PAR completion: 1 mins 27 secs 

Peak Memory Usage:  806 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 13
Number of info messages: 0

Writing design to file atlys_base-minisoc-atlys.ncd



PAR done!
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14
.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-tsi atlys_base-minisoc-atlys.tsi atlys_base-minisoc-atlys.ncd
atlys_base-minisoc-atlys.pcf


Design file:              atlys_base-minisoc-atlys.ncd
Physical constraint file: atlys_base-minisoc-atlys.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             summary report, limited to 0 item per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths
   covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control.
   Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 884322 paths, 0 nets, and 27703 connections

Design statistics:
   Minimum period:  13.137ns (Maximum frequency:  76.121MHz)
   Maximum path delay from/to any node:  10.649ns


Analysis completed Mon Aug  8 14:37:02 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 13 secs 
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file atlys_base-minisoc-atlys.pcf.

Mon Aug  8 14:37:08 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "atlys_base-minisoc-atlys.bit".
Saving bit stream in "atlys_base-minisoc-atlys.bin".
Bitstream generation is complete.
Firmware 21504 bytes (44032 bytes left)
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  atlys
Target:    atlys_base
Subtarget: MiniSoC
CPU type:  lm32
===========================
