{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430690460685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430690460693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  3 18:01:00 2015 " "Processing started: Sun May  3 18:01:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430690460693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430690460693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off master_example -c master_example " "Command: quartus_eda --read_settings_files=off --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430690460694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_85c_slow.vo /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_85c_slow.vo in folder \"/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430690469691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_0c_slow.vo /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_0c_slow.vo in folder \"/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430690475144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_min_1200mv_0c_fast.vo /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/ simulation " "Generated file master_example_min_1200mv_0c_fast.vo in folder \"/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430690480589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example.vo /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/ simulation " "Generated file master_example.vo in folder \"/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430690486033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_85c_v_slow.sdo /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_85c_v_slow.sdo in folder \"/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430690489211 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_0c_v_slow.sdo /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_0c_v_slow.sdo in folder \"/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430690492313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_min_1200mv_0c_v_fast.sdo /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/ simulation " "Generated file master_example_min_1200mv_0c_v_fast.sdo in folder \"/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430690495394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_v.sdo /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/ simulation " "Generated file master_example_v.sdo in folder \"/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430690498491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430690500198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  3 18:01:40 2015 " "Processing ended: Sun May  3 18:01:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430690500198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430690500198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430690500198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430690500198 ""}
