set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_17} -x 991 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[0]} -x 978 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa} -x 970 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[15]} -x 1024 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]} -x 937 -y 81
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]} -x 893 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0]} -x 1034 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[19]} -x 992 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4[5]} -x 965 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2} -x 916 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7]} -x 975 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2} -x 972 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[2]} -x 981 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[12]} -x 961 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5]} -x 1020 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[3]} -x 1017 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[1]} -x 982 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[7]} -x 1039 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1]} -x 999 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12]} -x 1062 -y 79
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]} -x 790 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n} -x 887 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[13]} -x 968 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[0]} -x 1040 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18} -x 962 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[25]} -x 974 -y 73
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]} -x 921 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]} -x 907 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/un4_write_signal_0_a2} -x 973 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/un19_read_signal_0_a2} -x 994 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[13]} -x 1033 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7]} -x 980 -y 96
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector6} -x 883 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11]} -x 931 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs} -x 999 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/counter[28]} -x 928 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2} -x 890 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[5]} -x 1061 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[1]} -x 1055 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[5]} -x 1028 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]} -x 926 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13]} -x 1016 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]} -x 926 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[9]} -x 1009 -y 90
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 941 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[4]} -x 977 -y 109
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[1]} -x 1007 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[10]} -x 983 -y 70
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[4]} -x 962 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[21]} -x 970 -y 73
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[0]} -x 961 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[2]} -x 959 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[0]} -x 1009 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[6]} -x 1043 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 944 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[3]} -x 976 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14]} -x 973 -y 108
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 917 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[5]} -x 1033 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[15]} -x 964 -y 73
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]} -x 928 -y 85
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]} -x 927 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3]} -x 861 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13]} -x 1025 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_3[4]} -x 956 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[1]} -x 1006 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[9]} -x 982 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]} -x 942 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9]} -x 1004 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[1]} -x 914 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21]} -x 1053 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[15]} -x 970 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1]} -x 954 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[8]} -x 978 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15]} -x 1030 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[31]} -x 1004 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0_1[3]} -x 998 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[8]} -x 1065 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[9]} -x 938 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1]} -x 1062 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18} -x 1025 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[14]} -x 1046 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[6]} -x 973 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[11]} -x 960 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/un11_read_signal_0_a2} -x 992 -y 84
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 940 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 904 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[14]} -x 1007 -y 96
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_14} -x 1005 -y 69
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 914 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[12]} -x 1046 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5]} -x 1076 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[3]} -x 945 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[9]} -x 1024 -y 90
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]} -x 947 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_10} -x 955 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs} -x 997 -y 63
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]} -x 882 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/counter[20]} -x 920 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4]} -x 963 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10]} -x 973 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[3]} -x 1028 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[7]} -x 976 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[2]} -x 999 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 914 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[1]} -x 936 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 942 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[25]} -x 998 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]} -x 956 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa} -x 984 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3]} -x 902 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16]} -x 1057 -y 85
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 913 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_i_i_a2[1]} -x 981 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs} -x 1035 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/sclk_4} -x 978 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[6]} -x 975 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[5]} -x 1038 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]} -x 793 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data_3_0_a2} -x 983 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14]} -x 1000 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs} -x 1028 -y 75
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 906 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12]} -x 1051 -y 75
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3]} -x 746 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_2} -x 960 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1]} -x 998 -y 88
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 907 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs} -x 1038 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[1]} -x 987 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_1} -x 929 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_RNO} -x 963 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 917 -y 100
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]} -x 756 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[13]} -x 1011 -y 102
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35]} -x 794 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 903 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2} -x 1077 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[7]} -x 973 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6]} -x 1032 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]} -x 953 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]} -x 939 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[3]} -x 974 -y 103
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39]} -x 795 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7]} -x 900 -y 102
set_location -inst_name {Controler_0/ADI_SPI_1/counter[0]} -x 1068 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[15]} -x 955 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14]} -x 1017 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8]} -x 1042 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[15]} -x 1020 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2} -x 965 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[1]} -x 975 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[2]} -x 1003 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8]} -x 932 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[6]} -x 979 -y 103
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[2]} -x 959 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[5]} -x 955 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[3]} -x 999 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]} -x 1067 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2} -x 981 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4]} -x 1000 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[6]} -x 1042 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3]} -x 972 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2]} -x 1065 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6]} -x 1040 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[10]} -x 1043 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[5]} -x 979 -y 85
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]} -x 923 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21]} -x 876 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[13]} -x 1039 -y 76
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23} -x 950 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[1]} -x 991 -y 87
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33]} -x 804 -y 84
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ_2} -x 815 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[3]} -x 1030 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/un7_write_signal_0_a2} -x 980 -y 90
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]} -x 950 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11]} -x 957 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0} -x 983 -y 90
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]} -x 940 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[6]} -x 1023 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5]} -x 993 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[3]} -x 980 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12]} -x 1004 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 909 -y 91
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1]} -x 747 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2]} -x 988 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[13]} -x 974 -y 106
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18]} -x 1047 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/un17_write_signal_0_a2} -x 984 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12]} -x 1023 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10]} -x 1062 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[6]} -x 1063 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[2]} -x 964 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12]} -x 999 -y 102
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]} -x 891 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[0]} -x 920 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7]} -x 1068 -y 84
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11]} -x 812 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable} -x 1065 -y 70
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]} -x 906 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21]} -x 746 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6]} -x 1002 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs} -x 1004 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2]} -x 1001 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10]} -x 954 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4]} -x 858 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6]} -x 1003 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0} -x 876 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[20]} -x 1077 -y 73
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0]} -x 893 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO} -x 985 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23]} -x 1050 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Elapsed} -x 932 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/counter[9]} -x 909 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[5]} -x 953 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[6]} -x 985 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[5]} -x 1047 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8]} -x 1023 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6]} -x 977 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/counter[4]} -x 940 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_0} -x 938 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/busy} -x 984 -y 79
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12]} -x 789 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[2]} -x 1011 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22]} -x 745 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1]} -x 1038 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[3]} -x 1000 -y 72
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]} -x 931 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E} -x 1004 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1]} -x 1075 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[10]} -x 997 -y 100
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 943 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i} -x 984 -y 96
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]} -x 959 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/counter[21]} -x 921 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8]} -x 1069 -y 85
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[12]} -x 1005 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0]} -x 958 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2[7]} -x 1014 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[13]} -x 1011 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[1]} -x 953 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7]} -x 1042 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 916 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[12]} -x 1069 -y 73
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1} -x 938 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O} -x 938 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01} -x 962 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIVLVG[6]} -x 973 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING} -x 979 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5]} -x 1058 -y 82
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 916 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13]} -x 983 -y 105
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[7]} -x 1064 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[27]} -x 1000 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3]} -x 971 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14]} -x 1056 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs} -x 999 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[7]} -x 995 -y 109
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[21]} -x 1030 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7]} -x 1068 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7]} -x 1017 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1]} -x 979 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[1]} -x 1015 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N} -x 1015 -y 106
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[0]} -x 949 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[9]} -x 1023 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[1]} -x 1007 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[9]} -x 959 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_0_a4} -x 941 -y 87
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 928 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0]} -x 1064 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6]} -x 1032 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[30]} -x 1039 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13]} -x 1033 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7]} -x 958 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[4]} -x 1004 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[0]} -x 974 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]} -x 948 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0} -x 948 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/ss_n} -x 972 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[16]} -x 1073 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[4]} -x 972 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38_5} -x 1066 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI} -x 1020 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[13]} -x 1015 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last} -x 1011 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3} -x 941 -y 84
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 919 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 901 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[12]} -x 1054 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[8]} -x 981 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[14]} -x 1023 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16]} -x 1066 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13]} -x 954 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[27]} -x 976 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[14]} -x 1049 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16} -x 982 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[11]} -x 1020 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7]} -x 976 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[22]} -x 945 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI4BDG} -x 1015 -y 72
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]} -x 919 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[3]} -x 921 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[1]} -x 978 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 915 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[7]} -x 1030 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]} -x 881 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_EXT} -x 961 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[11]} -x 1013 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[2]} -x 1002 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[4]} -x 1001 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[4]} -x 997 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[4]} -x 943 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8]} -x 1053 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31} -x 873 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4]} -x 1083 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5]} -x 859 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1]} -x 1087 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4]} -x 1019 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11]} -x 1015 -y 100
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]} -x 940 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22]} -x 886 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]} -x 927 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2]} -x 812 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[4]} -x 1020 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[10]} -x 998 -y 109
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 905 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2} -x 957 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3]} -x 981 -y 102
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]} -x 902 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]} -x 959 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]} -x 937 -y 97
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[2]} -x 968 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_i_0[0]} -x 980 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs} -x 1032 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_i_m2[3]} -x 1000 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4]} -x 1082 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[3]} -x 1029 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/busy} -x 966 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15]} -x 950 -y 102
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]} -x 946 -y 96
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[17]} -x 966 -y 73
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 921 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12]} -x 963 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18]} -x 895 -y 97
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2]} -x 879 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2} -x 982 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa} -x 964 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4]} -x 966 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[5]} -x 978 -y 109
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1]} -x 1091 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0]} -x 990 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21]} -x 1052 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[15]} -x 1043 -y 84
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 994 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2} -x 1019 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[13]} -x 1030 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38_4} -x 1069 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[10]} -x 972 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[6]} -x 1059 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[5]} -x 954 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0]} -x 1056 -y 81
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]} -x 908 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIH34I[4]} -x 1009 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/un7_read_signal_0_a2} -x 990 -y 84
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]} -x 885 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[5]} -x 1009 -y 85
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_i_m2[0]} -x 1006 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3]} -x 1015 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16} -x 1043 -y 69
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]} -x 901 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[0]} -x 1068 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6]} -x 1042 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 915 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_INT} -x 972 -y 103
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 923 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[3]} -x 950 -y 85
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34]} -x 814 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6]} -x 1007 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13]} -x 1056 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/counter[30]} -x 930 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23} -x 1046 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[1]} -x 1000 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 903 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14]} -x 998 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10]} -x 1057 -y 76
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[0]} -x 1001 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 990 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6]} -x 1021 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[14]} -x 988 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11]} -x 998 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[3]} -x 1027 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[4]} -x 1025 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret_RNO} -x 946 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11]} -x 1013 -y 76
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]} -x 958 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[9]} -x 1041 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7]} -x 1038 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]} -x 948 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2} -x 955 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1} -x 945 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[14]} -x 1030 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[3]} -x 998 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3]} -x 914 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[6]} -x 979 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1]} -x 1053 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]} -x 923 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/un8_write_signal_0_a2} -x 969 -y 96
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]} -x 909 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[7]} -x 947 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[24]} -x 973 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[5]} -x 1062 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/counter[2]} -x 1058 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[15]} -x 964 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[9]} -x 1018 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1]} -x 1062 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl} -x 1016 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[4]} -x 1005 -y 72
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30]} -x 815 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0]} -x 1063 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0]} -x 1078 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[15]} -x 1019 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10]} -x 1062 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12]} -x 1053 -y 73
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 991 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[15]} -x 988 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.15.un77_inputs} -x 1044 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI2FLL} -x 970 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7]} -x 1063 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[15]} -x 966 -y 82
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15]} -x 767 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[1]} -x 1007 -y 72
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25]} -x 757 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2} -x 1076 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 919 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl} -x 1084 -y 82
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19]} -x 791 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[7]} -x 1042 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9]} -x 1039 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[0]} -x 977 -y 78
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29]} -x 755 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa} -x 973 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[18]} -x 1021 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/counter[8]} -x 908 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8]} -x 1066 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[14]} -x 963 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[12]} -x 1003 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13]} -x 974 -y 105
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]} -x 932 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[3]} -x 995 -y 88
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 922 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0]} -x 1041 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[2]} -x 1003 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[9]} -x 951 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4]} -x 975 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1]} -x 1049 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/counter[6]} -x 1062 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[5]} -x 981 -y 99
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]} -x 951 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7]} -x 1039 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0]} -x 1015 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 913 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[11]} -x 1007 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17} -x 915 -y 81
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13]} -x 748 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 908 -y 91
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable} -x 898 -y 99
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23]} -x 803 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[13]} -x 1039 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[28]} -x 977 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[7]} -x 980 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1]} -x 1057 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11]} -x 961 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[10]} -x 1032 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[2]} -x 1028 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7]} -x 1038 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[4]} -x 991 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N} -x 961 -y 99
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]} -x 798 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7]} -x 950 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]} -x 921 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 902 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1]} -x 1085 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0} -x 1024 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2} -x 913 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20]} -x 979 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[11]} -x 1008 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7]} -x 1040 -y 88
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 918 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[7]} -x 1026 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[10]} -x 1044 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/counter[1]} -x 936 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7]} -x 900 -y 103
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]} -x 932 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[1]} -x 986 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11]} -x 935 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_i_0[0]} -x 972 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]} -x 928 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[10]} -x 1049 -y 78
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]} -x 799 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17]} -x 1024 -y 96
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 992 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24} -x 961 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa} -x 962 -y 96
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 920 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]} -x 924 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2} -x 872 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[12]} -x 996 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[2]} -x 990 -y 109
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[18]} -x 967 -y 73
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 910 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5]} -x 1022 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[5]} -x 992 -y 106
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10]} -x 1012 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7]} -x 1022 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]} -x 927 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20]} -x 890 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0]} -x 1015 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3]} -x 1006 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/counter[31]} -x 931 -y 79
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]} -x 813 -y 90
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]} -x 806 -y 90
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[0]} -x 948 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3} -x 883 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[2]} -x 976 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_i_a2[5]} -x 973 -y 84
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[4]} -x 1010 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[10]} -x 1067 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0_1[6]} -x 1003 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/counter[4]} -x 1060 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[3]} -x 983 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0]} -x 995 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20} -x 923 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[2]} -x 960 -y 100
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0]} -x 762 -y 78
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]} -x 786 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23]} -x 945 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa} -x 983 -y 102
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 993 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0]} -x 1078 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[27]} -x 1084 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3]} -x 968 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10]} -x 948 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[1]} -x 955 -y 106
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0]} -x 814 -y 87
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 906 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]} -x 1054 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[9]} -x 1022 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[9]} -x 1023 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[9]} -x 1001 -y 103
set_location -inst_name {Controler_0/ADI_SPI_1/counter[3]} -x 1067 -y 70
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5]} -x 801 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[15]} -x 952 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2} -x 956 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3]} -x 1018 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4]} -x 1000 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/counter[23]} -x 923 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[4]} -x 980 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0} -x 1028 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[0]} -x 987 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[6]} -x 1002 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[7]} -x 1017 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n} -x 1086 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14} -x 983 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[15]} -x 1039 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO} -x 937 -y 90
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]} -x 952 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6]} -x 975 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2]} -x 863 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11]} -x 1076 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]} -x 958 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]} -x 882 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[29]} -x 978 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17} -x 1075 -y 75
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]} -x 957 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs} -x 1036 -y 72
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set} -x 947 -y 91
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable} -x 807 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[6]} -x 1016 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[3]} -x 1022 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19} -x 957 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_18} -x 990 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[17]} -x 990 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_9_i_0} -x 1018 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[0]} -x 958 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[15]} -x 1018 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[0]} -x 1014 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/counter[8]} -x 1064 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14]} -x 1056 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0]} -x 906 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[20]} -x 969 -y 73
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]} -x 941 -y 97
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]} -x 931 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 923 -y 96
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]} -x 933 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs} -x 1033 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[7]} -x 1039 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4]} -x 982 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]} -x 930 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]} -x 945 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7]} -x 1063 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[0]} -x 940 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/counter[22]} -x 922 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15]} -x 960 -y 102
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[21]} -x 924 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]} -x 925 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_1[1]} -x 1037 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11} -x 956 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[10]} -x 1029 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[19]} -x 968 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[6]} -x 950 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10]} -x 1070 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4]} -x 1079 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_4[15]} -x 1000 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9]} -x 995 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[2]} -x 940 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]} -x 957 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2} -x 988 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[14]} -x 1052 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 904 -y 87
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]} -x 904 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[14]} -x 967 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]} -x 920 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2_0} -x 1031 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[5]} -x 978 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs} -x 1005 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0]} -x 1041 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[8]} -x 1043 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[15]} -x 1002 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]} -x 920 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15]} -x 952 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4]} -x 1029 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13]} -x 1061 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs} -x 1029 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[0]} -x 1057 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2]} -x 966 -y 105
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]} -x 945 -y 90
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]} -x 901 -y 96
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]} -x 811 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15]} -x 955 -y 102
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 920 -y 100
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[1]} -x 908 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[0]} -x 1034 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[26]} -x 999 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m20} -x 954 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14} -x 1041 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[4]} -x 1061 -y 73
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 921 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[10]} -x 959 -y 73
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty} -x 806 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[13]} -x 956 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[5]} -x 1035 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/counter[26]} -x 926 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[3]} -x 1023 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2} -x 954 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8]} -x 956 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0]} -x 1080 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[9]} -x 1054 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14]} -x 1005 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[2]} -x 989 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/counter[3]} -x 903 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]} -x 922 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]} -x 767 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13]} -x 1036 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2]} -x 984 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4]} -x 969 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[0]} -x 951 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[4]} -x 1002 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7]} -x 951 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4]} -x 1005 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2]} -x 998 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19} -x 1045 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8]} -x 1061 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs} -x 1055 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[11]} -x 1026 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12]} -x 934 -y 103
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2} -x 888 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13]} -x 1008 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11]} -x 1064 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[2]} -x 973 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1]} -x 991 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15]} -x 888 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_3dflt_0} -x 942 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12} -x 934 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[8]} -x 978 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7]} -x 993 -y 97
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]} -x 877 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0} -x 887 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/counter[24]} -x 924 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0]} -x 1056 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[35]} -x 954 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_RNO} -x 973 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5]} -x 990 -y 75
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]} -x 933 -y 85
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]} -x 946 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_sn_m6} -x 1040 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8]} -x 1059 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0} -x 987 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT} -x 1085 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[8]} -x 1031 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[28]} -x 1037 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13]} -x 955 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5]} -x 975 -y 108
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14]} -x 754 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 922 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[5]} -x 1038 -y 84
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[6]} -x 976 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24]} -x 783 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[9]} -x 1033 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3]} -x 1081 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5]} -x 978 -y 108
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO} -x 886 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15} -x 981 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[6]} -x 985 -y 102
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]} -x 926 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[23]} -x 926 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]} -x 929 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[3]} -x 945 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[2]} -x 983 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[21]} -x 994 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]} -x 931 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9]} -x 979 -y 105
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]} -x 944 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6]} -x 1056 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable} -x 947 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11]} -x 958 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0]} -x 1034 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK} -x 961 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[2]} -x 977 -y 84
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1} -x 889 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_4[4]} -x 951 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9]} -x 1065 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[2]} -x 989 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[8]} -x 1006 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[10]} -x 1032 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6]} -x 1002 -y 102
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_1_0[6]} -x 941 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[4]} -x 983 -y 85
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 936 -y 100
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[0]} -x 901 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[14]} -x 1052 -y 76
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 918 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/counter[0]} -x 914 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2[5]} -x 1025 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[18]} -x 1027 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/counter[3]} -x 945 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3} -x 882 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[6]} -x 1007 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6]} -x 1033 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6]} -x 966 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[4]} -x 1020 -y 85
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10]} -x 747 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A} -x 1005 -y 108
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14]} -x 967 -y 81
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[0]} -x 961 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 935 -y 100
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20]} -x 755 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24} -x 1030 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[31]} -x 1088 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[0]} -x 1009 -y 70
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]} -x 908 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/counter[6]} -x 906 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15]} -x 971 -y 102
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]} -x 939 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/un15_write_signal_0_a2} -x 988 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[5]} -x 1033 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1]} -x 862 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23]} -x 978 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14]} -x 980 -y 108
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]} -x 994 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[11]} -x 997 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/counter[7]} -x 1063 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI0DLL} -x 982 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]} -x 1054 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[2]} -x 1007 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6]} -x 1060 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22]} -x 1051 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[3]} -x 970 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 909 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36]} -x 791 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6]} -x 984 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11]} -x 1010 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[3]} -x 974 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13]} -x 1057 -y 78
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[4]} -x 930 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[14]} -x 950 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable} -x 805 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[33]} -x 957 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]} -x 887 -y 97
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]} -x 936 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15} -x 1042 -y 69
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_5dflt} -x 953 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/counter_RNO[0]} -x 914 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9]} -x 1001 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1]} -x 955 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19]} -x 893 -y 96
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 989 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 922 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[11]} -x 948 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[7]} -x 1009 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[10]} -x 1021 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3]} -x 991 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[1]} -x 979 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[10]} -x 1036 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[7]} -x 952 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9]} -x 1028 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/busy} -x 965 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[10]} -x 935 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[0]} -x 948 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[4]} -x 1000 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[11]} -x 958 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2]} -x 977 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18]} -x 1021 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[14]} -x 1019 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5]} -x 951 -y 105
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[1]} -x 966 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]} -x 926 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit} -x 1082 -y 82
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]} -x 753 -y 87
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]} -x 788 -y 90
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 926 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1]} -x 878 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_837_i} -x 960 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[6]} -x 1036 -y 78
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[1]} -x 967 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]} -x 903 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21]} -x 882 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[7]} -x 1005 -y 84
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[5]} -x 1027 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[0]} -x 1029 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1} -x 961 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31} -x 932 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[15]} -x 1012 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[13]} -x 1016 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T} -x 885 -y 99
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]} -x 928 -y 91
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0]} -x 960 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[5]} -x 1029 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret} -x 946 -y 82
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 924 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[8]} -x 957 -y 73
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]} -x 952 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]} -x 878 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[4]} -x 1021 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[12]} -x 1051 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]} -x 910 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 918 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10]} -x 1057 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[23]} -x 1080 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/counter[25]} -x 925 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[2]} -x 984 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14} -x 1090 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[6]} -x 952 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8} -x 925 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2} -x 912 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs} -x 1055 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[5]} -x 1027 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO} -x 881 -y 90
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_1dflt} -x 955 -y 84
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]} -x 743 -y 87
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]} -x 927 -y 85
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]} -x 933 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37]} -x 789 -y 87
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 903 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]} -x 939 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4]} -x 996 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER} -x 981 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[6]} -x 1003 -y 103
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNIF8A91} -x 977 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[8]} -x 957 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[0]} -x 975 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[14]} -x 1030 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0} -x 993 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[4]} -x 976 -y 99
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]} -x 906 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[14]} -x 1022 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[5]} -x 1014 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12]} -x 1030 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_11_i_0} -x 1017 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10]} -x 966 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[11]} -x 953 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15]} -x 1013 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[3]} -x 976 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M} -x 1090 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8]} -x 1047 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[28]} -x 1001 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]} -x 966 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable} -x 887 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4} -x 920 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 919 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[23]} -x 978 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[6]} -x 1043 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO} -x 884 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_0[2]} -x 918 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4]} -x 1079 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3]} -x 861 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[10]} -x 955 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10]} -x 996 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14]} -x 1059 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl} -x 884 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[1]} -x 988 -y 106
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[0]} -x 973 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[4]} -x 977 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2]} -x 885 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[0]} -x 925 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/un16_write_signal_0_a2} -x 987 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12]} -x 1062 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[5]} -x 1015 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[3]} -x 980 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4]} -x 1008 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]} -x 750 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[7]} -x 972 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[10]} -x 1016 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[13]} -x 1026 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4]} -x 908 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO} -x 1082 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[10]} -x 955 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[1]} -x 1021 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14]} -x 991 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4]} -x 968 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2]} -x 968 -y 105
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]} -x 795 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7]} -x 1042 -y 78
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[34]} -x 944 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[13]} -x 978 -y 103
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 929 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[4]} -x 1003 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[13]} -x 1001 -y 109
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3]} -x 1081 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6]} -x 992 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[17]} -x 1074 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9]} -x 1052 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[9]} -x 1010 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[1]} -x 953 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13]} -x 940 -y 103
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21]} -x 982 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[13]} -x 954 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3]} -x 1025 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10]} -x 953 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1} -x 1089 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15} -x 1089 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15]} -x 951 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11]} -x 968 -y 102
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[30]} -x 924 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11]} -x 998 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_2dflt} -x 959 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6]} -x 979 -y 102
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 927 -y 99
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]} -x 959 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12]} -x 1054 -y 76
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0} -x 952 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[5]} -x 963 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy} -x 1081 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO} -x 1075 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[15]} -x 1041 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2]} -x 904 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0} -x 966 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5]} -x 1045 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 920 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[21]} -x 982 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]} -x 930 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4]} -x 986 -y 75
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]} -x 745 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/un10_write_signal_2_0_0_a2_0_a2} -x 975 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N} -x 969 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6]} -x 1025 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNIU4K11} -x 949 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_1[4]} -x 1038 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5]} -x 952 -y 106
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[0]} -x 996 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3]} -x 974 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[7]} -x 990 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[8]} -x 1031 -y 79
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable} -x 809 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[3]} -x 1060 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20]} -x 1044 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3} -x 1074 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3} -x 1070 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5]} -x 988 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[11]} -x 933 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4]} -x 977 -y 108
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs} -x 1047 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[12]} -x 1050 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[0]} -x 949 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14]} -x 997 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[6]} -x 1012 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[3]} -x 965 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9]} -x 1035 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0_1[2]} -x 1005 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0]} -x 970 -y 105
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]} -x 803 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[8]} -x 1031 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8]} -x 929 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[5]} -x 1048 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[14]} -x 1044 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[0]} -x 1035 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1]} -x 981 -y 108
set_location -inst_name {Controler_0/Command_Decoder_0/counter[19]} -x 919 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14]} -x 926 -y 103
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 938 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[15]} -x 1010 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5]} -x 1076 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1]} -x 987 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13]} -x 999 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[3]} -x 991 -y 109
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 921 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[1]} -x 1000 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[11]} -x 1001 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/un14_write_signal_0_a2} -x 986 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO} -x 871 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI1EQS} -x 1012 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNI9G9B2} -x 982 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38} -x 1065 -y 69
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg} -x 938 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[2]} -x 948 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14]} -x 1065 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1]} -x 958 -y 106
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[1]} -x 964 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[16]} -x 989 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[11]} -x 965 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14]} -x 1064 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5} -x 901 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/write_read_buffer} -x 944 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/counter[1]} -x 901 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[6]} -x 1017 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs} -x 1034 -y 72
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]} -x 930 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]} -x 937 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1]} -x 1075 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[2]} -x 997 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23]} -x 1054 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[6]} -x 1022 -y 85
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]} -x 911 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6]} -x 909 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3} -x 870 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11]} -x 1066 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[3]} -x 945 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[9]} -x 1018 -y 102
set_location -inst_name {Controler_0/Command_Decoder_0/counter[2]} -x 902 -y 79
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]} -x 964 -y 87
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]} -x 905 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0]} -x 959 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[8]} -x 1050 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 937 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[8]} -x 997 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4]} -x 975 -y 78
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m9} -x 950 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[3]} -x 926 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]} -x 944 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14]} -x 1007 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17]} -x 896 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[15]} -x 1020 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[0]} -x 1040 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[10]} -x 1044 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4]} -x 1007 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]} -x 943 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4]} -x 990 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7]} -x 973 -y 105
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[0]} -x 963 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2]} -x 967 -y 99
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[5]} -x 963 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[1]} -x 1058 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_4dflt} -x 936 -y 87
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]} -x 942 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/un23_read_signal_0_a2} -x 995 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0]} -x 953 -y 106
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI8PNC[3]} -x 1000 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[11]} -x 1025 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16]} -x 889 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[12]} -x 929 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[10]} -x 948 -y 103
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[15]} -x 1031 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[16]} -x 951 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[2]} -x 999 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[14]} -x 972 -y 109
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12]} -x 1058 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1} -x 911 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[11]} -x 984 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12]} -x 1067 -y 85
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[3]} -x 1030 -y 87
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]} -x 748 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12]} -x 978 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[24]} -x 1081 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6]} -x 1075 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs} -x 1043 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[2]} -x 924 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m10} -x 949 -y 87
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8]} -x 744 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11]} -x 997 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[13]} -x 968 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/counter[17]} -x 917 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5]} -x 978 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3} -x 937 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3]} -x 947 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2} -x 969 -y 78
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]} -x 942 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[25]} -x 955 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[31]} -x 980 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[13]} -x 1026 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[5]} -x 993 -y 109
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8]} -x 1047 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[11]} -x 1004 -y 81
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16]} -x 781 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[3]} -x 990 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[0]} -x 960 -y 106
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6]} -x 910 -y 103
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[6]} -x 1019 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[3]} -x 1021 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2} -x 869 -y 99
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26]} -x 811 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[6]} -x 1032 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[2]} -x 965 -y 106
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5]} -x 944 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[2]} -x 998 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2]} -x 984 -y 76
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[3]} -x 979 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]} -x 815 -y 90
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[0]} -x 912 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[7]} -x 994 -y 106
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4} -x 939 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2]} -x 1088 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[1]} -x 957 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0]} -x 945 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_15} -x 1006 -y 69
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0} -x 932 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10]} -x 1037 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12]} -x 1054 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3]} -x 989 -y 76
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ} -x 910 -y 88
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse} -x 943 -y 90
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[6]} -x 954 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5]} -x 942 -y 84
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]} -x 999 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_24} -x 988 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15]} -x 1060 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[5]} -x 951 -y 106
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[11]} -x 1009 -y 96
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1} -x 889 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[8]} -x 1047 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[14]} -x 1049 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[2]} -x 1059 -y 73
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38]} -x 746 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9]} -x 1074 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9]} -x 1039 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[4]} -x 975 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[6]} -x 994 -y 109
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[15]} -x 1041 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5]} -x 974 -y 108
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[0]} -x 1020 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input} -x 1012 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0]} -x 877 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[8]} -x 998 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8]} -x 977 -y 105
set_location -inst_name {Controler_0/ADI_SPI_0/busy} -x 979 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[0]} -x 977 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19} -x 1074 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs} -x 1037 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[0]} -x 974 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/write_read_buffer} -x 1002 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[15]} -x 1019 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[7]} -x 1010 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[9]} -x 996 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8]} -x 1013 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[4]} -x 975 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_1[7]} -x 1039 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[4]} -x 976 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[15]} -x 1020 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5]} -x 859 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[7]} -x 947 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[15]} -x 1032 -y 84
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17]} -x 796 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_0} -x 984 -y 81
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27]} -x 800 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3]} -x 985 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]} -x 967 -y 84
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[11]} -x 1025 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12]} -x 933 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_1} -x 980 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16]} -x 953 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[8]} -x 1047 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0} -x 1027 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[10]} -x 954 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14]} -x 1048 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[2]} -x 996 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[14]} -x 1053 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2]} -x 1074 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[4]} -x 966 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 914 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1} -x 883 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14]} -x 1054 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[8]} -x 942 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/counter[7]} -x 943 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2]} -x 982 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[2]} -x 1013 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[7]} -x 933 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7]} -x 1066 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[1]} -x 931 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[32]} -x 932 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1]} -x 957 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[9]} -x 1028 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[13]} -x 1070 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8]} -x 932 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]} -x 953 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14]} -x 1048 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[7]} -x 1006 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[0]} -x 997 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]} -x 903 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[36]} -x 948 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 913 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0} -x 990 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2} -x 953 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[29]} -x 1086 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[10]} -x 966 -y 103
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[7]} -x 947 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8]} -x 1069 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[3]} -x 976 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13]} -x 1022 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[9]} -x 980 -y 106
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set} -x 892 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs} -x 1052 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[1]} -x 989 -y 109
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]} -x 930 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU} -x 1009 -y 72
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]} -x 924 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/un1_state_reg_1_i_0} -x 995 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[2]} -x 976 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12]} -x 962 -y 105
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i} -x 984 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[4]} -x 983 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1]} -x 996 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0_1[0]} -x 1003 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0]} -x 1041 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13]} -x 1036 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[7]} -x 952 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13]} -x 1035 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING} -x 989 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[18]} -x 991 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[22]} -x 981 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ} -x 1072 -y 81
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]} -x 732 -y 87
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]} -x 806 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[5]} -x 1002 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3]} -x 991 -y 76
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[7]} -x 1004 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 917 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3]} -x 956 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[11]} -x 1008 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11]} -x 1061 -y 78
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]} -x 785 -y 90
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]} -x 802 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[8]} -x 1045 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16]} -x 1028 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1]} -x 982 -y 108
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7]} -x 936 -y 103
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2} -x 991 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[4]} -x 953 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2]} -x 1017 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4]} -x 975 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs} -x 1042 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4]} -x 986 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1]} -x 992 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12]} -x 998 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[4]} -x 985 -y 106
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_1_tz[5]} -x 936 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10]} -x 1037 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m5} -x 956 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[2]} -x 962 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs} -x 1045 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[1]} -x 973 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/counter[6]} -x 942 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]} -x 902 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0} -x 1010 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_sn_m2} -x 993 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]} -x 1050 -y 82
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]} -x 800 -y 90
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_0_o4_0} -x 945 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2]} -x 1001 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5]} -x 955 -y 78
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[5]} -x 937 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_3dflt} -x 950 -y 84
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]} -x 754 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO} -x 979 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4]} -x 985 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2} -x 915 -y 84
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[3]} -x 1035 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[1]} -x 1006 -y 81
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[2]} -x 968 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3} -x 1058 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2]} -x 961 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[16]} -x 1028 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs} -x 1002 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13} -x 1073 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9]} -x 937 -y 103
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4]} -x 795 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1} -x 971 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[19]} -x 925 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[5]} -x 974 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14]} -x 927 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3]} -x 1077 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10]} -x 1067 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16} -x 1072 -y 75
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]} -x 753 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4]} -x 858 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]} -x 931 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13]} -x 956 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2} -x 933 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]} -x 948 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[1]} -x 974 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[6]} -x 946 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2} -x 1011 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15]} -x 1028 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[30]} -x 1003 -y 70
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]} -x 934 -y 96
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]} -x 954 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[1]} -x 1013 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[10]} -x 1052 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2} -x 1008 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8]} -x 1011 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[1]} -x 1012 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1]} -x 1049 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]} -x 949 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15]} -x 1063 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[9]} -x 1026 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_13} -x 987 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[0]} -x 1041 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2]} -x 992 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[7]} -x 997 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7]} -x 1018 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14]} -x 1044 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1_RNI0KQV} -x 991 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13]} -x 930 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15]} -x 957 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[9]} -x 1031 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs} -x 1049 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_CDb} -x 931 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/un3_write_signal_0_a2} -x 991 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[7]} -x 1027 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17]} -x 896 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[4]} -x 1039 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[23]} -x 996 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_HMC_Reset_N} -x 958 -y 105
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[8]} -x 1017 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]} -x 934 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[0]} -x 1010 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[20]} -x 936 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8]} -x 997 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]} -x 951 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]} -x 901 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6]} -x 1056 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[31]} -x 1040 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[9]} -x 958 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13]} -x 974 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14]} -x 1060 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[1]} -x 1011 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[29]} -x 1038 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_11_i_0} -x 972 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17]} -x 1059 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[11]} -x 1013 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]} -x 900 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21]} -x 1052 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12]} -x 1058 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15]} -x 1020 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[18]} -x 930 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[3]} -x 952 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_o4} -x 944 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs} -x 1050 -y 75
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_communication_req} -x 910 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14]} -x 972 -y 108
set_location -inst_name {Controler_0/Command_Decoder_0/counter[5]} -x 905 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7]} -x 1010 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 931 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[7]} -x 956 -y 73
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]} -x 933 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data_3_0_a2} -x 1013 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[17]} -x 1024 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0]} -x 987 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[14]} -x 1027 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/counter[4]} -x 904 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[4]} -x 998 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/counter[1]} -x 1070 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3]} -x 946 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10]} -x 1013 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4]} -x 954 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]} -x 958 -y 96
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse} -x 896 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1]} -x 901 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI4CNT[0]} -x 981 -y 87
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]} -x 939 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[2]} -x 975 -y 70
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]} -x 928 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[15]} -x 1044 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk} -x 881 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[9]} -x 927 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6]} -x 990 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[6]} -x 993 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16]} -x 889 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1]} -x 1087 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs} -x 1051 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/un1_state_reg_1_i_o2} -x 980 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8]} -x 1059 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[19]} -x 1028 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_i_m2[6]} -x 999 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[12]} -x 1034 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[3]} -x 1020 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11]} -x 1026 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1]} -x 1016 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[14]} -x 1022 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0} -x 980 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20]} -x 1044 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/counter[18]} -x 918 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3]} -x 965 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[4]} -x 1011 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_16} -x 986 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[5]} -x 1024 -y 85
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_1[5]} -x 1035 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[4]} -x 919 -y 85
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]} -x 967 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]} -x 983 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[5]} -x 986 -y 106
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]} -x 763 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3]} -x 970 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8]} -x 957 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[3]} -x 1010 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[0]} -x 948 -y 106
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]} -x 934 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9]} -x 763 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5} -x 908 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[11]} -x 998 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4]} -x 964 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10]} -x 963 -y 102
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI29DG} -x 1014 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[21]} -x 1078 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[13]} -x 1041 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2} -x 976 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5]} -x 949 -y 105
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[0]} -x 1040 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[2]} -x 951 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[20]} -x 979 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19]} -x 1045 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNI53Q31} -x 938 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[0]} -x 986 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11]} -x 964 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2]} -x 1016 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[19]} -x 1027 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 916 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]} -x 928 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[7]} -x 996 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/counter[5]} -x 1061 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[14]} -x 1071 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[2]} -x 981 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2]} -x 903 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_2_1} -x 967 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[3]} -x 997 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]} -x 951 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7]} -x 1024 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[3]} -x 960 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8]} -x 958 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[8]} -x 1048 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]} -x 983 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[5]} -x 979 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10]} -x 1045 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[9]} -x 1028 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2} -x 985 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[12]} -x 1027 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[1]} -x 983 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[15]} -x 1050 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit} -x 886 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22]} -x 1048 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[12]} -x 962 -y 82
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]} -x 927 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[5]} -x 1051 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19]} -x 1027 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[5]} -x 978 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15]} -x 1008 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[8]} -x 1036 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15]} -x 1063 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9]} -x 1065 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13]} -x 1028 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11]} -x 1076 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3]} -x 985 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6]} -x 1009 -y 79
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18]} -x 802 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/counter[10]} -x 910 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9]} -x 981 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[8]} -x 995 -y 106
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28]} -x 744 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[14]} -x 1002 -y 109
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]} -x 926 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[38]} -x 955 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[13]} -x 965 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5]} -x 990 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[5]} -x 1034 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[13]} -x 1025 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]} -x 943 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[15]} -x 1003 -y 109
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9]} -x 1012 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12]} -x 1015 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 915 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_1} -x 947 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5]} -x 1046 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]} -x 934 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1]} -x 999 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[13]} -x 1014 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[3]} -x 1022 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[6]} -x 1023 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[0]} -x 1011 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[12]} -x 1029 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]} -x 924 -y 90
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]} -x 900 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[25]} -x 1082 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[20]} -x 1029 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]} -x 934 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[7]} -x 972 -y 106
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 930 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1]} -x 905 -y 103
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[17]} -x 939 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]} -x 955 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[7]} -x 972 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_1[1]} -x 998 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2]} -x 994 -y 75
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]} -x 932 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2]} -x 964 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91} -x 877 -y 99
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]} -x 931 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[12]} -x 1034 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9]} -x 1024 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[4]} -x 981 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_876_i} -x 1023 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7]} -x 1079 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2]} -x 984 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_i_m2[2]} -x 1004 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5]} -x 1008 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15]} -x 962 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[13]} -x 965 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[24]} -x 997 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 957 -y 96
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[6]} -x 973 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0} -x 868 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[9]} -x 997 -y 109
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]} -x 956 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]} -x 946 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[9]} -x 1017 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0} -x 990 -y 78
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt} -x 944 -y 81
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]} -x 881 -y 97
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 925 -y 99
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]} -x 905 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[10]} -x 1044 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2]} -x 1088 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9]} -x 1073 -y 85
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[13]} -x 1016 -y 96
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]} -x 958 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[1]} -x 1091 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[1]} -x 1007 -y 73
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]} -x 747 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[1]} -x 1001 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[14]} -x 1005 -y 96
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]} -x 755 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[6]} -x 1037 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13]} -x 1057 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[10]} -x 1019 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[10]} -x 1013 -y 90
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1]} -x 962 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19]} -x 1045 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[0]} -x 1033 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]} -x 932 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[8]} -x 1046 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2} -x 958 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8]} -x 979 -y 96
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]} -x 950 -y 90
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]} -x 945 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2} -x 988 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[12]} -x 979 -y 100
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]} -x 765 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[4]} -x 996 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[7]} -x 1018 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2]} -x 962 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[4]} -x 936 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO} -x 989 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[19]} -x 1076 -y 73
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]} -x 878 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[1]} -x 876 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2[1]} -x 999 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6]} -x 1005 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14]} -x 1059 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14]} -x 1029 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[2]} -x 996 -y 85
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]} -x 937 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[3]} -x 972 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23]} -x 1050 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11]} -x 931 -y 102
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[2]} -x 973 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[1]} -x 950 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[13]} -x 1014 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[15]} -x 1015 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2} -x 1073 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2]} -x 1001 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1]} -x 953 -y 78
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value} -x 943 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19]} -x 893 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2} -x 1026 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7]} -x 952 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[11]} -x 1016 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2]} -x 952 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14]} -x 1013 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10]} -x 925 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT} -x 965 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9]} -x 980 -y 105
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17} -x 960 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[2]} -x 1002 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]} -x 913 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[6]} -x 955 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1]} -x 1019 -y 88
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]} -x 927 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[11]} -x 1003 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13]} -x 959 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1]} -x 901 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4]} -x 997 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5]} -x 980 -y 99
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]} -x 814 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[26]} -x 957 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11]} -x 1007 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0]} -x 960 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[2]} -x 1002 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[13]} -x 1043 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4]} -x 996 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[6]} -x 1012 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12]} -x 1065 -y 79
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector7} -x 877 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5]} -x 1086 -y 85
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]} -x 942 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[12]} -x 963 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[7]} -x 1031 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[28]} -x 1085 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i} -x 969 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2]} -x 885 -y 90
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]} -x 925 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0} -x 1051 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3]} -x 951 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i} -x 972 -y 102
set_location -inst_name {Controler_0/Command_Decoder_0/counter[11]} -x 911 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[8]} -x 989 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[10]} -x 969 -y 103
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]} -x 924 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[37]} -x 949 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3} -x 867 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1]} -x 883 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_o2[15]} -x 1032 -y 90
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]} -x 953 -y 88
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]} -x 947 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]} -x 935 -y 85
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]} -x 929 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[6]} -x 1030 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2]} -x 988 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[8]} -x 1046 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8]} -x 994 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3]} -x 1012 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[24]} -x 1033 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[0]} -x 1011 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[4]} -x 1000 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[6]} -x 977 -y 103
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]} -x 910 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[2]} -x 961 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6]} -x 1072 -y 85
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]} -x 954 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[10]} -x 1029 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0_0} -x 946 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6} -x 1011 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/un11_write_signal_0_a2_0} -x 974 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5]} -x 1091 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5]} -x 950 -y 78
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[5]} -x 963 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl} -x 973 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1]} -x 977 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0]} -x 950 -y 105
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[2]} -x 918 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[6]} -x 948 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22]} -x 1051 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[13]} -x 1043 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1]} -x 987 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7]} -x 972 -y 105
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[6]} -x 975 -y 81
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector8} -x 879 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13]} -x 1043 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17} -x 1022 -y 72
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]} -x 792 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18]} -x 1046 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[0]} -x 1018 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21]} -x 882 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/un15_read_signal_0_a2} -x 992 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]} -x 949 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6]} -x 952 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[4]} -x 1008 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[27]} -x 1036 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4]} -x 911 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20]} -x 891 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8]} -x 1053 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6]} -x 1033 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12]} -x 1010 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[12]} -x 979 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[5]} -x 949 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[26]} -x 1035 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20]} -x 890 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[10]} -x 1012 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0]} -x 1090 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/counter[8]} -x 944 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[13]} -x 986 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[4]} -x 992 -y 109
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[14]} -x 1023 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[14]} -x 1047 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6]} -x 1037 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15]} -x 964 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9]} -x 1060 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[3]} -x 998 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6]} -x 909 -y 103
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[4]} -x 1034 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5]} -x 991 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2} -x 971 -y 78
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2} -x 805 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[15]} -x 1067 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]} -x 932 -y 90
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1} -x 932 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[1]} -x 955 -y 85
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]} -x 929 -y 85
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable} -x 897 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO} -x 981 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12]} -x 963 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/un4_write_signal_0_a2_3} -x 976 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[5]} -x 978 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5]} -x 907 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[10]} -x 1038 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[30]} -x 979 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[7]} -x 1018 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[1]} -x 1007 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[7]} -x 1000 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[13]} -x 1000 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[9]} -x 1048 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[4]} -x 1028 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9]} -x 1043 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17]} -x 1058 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[15]} -x 1037 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u} -x 1087 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2]} -x 960 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[0]} -x 1032 -y 81
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]} -x 808 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4]} -x 976 -y 108
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9]} -x 924 -y 103
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[17]} -x 1026 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[10]} -x 972 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_1_1} -x 976 -y 102
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]} -x 907 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0]} -x 887 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0]} -x 1018 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[0]} -x 938 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[16]} -x 1025 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3]} -x 1084 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0]} -x 906 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[12]} -x 999 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_5[15]} -x 1030 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[11]} -x 999 -y 109
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[15]} -x 1021 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2]} -x 863 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_2} -x 994 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[4]} -x 945 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i} -x 1029 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2]} -x 994 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO} -x 1088 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13]} -x 1056 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[4]} -x 1013 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]} -x 925 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7]} -x 953 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5]} -x 993 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_err} -x 960 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10]} -x 1035 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data} -x 983 -y 76
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 911 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5]} -x 1086 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO} -x 1084 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[5]} -x 1001 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[2]} -x 1001 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[6]} -x 1040 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4]} -x 949 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0} -x 880 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14]} -x 1031 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[0]} -x 938 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy} -x 881 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[7]} -x 1026 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9]} -x 1000 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10]} -x 1071 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2} -x 935 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[4]} -x 980 -y 87
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[4]} -x 988 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_RNO} -x 985 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[1]} -x 1002 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8]} -x 1022 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[12]} -x 1024 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[11]} -x 1012 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15]} -x 888 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[11]} -x 1068 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0} -x 1071 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7]} -x 996 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1} -x 978 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18]} -x 1046 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_2} -x 986 -y 81
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]} -x 883 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[23]} -x 1032 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i} -x 958 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[10]} -x 954 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0]} -x 1036 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i} -x 1004 -y 108
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_6dflt} -x 948 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/counter[7]} -x 907 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0]} -x 860 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_status_err} -x 950 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[6]} -x 1036 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_RNO} -x 1016 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5} -x 976 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[9]} -x 983 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9]} -x 1006 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[14]} -x 960 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10]} -x 1025 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[7]} -x 958 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[4]} -x 1004 -y 72
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]} -x 939 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[29]} -x 925 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13]} -x 976 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[12]} -x 971 -y 106
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2]} -x 1089 -y 85
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22]} -x 981 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_i_0} -x 989 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_19} -x 984 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11]} -x 1064 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1} -x 987 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4]} -x 1001 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[2]} -x 981 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0} -x 1058 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9]} -x 1074 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[0]} -x 993 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8]} -x 1078 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2]} -x 1009 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]} -x 936 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8]} -x 948 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14]} -x 1031 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[6]} -x 1034 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[3]} -x 1029 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13]} -x 930 -y 102
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]} -x 794 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[3]} -x 981 -y 103
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_1[7]} -x 1024 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[2]} -x 952 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]} -x 935 -y 97
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]} -x 885 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]} -x 746 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[0]} -x 973 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2]} -x 1065 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[9]} -x 1035 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[12]} -x 1000 -y 109
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[30]} -x 1087 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[13]} -x 1022 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[9]} -x 1018 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk} -x 1087 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[5]} -x 937 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13]} -x 1039 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12]} -x 962 -y 81
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 926 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[2]} -x 1011 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[2]} -x 996 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs} -x 1040 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]} -x 904 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3]} -x 989 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11]} -x 1061 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[3]} -x 1012 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[15]} -x 1072 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[4]} -x 1019 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2[4]} -x 1003 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7]} -x 974 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8]} -x 986 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15]} -x 1067 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[1]} -x 1053 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3]} -x 987 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[7]} -x 1016 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[11]} -x 1016 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[8]} -x 978 -y 106
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable} -x 892 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]} -x 936 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[12]} -x 1055 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3} -x 886 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9]} -x 994 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[15]} -x 1008 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/un10_write_signal_0_a2} -x 963 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11]} -x 949 -y 102
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]} -x 941 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0]} -x 948 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[13]} -x 1011 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[9]} -x 1008 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[0]} -x 880 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]} -x 938 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/sclk_4} -x 961 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[12]} -x 963 -y 106
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[28]} -x 926 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[14]} -x 987 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa} -x 951 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13} -x 952 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11]} -x 1026 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[0]} -x 990 -y 87
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 924 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[0]} -x 997 -y 87
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6]} -x 752 -y 78
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1]} -x 891 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[0]} -x 970 -y 106
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]} -x 933 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1]} -x 983 -y 108
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]} -x 938 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0]} -x 877 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[14]} -x 969 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12]} -x 1006 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1]} -x 878 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i} -x 951 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12]} -x 1062 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[3]} -x 1023 -y 73
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 939 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[11]} -x 1005 -y 76
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb_RNO} -x 972 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3]} -x 982 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13]} -x 1035 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/counter[29]} -x 929 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[8]} -x 1027 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs} -x 998 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]} -x 940 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38} -x 947 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10]} -x 956 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[22]} -x 995 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[13]} -x 1014 -y 76
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[6]} -x 1021 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0]} -x 961 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9]} -x 1064 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24} -x 1070 -y 75
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 909 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[2]} -x 1002 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5]} -x 957 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23]} -x 884 -y 90
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]} -x 944 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2} -x 879 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[5]} -x 1051 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[29]} -x 1002 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12]} -x 1003 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[9]} -x 1027 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0} -x 953 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[15]} -x 1052 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_RNO} -x 1081 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15]} -x 1017 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[7]} -x 999 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2} -x 993 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3]} -x 1025 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1]} -x 956 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_INT} -x 973 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2]} -x 1005 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[2]} -x 1011 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[11]} -x 1040 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N} -x 969 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4} -x 982 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[12]} -x 1009 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[14]} -x 988 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[0]} -x 980 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8]} -x 1066 -y 76
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_5} -x 946 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[5]} -x 996 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4]} -x 997 -y 73
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 986 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_5[7]} -x 979 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[1]} -x 939 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[0]} -x 1063 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[14]} -x 1005 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[8]} -x 1015 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[4]} -x 945 -y 85
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[8]} -x 957 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[12]} -x 1027 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[4]} -x 949 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 985 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[15]} -x 971 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16]} -x 1057 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[14]} -x 1008 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12]} -x 967 -y 105
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]} -x 995 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[20]} -x 993 -y 70
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty} -x 812 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9]} -x 1017 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]} -x 929 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/counter[5]} -x 941 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11]} -x 1077 -y 85
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[12]} -x 1023 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[9]} -x 1024 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[18]} -x 1075 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4]} -x 908 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6} -x 1012 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/counter[13]} -x 913 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[12]} -x 1041 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5]} -x 1045 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[1]} -x 1005 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2[4]} -x 954 -y 84
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i} -x 965 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19]} -x 1049 -y 85
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[9]} -x 938 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0} -x 866 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO} -x 943 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/un9_write_signal_0_a2} -x 966 -y 96
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]} -x 738 -y 87
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]} -x 810 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs} -x 1002 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[12]} -x 1051 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/ss_n} -x 1018 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[1]} -x 1001 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[15]} -x 1067 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3]} -x 1020 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2} -x 1069 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[1]} -x 1019 -y 90
set_location -inst_name {Controler_0/Command_Decoder_0/counter[27]} -x 927 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]} -x 935 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0} -x 1080 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]} -x 924 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[10]} -x 1020 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[7]} -x 949 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[3]} -x 983 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22]} -x 879 -y 91
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2} -x 899 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10]} -x 925 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14]} -x 1003 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[2]} -x 1011 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[0]} -x 986 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[12]} -x 1045 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_4} -x 937 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11]} -x 1014 -y 79
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]} -x 754 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[1]} -x 983 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8]} -x 949 -y 99
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]} -x 935 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data} -x 1013 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11]} -x 959 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0]} -x 989 -y 102
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9]} -x 951 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[27]} -x 931 -y 85
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]} -x 887 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4]} -x 1082 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[2]} -x 959 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]} -x 960 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/counter[12]} -x 912 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[1]} -x 1006 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/counter[0]} -x 938 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0]} -x 1034 -y 76
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]} -x 959 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[8]} -x 996 -y 109
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10]} -x 928 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4]} -x 979 -y 108
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[5]} -x 1053 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_i_o2[0]} -x 974 -y 84
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]} -x 922 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 900 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[4]} -x 1028 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[2]} -x 977 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5]} -x 1002 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0]} -x 880 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0} -x 1086 -y 81
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11]} -x 965 -y 102
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_0_0} -x 940 -y 87
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2} -x 944 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[2]} -x 1017 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[13]} -x 1033 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2} -x 865 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[5]} -x 974 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6]} -x 950 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs} -x 1046 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[8]} -x 1049 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[2]} -x 940 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/counter[16]} -x 916 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u} -x 881 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[3]} -x 1023 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[8]} -x 942 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9]} -x 1009 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[5]} -x 981 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0} -x 1021 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13]} -x 1015 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[3]} -x 951 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17]} -x 1058 -y 84
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2]} -x 777 -y 78
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7]} -x 758 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15]} -x 1018 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 907 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18]} -x 894 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]} -x 802 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1]} -x 987 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[1]} -x 1010 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3]} -x 1006 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[10]} -x 1011 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12]} -x 933 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9]} -x 1014 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[7]} -x 973 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1} -x 993 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[11]} -x 1019 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[5]} -x 1042 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3]} -x 971 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/sclk} -x 961 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2]} -x 958 -y 84
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[6]} -x 1015 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10]} -x 1070 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13]} -x 1018 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/counter[14]} -x 914 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18} -x 1069 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14]} -x 926 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1]} -x 876 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2} -x 975 -y 75
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]} -x 735 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_1[4]} -x 1029 -y 87
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]} -x 759 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[4]} -x 972 -y 78
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25} -x 934 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0]} -x 948 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 988 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18]} -x 894 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNITP2K} -x 975 -y 87
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]} -x 925 -y 96
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[2]} -x 981 -y 79
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[9]} -x 1066 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[5]} -x 1036 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[3]} -x 1067 -y 69
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1} -x 895 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[14]} -x 1001 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]} -x 955 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[22]} -x 1031 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3]} -x 985 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[15]} -x 1014 -y 103
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]} -x 943 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]} -x 957 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[12]} -x 996 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[9]} -x 1048 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9]} -x 924 -y 102
set_location -inst_name {Controler_0/ADI_SPI_0/sclk} -x 978 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3]} -x 1077 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[11]} -x 1004 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[14]} -x 1025 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]} -x 928 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0} -x 1068 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[7]} -x 1037 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[5]} -x 974 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[10]} -x 1020 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5]} -x 1048 -y 81
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO} -x 946 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2]} -x 903 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0]} -x 1080 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20]} -x 1055 -y 85
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]} -x 932 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0]} -x 860 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6]} -x 1075 -y 85
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[7]} -x 1014 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/counter[2]} -x 938 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable} -x 1064 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23]} -x 884 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO} -x 878 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[8]} -x 956 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs} -x 1046 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[23]} -x 972 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[4]} -x 954 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_0dflt} -x 949 -y 84
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31]} -x 761 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1]} -x 862 -y 99
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]} -x 761 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[3]} -x 1022 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[11]} -x 968 -y 103
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[12]} -x 1021 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19]} -x 899 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[15]} -x 1063 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9]} -x 1064 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10]} -x 967 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15]} -x 1001 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[5]} -x 978 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8]} -x 982 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0} -x 1066 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22]} -x 879 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14]} -x 1064 -y 85
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3} -x 1089 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs} -x 1052 -y 75
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[3]} -x 964 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_ADC_Reset_N} -x 952 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[11]} -x 1004 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]} -x 930 -y 84
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2]} -x 1074 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[26]} -x 975 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[15]} -x 1014 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12]} -x 1027 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[0]} -x 1020 -y 88
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]} -x 948 -y 96
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 902 -y 91
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32]} -x 745 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[22]} -x 1079 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10]} -x 1021 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12]} -x 996 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11]} -x 1013 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3]} -x 1009 -y 88
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7]} -x 949 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[13]} -x 962 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15]} -x 970 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[6]} -x 1038 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3]} -x 902 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1]} -x 1004 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]} -x 950 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[4]} -x 1002 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11]} -x 1026 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10]} -x 1016 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]} -x 936 -y 96
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1} -x 896 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[1]} -x 1070 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8]} -x 978 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[8]} -x 1031 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0]} -x 1003 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_1_0} -x 993 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_9_i_0} -x 974 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[3]} -x 1006 -y 84
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]} -x 941 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0} -x 964 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5]} -x 1033 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7dflt} -x 952 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[2]} -x 1004 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[1]} -x 1033 -y 90
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIEPF8[4]} -x 974 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[1]} -x 978 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5]} -x 907 -y 103
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]} -x 955 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10]} -x 1038 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[1]} -x 983 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[25]} -x 1034 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[26]} -x 1083 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17]} -x 897 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11]} -x 948 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[16]} -x 965 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[7]} -x 1018 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0]} -x 986 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/counter[15]} -x 915 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12]} -x 1062 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[10]} -x 1055 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[11]} -x 1023 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 905 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[22]} -x 971 -y 73
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 987 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[12]} -x 1050 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[13]} -x 1038 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3} -x 1083 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[5]} -x 950 -y 79
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_u} -x 894 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[0]} -x 981 -y 88
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6]} -x 1042 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/un11_write_signal_0_a2} -x 968 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb} -x 972 -y 88
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i} -x 979 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2} -x 1068 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[7]} -x 1032 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNO[4]} -x 919 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[12]} -x 985 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[0]} -x 988 -y 109
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_1[5]} -x 1022 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[0]} -x 1040 -y 76
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1} -x 943 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[3]} -x 956 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER} -x 985 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0} -x 912 -y 95
set_location -inst_name {Controler_0/REGISTERS_0/memory_memory_0_0} -x 984 -y 68
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1} -x 948 -y 95
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0} -x 1020 -y 95
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1} -x 984 -y 95
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0} -x 987 -y 105
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD} -x 900 -y 90
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1314} -x 900 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]} -x 1014 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]} -x 948 -y 72
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71} -x 912 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_1319} -x 936 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy} -x 933 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]} -x 1056 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318} -x 1068 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317} -x 852 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_s_1_1320} -x 1056 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315} -x 985 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0} -x 987 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]} -x 1008 -y 69
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]} -x 984 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]} -x 972 -y 69
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]} -x 912 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316} -x 987 -y 108
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 912 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]} -x 1002 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0} -x 972 -y 71
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1} -x 984 -y 71
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2} -x 996 -y 71
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0} -x 948 -y 74
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1} -x 960 -y 74
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2} -x 972 -y 74
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_1319_CC_0} -x 936 -y 80
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0} -x 1056 -y 74
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1} -x 1068 -y 74
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2} -x 1080 -y 74
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0} -x 1008 -y 71
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1} -x 1020 -y 71
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2} -x 1032 -y 71
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_s_1_1320_CC_0} -x 1056 -y 71
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1314_CC_0} -x 900 -y 80
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1314_CC_1} -x 912 -y 80
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1314_CC_2} -x 924 -y 80
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0} -x 900 -y 92
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0} -x 912 -y 92
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 912 -y 98
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0} -x 912 -y 101
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0} -x 933 -y 101
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0} -x 984 -y 92
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0} -x 1014 -y 83
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1} -x 1020 -y 83
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0} -x 1002 -y 80
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1} -x 1008 -y 80
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_0} -x 985 -y 98
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_1} -x 996 -y 98
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_0} -x 987 -y 110
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_1} -x 996 -y 110
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0} -x 987 -y 101
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1} -x 996 -y 101
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0} -x 987 -y 107
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1} -x 996 -y 107
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318_CC_0} -x 1068 -y 80
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317_CC_0} -x 852 -y 101
