{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625485195844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625485195844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 14:39:55 2021 " "Processing started: Mon Jul 05 14:39:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625485195844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485195844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_32 -c mips_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_32 -c mips_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485195844 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1625485197234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips_32.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mips_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mips_32 " "Found entity 1: tb_mips_32" {  } { { "tb_mips_32.v" "" { Text "D:/QuartusProject/mips_32/tb_mips_32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485230895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485230895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_ram " "Found entity 1: reg_file_ram" {  } { { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_32/reg_file_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485230911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485230911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_32 " "Found entity 1: mips_32" {  } { { "mips_32.v" "" { Text "D:/QuartusProject/mips_32/mips_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485230911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485230911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctructions.v 1 1 " "Found 1 design units, including 1 entities, in source file inctructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 inctructions " "Found entity 1: inctructions" {  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_32/inctructions.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485230911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485230911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.v(329) " "Verilog HDL information at cpu.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625485230911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485230926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485230926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_ram1 " "Found entity 1: port_ram1" {  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_32/port_ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485230926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485230926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "data.v" "" { Text "D:/QuartusProject/mips_32/data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485230926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485230926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_32 " "Elaborating entity \"mips_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625485231145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inctructions inctructions:im " "Elaborating entity \"inctructions\" for hierarchy \"inctructions:im\"" {  } { { "mips_32.v" "im" { Text "D:/QuartusProject/mips_32/mips_32.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485231239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inctructions:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inctructions:im\|altsyncram:altsyncram_component\"" {  } { { "inctructions.v" "altsyncram_component" { Text "D:/QuartusProject/mips_32/inctructions.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485231411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inctructions:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inctructions:im\|altsyncram:altsyncram_component\"" {  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_32/inctructions.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485231442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inctructions:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"inctructions:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions.mif " "Parameter \"init_file\" = \"instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485231442 ""}  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_32/inctructions.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625485231442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mv1 " "Found entity 1: altsyncram_2mv1" {  } { { "db/altsyncram_2mv1.tdf" "" { Text "D:/QuartusProject/mips_32/db/altsyncram_2mv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485231645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2mv1 inctructions:im\|altsyncram:altsyncram_component\|altsyncram_2mv1:auto_generated " "Elaborating entity \"altsyncram_2mv1\" for hierarchy \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_2mv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485231645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "mips_32.v" "cpu" { Text "D:/QuartusProject/mips_32/mips_32.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485231739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(97) " "Verilog HDL assignment warning at cpu.v(97): truncated value with size 32 to match size of target (8)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625485231739 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(98) " "Verilog HDL assignment warning at cpu.v(98): truncated value with size 32 to match size of target (8)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625485231739 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(99) " "Verilog HDL assignment warning at cpu.v(99): truncated value with size 32 to match size of target (8)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625485231739 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(100) " "Verilog HDL assignment warning at cpu.v(100): truncated value with size 32 to match size of target (8)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625485231739 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(101) " "Verilog HDL assignment warning at cpu.v(101): truncated value with size 32 to match size of target (8)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625485231739 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 cpu.v(242) " "Verilog HDL assignment warning at cpu.v(242): truncated value with size 9 to match size of target (8)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625485231739 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_word cpu.v(129) " "Verilog HDL Always Construct warning at cpu.v(129): inferring latch(es) for variable \"alu_word\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625485231755 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(287) " "Verilog HDL Case Statement warning at cpu.v(287): incomplete case statement has no default case item" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 287 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1625485231755 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(303) " "Verilog HDL Case Statement warning at cpu.v(303): incomplete case statement has no default case item" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 303 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1625485231755 "|mips_32|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_result cpu.v(286) " "Verilog HDL Always Construct warning at cpu.v(286): inferring latch(es) for variable \"alu_result\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 286 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625485231770 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[0\] cpu.v(309) " "Inferred latch for \"alu_result\[0\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[1\] cpu.v(309) " "Inferred latch for \"alu_result\[1\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[2\] cpu.v(309) " "Inferred latch for \"alu_result\[2\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[3\] cpu.v(309) " "Inferred latch for \"alu_result\[3\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[4\] cpu.v(309) " "Inferred latch for \"alu_result\[4\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[5\] cpu.v(309) " "Inferred latch for \"alu_result\[5\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[6\] cpu.v(309) " "Inferred latch for \"alu_result\[6\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[7\] cpu.v(309) " "Inferred latch for \"alu_result\[7\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[8\] cpu.v(309) " "Inferred latch for \"alu_result\[8\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[9\] cpu.v(309) " "Inferred latch for \"alu_result\[9\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231833 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[10\] cpu.v(309) " "Inferred latch for \"alu_result\[10\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[11\] cpu.v(309) " "Inferred latch for \"alu_result\[11\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[12\] cpu.v(309) " "Inferred latch for \"alu_result\[12\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[13\] cpu.v(309) " "Inferred latch for \"alu_result\[13\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[14\] cpu.v(309) " "Inferred latch for \"alu_result\[14\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[15\] cpu.v(309) " "Inferred latch for \"alu_result\[15\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[16\] cpu.v(309) " "Inferred latch for \"alu_result\[16\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[17\] cpu.v(309) " "Inferred latch for \"alu_result\[17\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[18\] cpu.v(309) " "Inferred latch for \"alu_result\[18\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[19\] cpu.v(309) " "Inferred latch for \"alu_result\[19\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[20\] cpu.v(309) " "Inferred latch for \"alu_result\[20\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[21\] cpu.v(309) " "Inferred latch for \"alu_result\[21\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[22\] cpu.v(309) " "Inferred latch for \"alu_result\[22\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[23\] cpu.v(309) " "Inferred latch for \"alu_result\[23\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[24\] cpu.v(309) " "Inferred latch for \"alu_result\[24\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[25\] cpu.v(309) " "Inferred latch for \"alu_result\[25\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[26\] cpu.v(309) " "Inferred latch for \"alu_result\[26\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[27\] cpu.v(309) " "Inferred latch for \"alu_result\[27\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[28\] cpu.v(309) " "Inferred latch for \"alu_result\[28\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[29\] cpu.v(309) " "Inferred latch for \"alu_result\[29\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[30\] cpu.v(309) " "Inferred latch for \"alu_result\[30\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[31\] cpu.v(309) " "Inferred latch for \"alu_result\[31\]\" at cpu.v(309)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[0\] cpu.v(157) " "Inferred latch for \"alu_word\[0\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[1\] cpu.v(157) " "Inferred latch for \"alu_word\[1\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[2\] cpu.v(157) " "Inferred latch for \"alu_word\[2\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[3\] cpu.v(157) " "Inferred latch for \"alu_word\[3\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[4\] cpu.v(157) " "Inferred latch for \"alu_word\[4\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[5\] cpu.v(157) " "Inferred latch for \"alu_word\[5\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[6\] cpu.v(157) " "Inferred latch for \"alu_word\[6\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[7\] cpu.v(157) " "Inferred latch for \"alu_word\[7\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[8\] cpu.v(157) " "Inferred latch for \"alu_word\[8\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[9\] cpu.v(157) " "Inferred latch for \"alu_word\[9\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[10\] cpu.v(157) " "Inferred latch for \"alu_word\[10\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[11\] cpu.v(157) " "Inferred latch for \"alu_word\[11\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[12\] cpu.v(157) " "Inferred latch for \"alu_word\[12\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[13\] cpu.v(157) " "Inferred latch for \"alu_word\[13\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[14\] cpu.v(157) " "Inferred latch for \"alu_word\[14\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[15\] cpu.v(157) " "Inferred latch for \"alu_word\[15\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[16\] cpu.v(157) " "Inferred latch for \"alu_word\[16\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[17\] cpu.v(157) " "Inferred latch for \"alu_word\[17\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[18\] cpu.v(157) " "Inferred latch for \"alu_word\[18\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[19\] cpu.v(157) " "Inferred latch for \"alu_word\[19\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[20\] cpu.v(157) " "Inferred latch for \"alu_word\[20\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[21\] cpu.v(157) " "Inferred latch for \"alu_word\[21\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[22\] cpu.v(157) " "Inferred latch for \"alu_word\[22\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[23\] cpu.v(157) " "Inferred latch for \"alu_word\[23\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[24\] cpu.v(157) " "Inferred latch for \"alu_word\[24\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[25\] cpu.v(157) " "Inferred latch for \"alu_word\[25\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[26\] cpu.v(157) " "Inferred latch for \"alu_word\[26\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[27\] cpu.v(157) " "Inferred latch for \"alu_word\[27\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[28\] cpu.v(157) " "Inferred latch for \"alu_word\[28\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231848 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[29\] cpu.v(157) " "Inferred latch for \"alu_word\[29\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231864 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[30\] cpu.v(157) " "Inferred latch for \"alu_word\[30\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231864 "|mips_32|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_word\[31\] cpu.v(157) " "Inferred latch for \"alu_word\[31\]\" at cpu.v(157)" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485231864 "|mips_32|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_ram cpu:cpu\|reg_file_ram:rfr " "Elaborating entity \"reg_file_ram\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\"" {  } { { "cpu.v" "rfr" { Text "D:/QuartusProject/mips_32/cpu.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_ram1 cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1 " "Elaborating entity \"port_ram1\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\"" {  } { { "reg_file_ram.v" "r1" { Text "D:/QuartusProject/mips_32/reg_file_ram.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\"" {  } { { "port_ram1.v" "altsyncram_component" { Text "D:/QuartusProject/mips_32/port_ram1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\"" {  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_32/port_ram1.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file reg_file_ram_32.hex " "Parameter \"init_file\" = \"reg_file_ram_32.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232185 ""}  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_32/port_ram1.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625485232185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2e02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2e02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2e02 " "Found entity 1: altsyncram_2e02" {  } { { "db/altsyncram_2e02.tdf" "" { Text "D:/QuartusProject/mips_32/db/altsyncram_2e02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485232373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485232373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2e02 cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_2e02:auto_generated " "Elaborating entity \"altsyncram_2e02\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_2e02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data data:dm " "Elaborating entity \"data\" for hierarchy \"data:dm\"" {  } { { "mips_32.v" "dm" { Text "D:/QuartusProject/mips_32/mips_32.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data:dm\|altsyncram:altsyncram_component\"" {  } { { "data.v" "altsyncram_component" { Text "D:/QuartusProject/mips_32/data.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data:dm\|altsyncram:altsyncram_component\"" {  } { { "data.v" "" { Text "D:/QuartusProject/mips_32/data.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"data:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_32.mif " "Parameter \"init_file\" = \"data_32.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485232732 ""}  } { { "data.v" "" { Text "D:/QuartusProject/mips_32/data.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625485232732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnv1 " "Found entity 1: altsyncram_bnv1" {  } { { "db/altsyncram_bnv1.tdf" "" { Text "D:/QuartusProject/mips_32/db/altsyncram_bnv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485232904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485232904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnv1 data:dm\|altsyncram:altsyncram_component\|altsyncram_bnv1:auto_generated " "Elaborating entity \"altsyncram_bnv1\" for hierarchy \"data:dm\|altsyncram:altsyncram_component\|altsyncram_bnv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485232904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g824 " "Found entity 1: altsyncram_g824" {  } { { "db/altsyncram_g824.tdf" "" { Text "D:/QuartusProject/mips_32/db/altsyncram_g824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485241541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485241541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/QuartusProject/mips_32/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485242385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485242385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/QuartusProject/mips_32/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485242620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485242620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ii " "Found entity 1: cntr_9ii" {  } { { "db/cntr_9ii.tdf" "" { Text "D:/QuartusProject/mips_32/db/cntr_9ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485243026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485243026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/QuartusProject/mips_32/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485243182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485243182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/QuartusProject/mips_32/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485243432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485243432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/QuartusProject/mips_32/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485243745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485243745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/QuartusProject/mips_32/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485243916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485243916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/QuartusProject/mips_32/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485244151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485244151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/QuartusProject/mips_32/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485244307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485244307 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485246317 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625485246873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.05.14:41:01 Progress: Loading sld2d1f6d31/alt_sld_fab_wrapper_hw.tcl " "2021.07.05.14:41:01 Progress: Loading sld2d1f6d31/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485261251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485270685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485271497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485279777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485280152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485280543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485280996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485281012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485281027 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625485281933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1f6d31/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2d1f6d31/alt_sld_fab.v" "" { Text "D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485282715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485282715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485283012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485283012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485283058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485283058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485283262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485283262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485283558 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485283558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485283558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485283824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485283824 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:cpu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:cpu\|Mult0\"" {  } { { "cpu.v" "Mult0" { Text "D:/QuartusProject/mips_32/cpu.v" 311 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625485291242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:cpu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:cpu\|Div0\"" {  } { { "cpu.v" "Div0" { Text "D:/QuartusProject/mips_32/cpu.v" 313 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625485291242 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625485291242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:cpu\|lpm_mult:Mult0\"" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 311 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485291675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:cpu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485291691 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 311 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625485291691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/QuartusProject/mips_32/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485291878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485291878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cpu:cpu\|lpm_divide:Div0\"" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 313 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485292334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|lpm_divide:Div0 " "Instantiated megafunction \"cpu:cpu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485292334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485292334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485292334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625485292334 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 313 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625485292334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/QuartusProject/mips_32/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485292537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485292537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/QuartusProject/mips_32/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485292584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485292584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/QuartusProject/mips_32/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485292865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485292865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/QuartusProject/mips_32/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485293615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485293615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/QuartusProject/mips_32/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625485293772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485293772 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cpu:cpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/QuartusProject/mips_32/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 311 -1 0 } } { "mips_32.v" "" { Text "D:/QuartusProject/mips_32/mips_32.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625485294287 "|mips_32|cpu:cpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cpu:cpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/QuartusProject/mips_32/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 311 -1 0 } } { "mips_32.v" "" { Text "D:/QuartusProject/mips_32/mips_32.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625485294287 "|mips_32|cpu:cpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1625485294287 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1625485294287 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1625485295834 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1625485295834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[0\] " "Latch cpu:cpu\|alu_result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[1\] " "Latch cpu:cpu\|alu_result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[2\] " "Latch cpu:cpu\|alu_result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[28\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[3\] " "Latch cpu:cpu\|alu_result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[28\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[4\] " "Latch cpu:cpu\|alu_result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[5\] " "Latch cpu:cpu\|alu_result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[6\] " "Latch cpu:cpu\|alu_result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[7\] " "Latch cpu:cpu\|alu_result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[8\] " "Latch cpu:cpu\|alu_result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[9\] " "Latch cpu:cpu\|alu_result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[10\] " "Latch cpu:cpu\|alu_result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[11\] " "Latch cpu:cpu\|alu_result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[12\] " "Latch cpu:cpu\|alu_result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[13\] " "Latch cpu:cpu\|alu_result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[14\] " "Latch cpu:cpu\|alu_result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[15\] " "Latch cpu:cpu\|alu_result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[16\] " "Latch cpu:cpu\|alu_result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[17\] " "Latch cpu:cpu\|alu_result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295865 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[18\] " "Latch cpu:cpu\|alu_result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[19\] " "Latch cpu:cpu\|alu_result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[20\] " "Latch cpu:cpu\|alu_result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[21\] " "Latch cpu:cpu\|alu_result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[22\] " "Latch cpu:cpu\|alu_result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[23\] " "Latch cpu:cpu\|alu_result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[24\] " "Latch cpu:cpu\|alu_result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[25\] " "Latch cpu:cpu\|alu_result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[26\] " "Latch cpu:cpu\|alu_result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[27\] " "Latch cpu:cpu\|alu_result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[28\] " "Latch cpu:cpu\|alu_result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[28\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[29\] " "Latch cpu:cpu\|alu_result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[28\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[30\] " "Latch cpu:cpu\|alu_result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_result\[31\] " "Latch cpu:cpu\|alu_result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|r_opcode_E\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625485295881 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625485295881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485302600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/mips_32/output_files/mips_32.map.smsg " "Generated suppressed messages file D:/QuartusProject/mips_32/output_files/mips_32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485312479 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 491 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 491 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1625485316699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625485317137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625485317137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6520 " "Implemented 6520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625485319403 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625485319403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6119 " "Implemented 6119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625485319403 ""} { "Info" "ICUT_CUT_TM_RAMS" "357 " "Implemented 357 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625485319403 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1625485319403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625485319403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625485319574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 14:41:59 2021 " "Processing ended: Mon Jul 05 14:41:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625485319574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625485319574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:30 " "Total CPU time (on all processors): 00:03:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625485319574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625485319574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1625485322668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625485322668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 14:42:01 2021 " "Processing started: Mon Jul 05 14:42:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625485322668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625485322668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips_32 -c mips_32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips_32 -c mips_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625485322668 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1625485322949 ""}
{ "Info" "0" "" "Project  = mips_32" {  } {  } 0 0 "Project  = mips_32" 0 0 "Fitter" 0 0 1625485322949 ""}
{ "Info" "0" "" "Revision = mips_32" {  } {  } 0 0 "Revision = mips_32" 0 0 "Fitter" 0 0 1625485322949 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1625485323449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips_32 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"mips_32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625485323653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625485323809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625485323809 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_2mv1:auto_generated\|ram_block1a0 " "Atom \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_2mv1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1625485323934 "|mips_32|inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1625485323934 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625485324403 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625485324418 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625485325184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625485325184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625485325184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1625485325184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 18594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625485325246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 18596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625485325246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 18598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625485325246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 18600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625485325246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 18602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625485325246 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1625485325246 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625485325262 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1625485325746 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1625485327262 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1625485329684 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625485329715 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625485329715 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625485329715 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1625485329715 ""}
{ "Info" "ISTA_SDC_FOUND" "mips_32.sdc " "Reading SDC File: 'mips_32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1625485329824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1625485329824 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpu\|r_opcode_E\[27\] " "Node: cpu:cpu\|r_opcode_E\[27\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:cpu\|alu_result\[8\] cpu:cpu\|r_opcode_E\[27\] " "Latch cpu:cpu\|alu_result\[8\] is being clocked by cpu:cpu\|r_opcode_E\[27\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625485329887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625485329887 "|mips_32|cpu:cpu|r_opcode_E[27]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpu\|r_opcode_E\[24\] " "Node: cpu:cpu\|r_opcode_E\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:cpu\|alu_word\[1\] cpu:cpu\|r_opcode_E\[24\] " "Latch cpu:cpu\|alu_word\[1\] is being clocked by cpu:cpu\|r_opcode_E\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625485329887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625485329887 "|mips_32|cpu:cpu|r_opcode_E[24]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1625485330074 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1625485330121 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625485330121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625485330121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625485330121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          clk " "  40.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625485330121 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1625485330121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|r_opcode_E\[24\] " "Destination node cpu:cpu\|r_opcode_E\[24\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|r_opcode_E\[27\] " "Destination node cpu:cpu\|r_opcode_E\[27\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|r_opcode_E\[28\] " "Destination node cpu:cpu\|r_opcode_E\[28\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|r_opcode_E\[29\] " "Destination node cpu:cpu\|r_opcode_E\[29\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|r_opcode_E\[30\] " "Destination node cpu:cpu\|r_opcode_E\[30\]" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625485332681 ""}  } { { "mips_32.v" "" { Text "D:/QuartusProject/mips_32/mips_32.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 18585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625485332681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625485332681 ""}  } { { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 7875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625485332681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|alu_result\[10\]~26  " "Automatically promoted node cpu:cpu\|alu_result\[10\]~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625485332681 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 309 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 5101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625485332681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|r_opcode_E\[24\]  " "Automatically promoted node cpu:cpu\|r_opcode_E\[24\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|Equal16~1 " "Destination node cpu:cpu\|Equal16~1" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 327 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 2951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625485332681 ""}  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_32/cpu.v" 355 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625485332681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 13629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 13649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 8631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625485332681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625485332681 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_32/" { { 0 { 0 ""} 0 10940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625485332681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625485335514 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625485335569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625485335571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625485335631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625485335730 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625485335825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625485337081 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 Embedded multiplier block " "Packed 100 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1625485337131 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "100 " "Created 100 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1625485337131 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625485337131 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1625485337356 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1625485337356 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1625485337356 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625485337358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625485337358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625485337358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625485337358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625485337358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625485337358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625485337358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625485337358 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1625485337358 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1625485337358 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625485338745 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1625485338787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625485342111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625485348351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625485348601 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625485356207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625485356207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625485359893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/QuartusProject/mips_32/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1625485373441 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625485373441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1625485376200 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1625485376200 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625485376200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625485376200 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.65 " "Total time spent on timing analysis during the Fitter is 10.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1625485377168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625485377387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625485379465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625485379465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625485382418 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625485386309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/mips_32/output_files/mips_32.fit.smsg " "Generated suppressed messages file D:/QuartusProject/mips_32/output_files/mips_32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1625485389758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5567 " "Peak virtual memory: 5567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625485394954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 14:43:14 2021 " "Processing ended: Mon Jul 05 14:43:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625485394954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625485394954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625485394954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625485394954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1625485397479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625485397480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 14:43:17 2021 " "Processing started: Mon Jul 05 14:43:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625485397480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1625485397480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips_32 -c mips_32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips_32 -c mips_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1625485397480 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1625485402098 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1625485402155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625485402822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 14:43:22 2021 " "Processing ended: Mon Jul 05 14:43:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625485402822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625485402822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625485402822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1625485402822 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1625485403782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1625485405783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625485405784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 14:43:24 2021 " "Processing started: Mon Jul 05 14:43:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625485405784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1625485405784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips_32 -c mips_32 " "Command: quartus_sta mips_32 -c mips_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1625485405785 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1625485406072 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1625485407090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485407242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485407242 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1625485408284 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625485408773 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625485408773 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625485408773 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1625485408773 ""}
{ "Info" "ISTA_SDC_FOUND" "mips_32.sdc " "Reading SDC File: 'mips_32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1625485408884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1625485408887 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpu\|r_opcode_E\[27\] " "Node: cpu:cpu\|r_opcode_E\[27\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:cpu\|alu_result\[28\] cpu:cpu\|r_opcode_E\[27\] " "Latch cpu:cpu\|alu_result\[28\] is being clocked by cpu:cpu\|r_opcode_E\[27\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625485408949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625485408949 "|mips_32|cpu:cpu|r_opcode_E[27]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpu\|r_opcode_E\[24\] " "Node: cpu:cpu\|r_opcode_E\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:cpu\|alu_word\[0\] cpu:cpu\|r_opcode_E\[24\] " "Latch cpu:cpu\|alu_word\[0\] is being clocked by cpu:cpu\|r_opcode_E\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625485408950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625485408950 "|mips_32|cpu:cpu|r_opcode_E[24]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625485409035 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1625485409042 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1625485409077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.092 " "Worst-case setup slack is 22.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.092               0.000 clk  " "   22.092               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.367               0.000 altera_reserved_tck  " "   42.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485409393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clk  " "    0.316               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485409452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.591 " "Worst-case recovery slack is 95.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.591               0.000 altera_reserved_tck  " "   95.591               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485409485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.681 " "Worst-case removal slack is 1.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681               0.000 altera_reserved_tck  " "    1.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485409508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.466 " "Worst-case minimum pulse width slack is 19.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.466               0.000 clk  " "   19.466               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485409533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485409533 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485410338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485410338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485410338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485410338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.058 ns " "Worst Case Available Settling Time: 340.058 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485410338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485410338 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625485410338 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625485410353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1625485410447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1625485413604 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpu\|r_opcode_E\[27\] " "Node: cpu:cpu\|r_opcode_E\[27\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:cpu\|alu_result\[28\] cpu:cpu\|r_opcode_E\[27\] " "Latch cpu:cpu\|alu_result\[28\] is being clocked by cpu:cpu\|r_opcode_E\[27\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625485414448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625485414448 "|mips_32|cpu:cpu|r_opcode_E[27]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpu\|r_opcode_E\[24\] " "Node: cpu:cpu\|r_opcode_E\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:cpu\|alu_word\[0\] cpu:cpu\|r_opcode_E\[24\] " "Latch cpu:cpu\|alu_word\[0\] is being clocked by cpu:cpu\|r_opcode_E\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625485414448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625485414448 "|mips_32|cpu:cpu|r_opcode_E[24]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625485414479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.850 " "Worst-case setup slack is 22.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.850               0.000 clk  " "   22.850               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.916               0.000 altera_reserved_tck  " "   42.916               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485414667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485414729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.933 " "Worst-case recovery slack is 95.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.933               0.000 altera_reserved_tck  " "   95.933               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485414761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.525 " "Worst-case removal slack is 1.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.525               0.000 altera_reserved_tck  " "    1.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485414776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.497 " "Worst-case minimum pulse width slack is 19.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.497               0.000 clk  " "   19.497               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.313               0.000 altera_reserved_tck  " "   49.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485414792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485414792 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485415573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485415573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485415573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485415573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.815 ns " "Worst Case Available Settling Time: 340.815 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485415573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485415573 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625485415573 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625485415589 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpu\|r_opcode_E\[27\] " "Node: cpu:cpu\|r_opcode_E\[27\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:cpu\|alu_result\[28\] cpu:cpu\|r_opcode_E\[27\] " "Latch cpu:cpu\|alu_result\[28\] is being clocked by cpu:cpu\|r_opcode_E\[27\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625485416339 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625485416339 "|mips_32|cpu:cpu|r_opcode_E[27]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:cpu\|r_opcode_E\[24\] " "Node: cpu:cpu\|r_opcode_E\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:cpu\|alu_word\[0\] cpu:cpu\|r_opcode_E\[24\] " "Latch cpu:cpu\|alu_word\[0\] is being clocked by cpu:cpu\|r_opcode_E\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625485416339 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625485416339 "|mips_32|cpu:cpu|r_opcode_E[24]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625485416354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 31.946 " "Worst-case setup slack is 31.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.946               0.000 clk  " "   31.946               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.761               0.000 altera_reserved_tck  " "   46.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485416433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 clk  " "    0.094               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485416511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.930 " "Worst-case recovery slack is 97.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.930               0.000 altera_reserved_tck  " "   97.930               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485416526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.708 " "Worst-case removal slack is 0.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 altera_reserved_tck  " "    0.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485416558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.371 " "Worst-case minimum pulse width slack is 19.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.371               0.000 clk  " "   19.371               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447               0.000 altera_reserved_tck  " "   49.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625485416589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625485416589 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485417420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485417420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485417420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485417420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.714 ns " "Worst Case Available Settling Time: 345.714 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485417420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625485417420 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625485417420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625485418578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625485418578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625485419000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 14:43:39 2021 " "Processing ended: Mon Jul 05 14:43:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625485419000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625485419000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625485419000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1625485419000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1625485421661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625485421661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 14:43:41 2021 " "Processing started: Mon Jul 05 14:43:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625485421661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625485421661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips_32 -c mips_32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips_32 -c mips_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625485421661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_32.vo D:/QuartusProject/mips_32/simulation/modelsim/ simulation " "Generated file mips_32.vo in folder \"D:/QuartusProject/mips_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625485428084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625485431505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 14:43:51 2021 " "Processing ended: Mon Jul 05 14:43:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625485431505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625485431505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625485431505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625485431505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus Prime Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625485432505 ""}
