<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/component/osc32kctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_02754a7d39a85d31b84a30b2c1ec4a8f.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">osc32kctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2osc32kctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_OSC32KCTRL_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_OSC32KCTRL_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga8bfa1e5c3671441ada647ab3b829a087">   53</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_U2246</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga4f74f492a5ffcfdf0f22aca1812e134c">   54</a></span>&#160;<span class="preprocessor">#define REV_OSC32KCTRL              0x100</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- OSC32KCTRL_INTENCLR : (OSC32KCTRL Offset: 0x00) (R/W 32) Interrupt Enable Clear -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a8afcb31d4b37229559de2f9a205d8224">   60</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a8afcb31d4b37229559de2f9a205d8224">XOSC32KRDY</a>:1;     </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">   61</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">OSC32KRDY</a>:1;      </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a3e57c2ef1c3ffb36722f000cc1156824">   62</a></span>&#160;    uint32_t :30;              </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  } bit;                       </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a6b91636401516a477989a336376d7b40">   64</a></span>&#160;  uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;} <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html">OSC32KCTRL_INTENCLR_Type</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga22544563390854dfa7f044a4b83abb54">   68</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_OFFSET  0x00         </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gad3aafd31e91ecf11f10d847aca17c178">   69</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_RESETVALUE 0x00000000ul </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gac526cada7174d6b98a29d5f0cf44ae97">   71</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_XOSC32KRDY_Pos 0            </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga9ff2e92e80971d5c85b058c13c3a72d8">   72</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_XOSC32KRDY (0x1ul &lt;&lt; OSC32KCTRL_INTENCLR_XOSC32KRDY_Pos)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga7f23810dd53346a10fd62fc0d98848bd">   73</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_OSC32KRDY_Pos 1            </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga1224304adff5f5479fa967365fa45eb5">   74</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_OSC32KRDY (0x1ul &lt;&lt; OSC32KCTRL_INTENCLR_OSC32KRDY_Pos)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga753f913b2693500c8b4c878c5ed1e60a">   75</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_MASK    0x00000003ul </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- OSC32KCTRL_INTENSET : (OSC32KCTRL Offset: 0x04) (R/W 32) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a8afcb31d4b37229559de2f9a205d8224">   81</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a8afcb31d4b37229559de2f9a205d8224">XOSC32KRDY</a>:1;     </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">   82</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">OSC32KRDY</a>:1;      </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">   83</a></span>&#160;    uint32_t :30;              </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  } bit;                       </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a6b91636401516a477989a336376d7b40">   85</a></span>&#160;  uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;} <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html">OSC32KCTRL_INTENSET_Type</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gacd0c571999e2292d247edb6c3226bc6a">   89</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_OFFSET  0x04         </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga50b1ca7855eb0e99ad3619bb83f08d14">   90</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_RESETVALUE 0x00000000ul </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaf952ca2a3c0659258f67df4af0455662">   92</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_XOSC32KRDY_Pos 0            </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gab6791e6053589baa831f510e92f28557">   93</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_XOSC32KRDY (0x1ul &lt;&lt; OSC32KCTRL_INTENSET_XOSC32KRDY_Pos)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga43a93124add2a247c05b54cbbe0d5e1c">   94</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_OSC32KRDY_Pos 1            </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga44763732c40b3088d4d3e8faacf7ae15">   95</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_OSC32KRDY (0x1ul &lt;&lt; OSC32KCTRL_INTENSET_OSC32KRDY_Pos)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaffc01dd3bc722708c644175127d73070">   96</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_MASK    0x00000003ul </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- OSC32KCTRL_INTFLAG : (OSC32KCTRL Offset: 0x08) (R/W 32) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html">  100</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#ae11e5e790a7928746b574e5f9538107f">  102</a></span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#ae11e5e790a7928746b574e5f9538107f">XOSC32KRDY</a>:1;     </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a2b786573344459935e68c9aeb80142eb">  103</a></span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a2b786573344459935e68c9aeb80142eb">OSC32KRDY</a>:1;      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a7c2ec0f7b3f1314bdede58b182af397c">  104</a></span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a7c2ec0f7b3f1314bdede58b182af397c">uint32_t</a> :30;              </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  } bit;                       </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a6b91636401516a477989a336376d7b40">  106</a></span>&#160;  uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;} <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html">OSC32KCTRL_INTFLAG_Type</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaec77fa56678a12082b0db8a754fa1750">  110</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_OFFSET   0x08         </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga29a58edeb42ff385598a3005004dddf0">  111</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_RESETVALUE 0x00000000ul </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga85c2db168fc2fe2f24f7d01f57721a86">  113</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_XOSC32KRDY_Pos 0            </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga928db90e1b2498fad008f00b1f14567d">  114</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_XOSC32KRDY (0x1ul &lt;&lt; OSC32KCTRL_INTFLAG_XOSC32KRDY_Pos)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga6159f41ec2004a6766ae0b02531c3966">  115</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_OSC32KRDY_Pos 1            </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaa17e4a32bb68f2fa5d9505c3bd071ead">  116</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_OSC32KRDY (0x1ul &lt;&lt; OSC32KCTRL_INTFLAG_OSC32KRDY_Pos)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga7265e7d7ad5a14c6c1c13035721290c2">  117</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_MASK     0x00000003ul </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- OSC32KCTRL_STATUS : (OSC32KCTRL Offset: 0x0C) (R/  32) Power and Clocks Status -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html">  121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#a8afcb31d4b37229559de2f9a205d8224">  123</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#a8afcb31d4b37229559de2f9a205d8224">XOSC32KRDY</a>:1;     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">  124</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">OSC32KRDY</a>:1;      </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  125</a></span>&#160;    uint32_t :30;              </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  } bit;                       </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#a6b91636401516a477989a336376d7b40">  127</a></span>&#160;  uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;} <a class="code" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html">OSC32KCTRL_STATUS_Type</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaac54085818ba483d7ee48d673dee16a4">  131</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_OFFSET    0x0C         </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga9e2afc754dc43d2728983182cadff4f1">  132</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_RESETVALUE 0x00000000ul </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaa403dd126839f064ae0c834d2bd63477">  134</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_XOSC32KRDY_Pos 0            </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gafc8fd494fedc012db5a796e6946346b8">  135</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_XOSC32KRDY (0x1ul &lt;&lt; OSC32KCTRL_STATUS_XOSC32KRDY_Pos)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga6bf6b49a68645a274b38374b4c90a2c8">  136</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_OSC32KRDY_Pos 1            </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga4d403d49a586837bb595933baea43f9d">  137</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_OSC32KRDY (0x1ul &lt;&lt; OSC32KCTRL_STATUS_OSC32KRDY_Pos)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga1951a838cab5c017c20ba51dcea40224">  138</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_MASK      0x00000003ul </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- OSC32KCTRL_RTCCTRL : (OSC32KCTRL Offset: 0x10) (R/W 32) Clock selection -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html">  142</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html#a5a35f196517dc9902fb99c95065889cd">  144</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html#a5a35f196517dc9902fb99c95065889cd">RTCSEL</a>:3;         </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  145</a></span>&#160;    uint32_t :29;              </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  } bit;                       </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html#a6b91636401516a477989a336376d7b40">  147</a></span>&#160;  uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;} <a class="code" href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html">OSC32KCTRL_RTCCTRL_Type</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaa2ebbecf02c02fa55aa17bb3f0099fbf">  151</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_OFFSET   0x10         </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga7d97c06430481f93acb8a0290e2dad80">  152</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RESETVALUE 0x00000000ul </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gadcfbd528df699f49aa94aed33cfa1324">  154</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_Pos 0            </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga592f890037599de9333c6be135f04c51">  155</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_Msk (0x7ul &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga9c5410c5a3c5f72873b82a08fddfa6d1">  156</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL(value) (OSC32KCTRL_RTCCTRL_RTCSEL_Msk &amp; ((value) &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos))</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gabc6a6db1dfeac26e74f33b4afd4a1252">  157</a></span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_ULP1K_Val 0x0ul  </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gae97e1489ab8d1f1a49d8e7e2ad8b7427">  158</a></span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K_Val 0x1ul  </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gab8e2a5382213b202bb22efed0e4a0da9">  159</a></span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_OSC1K_Val 0x2ul  </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga257ca348d5901c8e4f56bc82a3d4e3db">  160</a></span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_OSC32K_Val 0x3ul  </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga14454b0efb7d20c1a14a46ebc86ff167">  161</a></span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_XOSC1K_Val 0x4ul  </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga3a4fae30686693a728ec790fa0bde8e6">  162</a></span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_XOSC32K_Val 0x5ul  </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gafafab9c8c609b5fed9d2e316ac79fbd2">  163</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_ULP1K (OSC32KCTRL_RTCCTRL_RTCSEL_ULP1K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga1030b2391e420452e82cc099bca18108">  164</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K (OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga366744020e7a99f6c9ca3a154e67b00b">  165</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_OSC1K (OSC32KCTRL_RTCCTRL_RTCSEL_OSC1K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga663794caa4dc6705f40cd635ac14d6af">  166</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_OSC32K (OSC32KCTRL_RTCCTRL_RTCSEL_OSC32K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga082a70fa1afabc485d1e05603757581a">  167</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_XOSC1K (OSC32KCTRL_RTCCTRL_RTCSEL_XOSC1K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaab04e1f8b1bd6a65de6ca3c58c945a4a">  168</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_XOSC32K (OSC32KCTRL_RTCCTRL_RTCSEL_XOSC32K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaa679222a2941c8283211ffdc4f5a7899">  169</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_MASK     0x00000007ul </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- OSC32KCTRL_XOSC32K : (OSC32KCTRL Offset: 0x14) (R/W 32) 32kHz External Crystal Oscillator (XOSC32K) Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html">  173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  175</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a66f979832c85e0692bd9422b05aff1f7">  176</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a66f979832c85e0692bd9422b05aff1f7">ENABLE</a>:1;         </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a6ad41eda8b9f3e5af9ffac093574c807">  177</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a6ad41eda8b9f3e5af9ffac093574c807">XTALEN</a>:1;         </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a51bee596c7082cd6a41e8ffc72d0f972">  178</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a51bee596c7082cd6a41e8ffc72d0f972">EN32K</a>:1;          </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#aa24d798a72c55bfe5d16b3b239aaf38d">  179</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#aa24d798a72c55bfe5d16b3b239aaf38d">EN1K</a>:1;           </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">  180</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a5656560aef3eaf5aac89b68b9fe39c3a">  181</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a5656560aef3eaf5aac89b68b9fe39c3a">RUNSTDBY</a>:1;       </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a30dd338f916b14e723a50e2c5c2ad8f2">  182</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a30dd338f916b14e723a50e2c5c2ad8f2">ONDEMAND</a>:1;       </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a76a7a1d661ec22c2e7e8b23392d0b86a">  183</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a76a7a1d661ec22c2e7e8b23392d0b86a">STARTUP</a>:3;        </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a9ce12a63de64ef64ae2d59d128251cae">  184</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">  185</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">WRTLOCK</a>:1;        </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a4854608c0e776f0704a4d9a4b98ea57d">  186</a></span>&#160;    uint32_t :19;              </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  } bit;                       </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a6b91636401516a477989a336376d7b40">  188</a></span>&#160;  uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;} <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html">OSC32KCTRL_XOSC32K_Type</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga4c8965d920445c75c0c2c3ef28b2a642">  192</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_OFFSET   0x14         </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga387f876de09ea1649ef2298d27e83c00">  193</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_RESETVALUE 0x00000080ul </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga0d7122ed419157c43c7c76da24469f6e">  195</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ENABLE_Pos 1            </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga32d877d8a016b0277e09268656487204">  196</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ENABLE   (0x1ul &lt;&lt; OSC32KCTRL_XOSC32K_ENABLE_Pos)</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaab290b9fde2ce0432bd019281585e60c">  197</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_XTALEN_Pos 2            </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gad2de3df4aa5f28ed5aa7aa3dd10f8233">  198</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_XTALEN   (0x1ul &lt;&lt; OSC32KCTRL_XOSC32K_XTALEN_Pos)</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga746636fe077be073185aec9422a5c7a6">  199</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN32K_Pos 3            </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga1fa80f6c89dded8bc827e016e37a9ae8">  200</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN32K    (0x1ul &lt;&lt; OSC32KCTRL_XOSC32K_EN32K_Pos)</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gade7145443f1f0bbd5705dce47e2e990e">  201</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN1K_Pos 4            </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga76147ae9ecde38088720cf375ffc25c5">  202</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN1K     (0x1ul &lt;&lt; OSC32KCTRL_XOSC32K_EN1K_Pos)</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaab719702395f394c3f8ab2a0862e3c62">  203</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_RUNSTDBY_Pos 6            </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga8651bb51b712bcdeeed8dfce3edb1701">  204</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_RUNSTDBY (0x1ul &lt;&lt; OSC32KCTRL_XOSC32K_RUNSTDBY_Pos)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga3f72f0a3fe37daf64ad90aa1041cc747">  205</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ONDEMAND_Pos 7            </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga85cbdca51f42273bf6312a20699e2ebd">  206</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ONDEMAND (0x1ul &lt;&lt; OSC32KCTRL_XOSC32K_ONDEMAND_Pos)</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gace3a98c58164bac82b192e5c04bbc4f8">  207</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_Pos 8            </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga135006047a837d0c00f6eeb490d67989">  208</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_Msk (0x7ul &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga5c7441085cbe7e77a0a117eb7080e9aa">  209</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP(value) (OSC32KCTRL_XOSC32K_STARTUP_Msk &amp; ((value) &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos))</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaac0d0821539272a535011934da425e8b">  210</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_WRTLOCK_Pos 12           </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga5e3d4392d4bac19edc5ea0a1362f2414">  211</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_WRTLOCK  (0x1ul &lt;&lt; OSC32KCTRL_XOSC32K_WRTLOCK_Pos)</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gad0a22f67c5bcc3d0f0df3840c623f7ec">  212</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_MASK     0x000017DEul </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- OSC32KCTRL_OSC32K : (OSC32KCTRL Offset: 0x18) (R/W 32) 32kHz Internal Oscillator (OSC32K) Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html">  216</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  218</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a66f979832c85e0692bd9422b05aff1f7">  219</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a66f979832c85e0692bd9422b05aff1f7">ENABLE</a>:1;         </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a51bee596c7082cd6a41e8ffc72d0f972">  220</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a51bee596c7082cd6a41e8ffc72d0f972">EN32K</a>:1;          </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#aa24d798a72c55bfe5d16b3b239aaf38d">  221</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#aa24d798a72c55bfe5d16b3b239aaf38d">EN1K</a>:1;           </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">  222</a></span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a5656560aef3eaf5aac89b68b9fe39c3a">  223</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a5656560aef3eaf5aac89b68b9fe39c3a">RUNSTDBY</a>:1;       </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a30dd338f916b14e723a50e2c5c2ad8f2">  224</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a30dd338f916b14e723a50e2c5c2ad8f2">ONDEMAND</a>:1;       </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a76a7a1d661ec22c2e7e8b23392d0b86a">  225</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a76a7a1d661ec22c2e7e8b23392d0b86a">STARTUP</a>:3;        </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a9ce12a63de64ef64ae2d59d128251cae">  226</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">  227</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">WRTLOCK</a>:1;        </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a4854608c0e776f0704a4d9a4b98ea57d">  228</a></span>&#160;    uint32_t :3;               </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a95f06de3371ee421b89d4be2aae51561">  229</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a95f06de3371ee421b89d4be2aae51561">CALIB</a>:7;          </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a7b2edc85d90e34c4435951e1e5c59517">  230</a></span>&#160;    uint32_t :9;               </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  } bit;                       </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a6b91636401516a477989a336376d7b40">  232</a></span>&#160;  uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;} <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html">OSC32KCTRL_OSC32K_Type</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga41f2758d674a9c8f07298c8e01f6d409">  236</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_OFFSET    0x18         </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga7818b41ddcd0d63737314df5f315c5ed">  237</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_RESETVALUE 0x003F0080ul </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gae3a0094c7504e2a29e461a11bb357a3a">  239</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ENABLE_Pos 1            </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaa8a952862619dd21d3bfb89b9649e2cd">  240</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ENABLE    (0x1ul &lt;&lt; OSC32KCTRL_OSC32K_ENABLE_Pos)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaabdd32a033a1270ad847853b4ea28ca5">  241</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN32K_Pos 2            </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga441d36f978d639ef622ecdb774174dd4">  242</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN32K     (0x1ul &lt;&lt; OSC32KCTRL_OSC32K_EN32K_Pos)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gab012ee10e42dc48b28ab27a57f3a3658">  243</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN1K_Pos  3            </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga41a467956481bcce6414370dad88aa8a">  244</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN1K      (0x1ul &lt;&lt; OSC32KCTRL_OSC32K_EN1K_Pos)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga79e315ae3cc19e6e3c5c91fa8b91b871">  245</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_RUNSTDBY_Pos 6            </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga8aec768189ef532beb6ea41b78925bb9">  246</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_RUNSTDBY  (0x1ul &lt;&lt; OSC32KCTRL_OSC32K_RUNSTDBY_Pos)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga4843fe7b01910e039aa166349b07e00d">  247</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ONDEMAND_Pos 7            </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gabd1a7d12ca291f8c383bf58d4fd65d06">  248</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ONDEMAND  (0x1ul &lt;&lt; OSC32KCTRL_OSC32K_ONDEMAND_Pos)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga439291269e6ece8bdfbddebc49c21555">  249</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_Pos 8            </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga5416ae717ce31ef020cc4530afe12600">  250</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_Msk (0x7ul &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga326f2ab8e98fb84c6de284f88010f48a">  251</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP(value) (OSC32KCTRL_OSC32K_STARTUP_Msk &amp; ((value) &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos))</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gac1aa6cd9b729dc9d458aa9e1ffa75121">  252</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_WRTLOCK_Pos 12           </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga4f7914000cae4ff1750fd9a370cabb05">  253</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_WRTLOCK   (0x1ul &lt;&lt; OSC32KCTRL_OSC32K_WRTLOCK_Pos)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gac28e86d9be0dd979c46632b745621ee0">  254</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_CALIB_Pos 16           </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga05e38c9c16a4e7561638ec96cc7ab3ad">  255</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_CALIB_Msk (0x7Ful &lt;&lt; OSC32KCTRL_OSC32K_CALIB_Pos)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gafaee32e5b5f23316285724b34b27c6fd">  256</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_CALIB(value) (OSC32KCTRL_OSC32K_CALIB_Msk &amp; ((value) &lt;&lt; OSC32KCTRL_OSC32K_CALIB_Pos))</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gae6923f1148d6388edb1331a9f054d4e8">  257</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_MASK      0x007F17CEul </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- OSC32KCTRL_OSCULP32K : (OSC32KCTRL Offset: 0x1C) (R/W 32) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html">  261</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  263</a></span>&#160;    uint32_t :8;               </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a95f06de3371ee421b89d4be2aae51561">  264</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a95f06de3371ee421b89d4be2aae51561">CALIB</a>:5;          </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">  265</a></span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">  266</a></span>&#160;    uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">WRTLOCK</a>:1;        </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a9ce12a63de64ef64ae2d59d128251cae">  267</a></span>&#160;    uint32_t :16;              </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  } bit;                       </div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a6b91636401516a477989a336376d7b40">  269</a></span>&#160;  uint32_t <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;} <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html">OSC32KCTRL_OSCULP32K_Type</a>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaa2ae9323b7a5247081c2bfc04f97e8d1">  273</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_OFFSET 0x1C         </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaa2abedc94425667d08d6682c2c4f19cf">  275</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_CALIB_Pos 8            </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga032ec879eb215f0dce18a67a9507c2c6">  276</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_CALIB_Msk (0x1Ful &lt;&lt; OSC32KCTRL_OSCULP32K_CALIB_Pos)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#gaa82a019f33f0dcaa43f1076cf19b1839">  277</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_CALIB(value) (OSC32KCTRL_OSCULP32K_CALIB_Msk &amp; ((value) &lt;&lt; OSC32KCTRL_OSCULP32K_CALIB_Pos))</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga591a0a2ca06e742e29fcac7418e0593f">  278</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_WRTLOCK_Pos 15           </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga03e99d5691394be1b3b2b55d1b422a7c">  279</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_WRTLOCK (0x1ul &lt;&lt; OSC32KCTRL_OSCULP32K_WRTLOCK_Pos)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___o_s_c32_k_c_t_r_l.html#ga7b3ca0c8a3b7f6e1b9baf3c1da4cd182">  280</a></span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_MASK   0x00009F00ul </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html">  284</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html#a78112c7ac0a8bccc6db26aba7043c8c4">  285</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html">OSC32KCTRL_INTENCLR_Type</a>  <a class="code" href="struct_osc32kctrl.html#a78112c7ac0a8bccc6db26aba7043c8c4">INTENCLR</a>;    </div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html#ac9b966042691a0bf0ddf13e85cff3f8b">  286</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html">OSC32KCTRL_INTENSET_Type</a>  <a class="code" href="struct_osc32kctrl.html#ac9b966042691a0bf0ddf13e85cff3f8b">INTENSET</a>;    </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html#a1699500f03ce61185f54890817e741d2">  287</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html">OSC32KCTRL_INTFLAG_Type</a>   <a class="code" href="struct_osc32kctrl.html#a1699500f03ce61185f54890817e741d2">INTFLAG</a>;     </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html#a071aec9e15ec5671b4a2df80752e9088">  288</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html">OSC32KCTRL_STATUS_Type</a>    <a class="code" href="struct_osc32kctrl.html#a071aec9e15ec5671b4a2df80752e9088">STATUS</a>;      </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html#ae79caa962592e5d3bfc62d8c7a9b587d">  289</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html">OSC32KCTRL_RTCCTRL_Type</a>   <a class="code" href="struct_osc32kctrl.html#ae79caa962592e5d3bfc62d8c7a9b587d">RTCCTRL</a>;     </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html#a376373b18a6389072b6f6982dc163e9f">  290</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html">OSC32KCTRL_XOSC32K_Type</a>   <a class="code" href="struct_osc32kctrl.html#a376373b18a6389072b6f6982dc163e9f">XOSC32K</a>;     </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html#ae0f150d53023b5c608619027bce8d02a">  291</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html">OSC32KCTRL_OSC32K_Type</a>    <a class="code" href="struct_osc32kctrl.html#ae0f150d53023b5c608619027bce8d02a">OSC32K</a>;      </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct_osc32kctrl.html#a5877ba5a39b7b103355592c75afc3754">  292</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html">OSC32KCTRL_OSCULP32K_Type</a> <a class="code" href="struct_osc32kctrl.html#a5877ba5a39b7b103355592c75afc3754">OSCULP32K</a>;   </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;} <a class="code" href="struct_osc32kctrl.html">Osc32kctrl</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_OSC32KCTRL_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_a0598b70de2640e0db7e13bedc2fc280b"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">OSC32KCTRL_OSC32K_Type::WRTLOCK</a></div><div class="ttdeci">uint32_t WRTLOCK</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00227">osc32kctrl.h:227</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type_html_a8afcb31d4b37229559de2f9a205d8224"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a8afcb31d4b37229559de2f9a205d8224">OSC32KCTRL_INTENSET_Type::XOSC32KRDY</a></div><div class="ttdeci">uint32_t XOSC32KRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00081">osc32kctrl.h:81</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type_html"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html">OSC32KCTRL_OSCULP32K_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00261">osc32kctrl.h:261</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a6b91636401516a477989a336376d7b40">OSC32KCTRL_OSCULP32K_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00269">osc32kctrl.h:269</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#a6b91636401516a477989a336376d7b40">OSC32KCTRL_STATUS_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00127">osc32kctrl.h:127</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html">OSC32KCTRL_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00100">osc32kctrl.h:100</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_a6ad41eda8b9f3e5af9ffac093574c807"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a6ad41eda8b9f3e5af9ffac093574c807">OSC32KCTRL_XOSC32K_Type::XTALEN</a></div><div class="ttdeci">uint32_t XTALEN</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00177">osc32kctrl.h:177</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html">OSC32KCTRL_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00079">osc32kctrl.h:79</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_a51bee596c7082cd6a41e8ffc72d0f972"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a51bee596c7082cd6a41e8ffc72d0f972">OSC32KCTRL_OSC32K_Type::EN32K</a></div><div class="ttdeci">uint32_t EN32K</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00220">osc32kctrl.h:220</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type_html_a0598b70de2640e0db7e13bedc2fc280b"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">OSC32KCTRL_OSCULP32K_Type::WRTLOCK</a></div><div class="ttdeci">uint32_t WRTLOCK</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00266">osc32kctrl.h:266</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a6b91636401516a477989a336376d7b40">OSC32KCTRL_INTENCLR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00064">osc32kctrl.h:64</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html_ae0f150d53023b5c608619027bce8d02a"><div class="ttname"><a href="struct_osc32kctrl.html#ae0f150d53023b5c608619027bce8d02a">Osc32kctrl::OSC32K</a></div><div class="ttdeci">__IO OSC32KCTRL_OSC32K_Type OSC32K</div><div class="ttdoc">Offset: 0x18 (R/W 32) 32kHz Internal Oscillator (OSC32K) Control. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00291">osc32kctrl.h:291</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_a5656560aef3eaf5aac89b68b9fe39c3a"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a5656560aef3eaf5aac89b68b9fe39c3a">OSC32KCTRL_XOSC32K_Type::RUNSTDBY</a></div><div class="ttdeci">uint32_t RUNSTDBY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00181">osc32kctrl.h:181</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html"><div class="ttname"><a href="struct_osc32kctrl.html">Osc32kctrl</a></div><div class="ttdoc">OSC32KCTRL hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00284">osc32kctrl.h:284</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type_html"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html">OSC32KCTRL_STATUS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00121">osc32kctrl.h:121</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a6b91636401516a477989a336376d7b40">OSC32KCTRL_INTENSET_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00085">osc32kctrl.h:85</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_a66f979832c85e0692bd9422b05aff1f7"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a66f979832c85e0692bd9422b05aff1f7">OSC32KCTRL_XOSC32K_Type::ENABLE</a></div><div class="ttdeci">uint32_t ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00176">osc32kctrl.h:176</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_a30dd338f916b14e723a50e2c5c2ad8f2"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a30dd338f916b14e723a50e2c5c2ad8f2">OSC32KCTRL_XOSC32K_Type::ONDEMAND</a></div><div class="ttdeci">uint32_t ONDEMAND</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00182">osc32kctrl.h:182</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_aa24d798a72c55bfe5d16b3b239aaf38d"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#aa24d798a72c55bfe5d16b3b239aaf38d">OSC32KCTRL_XOSC32K_Type::EN1K</a></div><div class="ttdeci">uint32_t EN1K</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00179">osc32kctrl.h:179</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_a95f06de3371ee421b89d4be2aae51561"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a95f06de3371ee421b89d4be2aae51561">OSC32KCTRL_OSC32K_Type::CALIB</a></div><div class="ttdeci">uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00229">osc32kctrl.h:229</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type_html_ae7c0d69dbd8d57c9a1615479f6cc41e9"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">OSC32KCTRL_STATUS_Type::OSC32KRDY</a></div><div class="ttdeci">uint32_t OSC32KRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00124">osc32kctrl.h:124</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type_html_ae7c0d69dbd8d57c9a1615479f6cc41e9"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">OSC32KCTRL_INTENCLR_Type::OSC32KRDY</a></div><div class="ttdeci">uint32_t OSC32KRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00061">osc32kctrl.h:61</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html#a6b91636401516a477989a336376d7b40">OSC32KCTRL_RTCCTRL_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00147">osc32kctrl.h:147</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type_html_a95f06de3371ee421b89d4be2aae51561"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c_u_l_p32_k___type.html#a95f06de3371ee421b89d4be2aae51561">OSC32KCTRL_OSCULP32K_Type::CALIB</a></div><div class="ttdeci">uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00264">osc32kctrl.h:264</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type_html_a8afcb31d4b37229559de2f9a205d8224"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___s_t_a_t_u_s___type.html#a8afcb31d4b37229559de2f9a205d8224">OSC32KCTRL_STATUS_Type::XOSC32KRDY</a></div><div class="ttdeci">uint32_t XOSC32KRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00123">osc32kctrl.h:123</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html_a1699500f03ce61185f54890817e741d2"><div class="ttname"><a href="struct_osc32kctrl.html#a1699500f03ce61185f54890817e741d2">Osc32kctrl::INTFLAG</a></div><div class="ttdeci">__IO OSC32KCTRL_INTFLAG_Type INTFLAG</div><div class="ttdoc">Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00287">osc32kctrl.h:287</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_a76a7a1d661ec22c2e7e8b23392d0b86a"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a76a7a1d661ec22c2e7e8b23392d0b86a">OSC32KCTRL_XOSC32K_Type::STARTUP</a></div><div class="ttdeci">uint32_t STARTUP</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00183">osc32kctrl.h:183</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_aa24d798a72c55bfe5d16b3b239aaf38d"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#aa24d798a72c55bfe5d16b3b239aaf38d">OSC32KCTRL_OSC32K_Type::EN1K</a></div><div class="ttdeci">uint32_t EN1K</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00221">osc32kctrl.h:221</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type_html_a2b786573344459935e68c9aeb80142eb"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a2b786573344459935e68c9aeb80142eb">OSC32KCTRL_INTFLAG_Type::OSC32KRDY</a></div><div class="ttdeci">__I uint32_t OSC32KRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00103">osc32kctrl.h:103</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type_html_a7c2ec0f7b3f1314bdede58b182af397c"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a7c2ec0f7b3f1314bdede58b182af397c">OSC32KCTRL_INTFLAG_Type::uint32_t</a></div><div class="ttdeci">__I uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00104">osc32kctrl.h:104</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html_a071aec9e15ec5671b4a2df80752e9088"><div class="ttname"><a href="struct_osc32kctrl.html#a071aec9e15ec5671b4a2df80752e9088">Osc32kctrl::STATUS</a></div><div class="ttdeci">__I OSC32KCTRL_STATUS_Type STATUS</div><div class="ttdoc">Offset: 0x0C (R/ 32) Power and Clocks Status. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00288">osc32kctrl.h:288</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_a0598b70de2640e0db7e13bedc2fc280b"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a0598b70de2640e0db7e13bedc2fc280b">OSC32KCTRL_XOSC32K_Type::WRTLOCK</a></div><div class="ttdeci">uint32_t WRTLOCK</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00185">osc32kctrl.h:185</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type_html_a5a35f196517dc9902fb99c95065889cd"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html#a5a35f196517dc9902fb99c95065889cd">OSC32KCTRL_RTCCTRL_Type::RTCSEL</a></div><div class="ttdeci">uint32_t RTCSEL</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00144">osc32kctrl.h:144</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_a30dd338f916b14e723a50e2c5c2ad8f2"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a30dd338f916b14e723a50e2c5c2ad8f2">OSC32KCTRL_OSC32K_Type::ONDEMAND</a></div><div class="ttdeci">uint32_t ONDEMAND</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00224">osc32kctrl.h:224</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html_ac9b966042691a0bf0ddf13e85cff3f8b"><div class="ttname"><a href="struct_osc32kctrl.html#ac9b966042691a0bf0ddf13e85cff3f8b">Osc32kctrl::INTENSET</a></div><div class="ttdeci">__IO OSC32KCTRL_INTENSET_Type INTENSET</div><div class="ttdoc">Offset: 0x04 (R/W 32) Interrupt Enable Set. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00286">osc32kctrl.h:286</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a6b91636401516a477989a336376d7b40">OSC32KCTRL_OSC32K_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00232">osc32kctrl.h:232</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#a6b91636401516a477989a336376d7b40">OSC32KCTRL_INTFLAG_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00106">osc32kctrl.h:106</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type_html"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___r_t_c_c_t_r_l___type.html">OSC32KCTRL_RTCCTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00142">osc32kctrl.h:142</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type_html_ae11e5e790a7928746b574e5f9538107f"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_f_l_a_g___type.html#ae11e5e790a7928746b574e5f9538107f">OSC32KCTRL_INTFLAG_Type::XOSC32KRDY</a></div><div class="ttdeci">__I uint32_t XOSC32KRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00102">osc32kctrl.h:102</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type_html_a8afcb31d4b37229559de2f9a205d8224"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a8afcb31d4b37229559de2f9a205d8224">OSC32KCTRL_INTENCLR_Type::XOSC32KRDY</a></div><div class="ttdeci">uint32_t XOSC32KRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00060">osc32kctrl.h:60</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html_a5877ba5a39b7b103355592c75afc3754"><div class="ttname"><a href="struct_osc32kctrl.html#a5877ba5a39b7b103355592c75afc3754">Osc32kctrl::OSCULP32K</a></div><div class="ttdeci">__IO OSC32KCTRL_OSCULP32K_Type OSCULP32K</div><div class="ttdoc">Offset: 0x1C (R/W 32) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00292">osc32kctrl.h:292</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html_a78112c7ac0a8bccc6db26aba7043c8c4"><div class="ttname"><a href="struct_osc32kctrl.html#a78112c7ac0a8bccc6db26aba7043c8c4">Osc32kctrl::INTENCLR</a></div><div class="ttdeci">__IO OSC32KCTRL_INTENCLR_Type INTENCLR</div><div class="ttdoc">Offset: 0x00 (R/W 32) Interrupt Enable Clear. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00285">osc32kctrl.h:285</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html">OSC32KCTRL_XOSC32K_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00173">osc32kctrl.h:173</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a6b91636401516a477989a336376d7b40">OSC32KCTRL_XOSC32K_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00188">osc32kctrl.h:188</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_c_l_r___type.html">OSC32KCTRL_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00058">osc32kctrl.h:58</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_a5656560aef3eaf5aac89b68b9fe39c3a"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a5656560aef3eaf5aac89b68b9fe39c3a">OSC32KCTRL_OSC32K_Type::RUNSTDBY</a></div><div class="ttdeci">uint32_t RUNSTDBY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00223">osc32kctrl.h:223</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type_html_a51bee596c7082cd6a41e8ffc72d0f972"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___x_o_s_c32_k___type.html#a51bee596c7082cd6a41e8ffc72d0f972">OSC32KCTRL_XOSC32K_Type::EN32K</a></div><div class="ttdeci">uint32_t EN32K</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00178">osc32kctrl.h:178</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html_a376373b18a6389072b6f6982dc163e9f"><div class="ttname"><a href="struct_osc32kctrl.html#a376373b18a6389072b6f6982dc163e9f">Osc32kctrl::XOSC32K</a></div><div class="ttdeci">__IO OSC32KCTRL_XOSC32K_Type XOSC32K</div><div class="ttdoc">Offset: 0x14 (R/W 32) 32kHz External Crystal Oscillator (XOSC32K) Control. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00290">osc32kctrl.h:290</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type_html_ae7c0d69dbd8d57c9a1615479f6cc41e9"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ae7c0d69dbd8d57c9a1615479f6cc41e9">OSC32KCTRL_INTENSET_Type::OSC32KRDY</a></div><div class="ttdeci">uint32_t OSC32KRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00082">osc32kctrl.h:82</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_a66f979832c85e0692bd9422b05aff1f7"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a66f979832c85e0692bd9422b05aff1f7">OSC32KCTRL_OSC32K_Type::ENABLE</a></div><div class="ttdeci">uint32_t ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00219">osc32kctrl.h:219</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html_a76a7a1d661ec22c2e7e8b23392d0b86a"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html#a76a7a1d661ec22c2e7e8b23392d0b86a">OSC32KCTRL_OSC32K_Type::STARTUP</a></div><div class="ttdeci">uint32_t STARTUP</div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00225">osc32kctrl.h:225</a></div></div>
<div class="ttc" id="struct_osc32kctrl_html_ae79caa962592e5d3bfc62d8c7a9b587d"><div class="ttname"><a href="struct_osc32kctrl.html#ae79caa962592e5d3bfc62d8c7a9b587d">Osc32kctrl::RTCCTRL</a></div><div class="ttdeci">__IO OSC32KCTRL_RTCCTRL_Type RTCCTRL</div><div class="ttdoc">Offset: 0x10 (R/W 32) Clock selection. </div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00289">osc32kctrl.h:289</a></div></div>
<div class="ttc" id="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type_html"><div class="ttname"><a href="union_o_s_c32_k_c_t_r_l___o_s_c32_k___type.html">OSC32KCTRL_OSC32K_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2osc32kctrl_8h_source.html#l00216">osc32kctrl.h:216</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
