-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
    demosaic_out_4198_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    demosaic_out_4198_empty_n : IN STD_LOGIC;
    demosaic_out_4198_read : OUT STD_LOGIC;
    impop_41_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    impop_41_full_n : IN STD_LOGIC;
    impop_41_write : OUT STD_LOGIC;
    hist_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    hist_ce0 : OUT STD_LOGIC;
    hist_we0 : OUT STD_LOGIC;
    hist_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    hist1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    hist1_ce0 : OUT STD_LOGIC;
    hist1_we0 : OUT STD_LOGIC;
    hist1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    hist2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    hist2_ce0 : OUT STD_LOGIC;
    hist2_we0 : OUT STD_LOGIC;
    hist2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal old_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old1_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc1_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old1_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc1_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old1_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc1_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old1_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc1_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old1_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc1_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal width_cast_fu_700_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal width_cast_reg_1184 : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp3914_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp3914_reg_1189 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_2_fu_713_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_2_reg_1193 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal old_0_load_reg_1201 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln509_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal old1_0_load_reg_1206 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_0_load_1_reg_1211 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_0_load_1_reg_1216 : STD_LOGIC_VECTOR (31 downto 0);
    signal old_1_load_reg_1221 : STD_LOGIC_VECTOR (31 downto 0);
    signal old1_1_load_reg_1226 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_1_load_1_reg_1231 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_1_load_1_reg_1236 : STD_LOGIC_VECTOR (31 downto 0);
    signal old_2_load_reg_1241 : STD_LOGIC_VECTOR (31 downto 0);
    signal old1_2_load_reg_1246 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_2_load_1_reg_1251 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_2_load_1_reg_1256 : STD_LOGIC_VECTOR (31 downto 0);
    signal old_3_load_reg_1261 : STD_LOGIC_VECTOR (31 downto 0);
    signal old1_3_load_reg_1266 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_3_load_1_reg_1271 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_3_load_1_reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal old_4_load_reg_1281 : STD_LOGIC_VECTOR (31 downto 0);
    signal old1_4_load_reg_1286 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_4_load_1_reg_1291 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_4_load_1_reg_1296 : STD_LOGIC_VECTOR (31 downto 0);
    signal old_5_load_reg_1301 : STD_LOGIC_VECTOR (31 downto 0);
    signal old1_5_load_reg_1306 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_5_load_1_reg_1311 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_5_load_1_reg_1316 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_fu_739_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_90_reg_1321 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist_V_0_ce0 : STD_LOGIC;
    signal tmp_hist_V_0_we0 : STD_LOGIC;
    signal tmp_hist_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist_V_1_ce0 : STD_LOGIC;
    signal tmp_hist_V_1_we0 : STD_LOGIC;
    signal tmp_hist_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist_V_2_ce0 : STD_LOGIC;
    signal tmp_hist_V_2_we0 : STD_LOGIC;
    signal tmp_hist_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist_V_3_ce0 : STD_LOGIC;
    signal tmp_hist_V_3_we0 : STD_LOGIC;
    signal tmp_hist_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist_V_4_ce0 : STD_LOGIC;
    signal tmp_hist_V_4_we0 : STD_LOGIC;
    signal tmp_hist_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist_V_5_ce0 : STD_LOGIC;
    signal tmp_hist_V_5_we0 : STD_LOGIC;
    signal tmp_hist_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist1_V_0_ce0 : STD_LOGIC;
    signal tmp_hist1_V_0_we0 : STD_LOGIC;
    signal tmp_hist1_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist1_V_1_ce0 : STD_LOGIC;
    signal tmp_hist1_V_1_we0 : STD_LOGIC;
    signal tmp_hist1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist1_V_2_ce0 : STD_LOGIC;
    signal tmp_hist1_V_2_we0 : STD_LOGIC;
    signal tmp_hist1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist1_V_3_ce0 : STD_LOGIC;
    signal tmp_hist1_V_3_we0 : STD_LOGIC;
    signal tmp_hist1_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist1_V_4_ce0 : STD_LOGIC;
    signal tmp_hist1_V_4_we0 : STD_LOGIC;
    signal tmp_hist1_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist1_V_5_ce0 : STD_LOGIC;
    signal tmp_hist1_V_5_we0 : STD_LOGIC;
    signal tmp_hist1_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_done : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_idle : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_ready : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_done : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_idle : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_ready : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_idle : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_ready : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_demosaic_out_4198_read : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_din : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_write : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_idle : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_ready : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg : STD_LOGIC := '0';
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg : STD_LOGIC := '0';
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln575_fu_748_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_fu_753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln575_1_fu_758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_1_fu_763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln575_2_fu_768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_2_fu_773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln575_3_fu_778_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_3_fu_783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln575_4_fu_788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_4_fu_793_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln575_5_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_5_fu_803_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal row_fu_120 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal width_fu_690_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln515_fu_724_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_89_fu_729_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hist_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        hist_ce0 : OUT STD_LOGIC;
        hist_we0 : OUT STD_LOGIC;
        hist_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        hist1_ce0 : OUT STD_LOGIC;
        hist1_we0 : OUT STD_LOGIC;
        hist1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        hist2_ce0 : OUT STD_LOGIC;
        hist2_we0 : OUT STD_LOGIC;
        hist2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_hist_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_0_ce0 : OUT STD_LOGIC;
        tmp_hist_V_0_we0 : OUT STD_LOGIC;
        tmp_hist_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_0_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_0_we0 : OUT STD_LOGIC;
        tmp_hist1_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist_V_1_we0 : OUT STD_LOGIC;
        tmp_hist_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_1_we0 : OUT STD_LOGIC;
        tmp_hist1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist_V_2_we0 : OUT STD_LOGIC;
        tmp_hist_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_2_we0 : OUT STD_LOGIC;
        tmp_hist1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_3_ce0 : OUT STD_LOGIC;
        tmp_hist_V_3_we0 : OUT STD_LOGIC;
        tmp_hist_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_3_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_3_we0 : OUT STD_LOGIC;
        tmp_hist1_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_4_ce0 : OUT STD_LOGIC;
        tmp_hist_V_4_we0 : OUT STD_LOGIC;
        tmp_hist_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_4_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_4_we0 : OUT STD_LOGIC;
        tmp_hist1_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_5_ce0 : OUT STD_LOGIC;
        tmp_hist_V_5_we0 : OUT STD_LOGIC;
        tmp_hist_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_5_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_5_we0 : OUT STD_LOGIC;
        tmp_hist1_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        demosaic_out_4198_dout : IN STD_LOGIC_VECTOR (95 downto 0);
        demosaic_out_4198_empty_n : IN STD_LOGIC;
        demosaic_out_4198_read : OUT STD_LOGIC;
        impop_41_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        impop_41_full_n : IN STD_LOGIC;
        impop_41_write : OUT STD_LOGIC;
        acc1_5_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_5_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        old1_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
        old_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
        acc1_4_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_4_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        old1_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
        old_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
        acc1_3_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_3_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        old1_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
        old_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
        acc1_2_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_2_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        old1_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
        old_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
        acc1_1_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_1_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        old1_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        old_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        acc1_0_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_0_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        old1_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        old_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_0_ce0 : OUT STD_LOGIC;
        tmp_hist_V_0_we0 : OUT STD_LOGIC;
        tmp_hist_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist_V_1_we0 : OUT STD_LOGIC;
        tmp_hist_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist_V_2_we0 : OUT STD_LOGIC;
        tmp_hist_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_3_ce0 : OUT STD_LOGIC;
        tmp_hist_V_3_we0 : OUT STD_LOGIC;
        tmp_hist_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_4_ce0 : OUT STD_LOGIC;
        tmp_hist_V_4_we0 : OUT STD_LOGIC;
        tmp_hist_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_5_ce0 : OUT STD_LOGIC;
        tmp_hist_V_5_we0 : OUT STD_LOGIC;
        tmp_hist_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_0_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_0_we0 : OUT STD_LOGIC;
        tmp_hist1_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_1_we0 : OUT STD_LOGIC;
        tmp_hist1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_2_we0 : OUT STD_LOGIC;
        tmp_hist1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_3_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_3_we0 : OUT STD_LOGIC;
        tmp_hist1_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_4_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_4_we0 : OUT STD_LOGIC;
        tmp_hist1_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_5_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_5_we0 : OUT STD_LOGIC;
        tmp_hist1_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_10_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_10_out_ap_vld : OUT STD_LOGIC;
        tmp1_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_11_out_ap_vld : OUT STD_LOGIC;
        tmp_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_11_out_ap_vld : OUT STD_LOGIC;
        tmp_acc1_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_8_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_8_out_ap_vld : OUT STD_LOGIC;
        tmp1_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_10_out_ap_vld : OUT STD_LOGIC;
        tmp_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_10_out_ap_vld : OUT STD_LOGIC;
        tmp_acc1_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_6_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_6_out_ap_vld : OUT STD_LOGIC;
        tmp1_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_9_out_ap_vld : OUT STD_LOGIC;
        tmp_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_9_out_ap_vld : OUT STD_LOGIC;
        tmp_acc1_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_4_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_4_out_ap_vld : OUT STD_LOGIC;
        tmp1_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_8_out_ap_vld : OUT STD_LOGIC;
        tmp_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_8_out_ap_vld : OUT STD_LOGIC;
        tmp_acc1_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_2_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_2_out_ap_vld : OUT STD_LOGIC;
        tmp1_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_7_out_ap_vld : OUT STD_LOGIC;
        tmp_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_7_out_ap_vld : OUT STD_LOGIC;
        tmp_acc1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_out_ap_vld : OUT STD_LOGIC;
        tmp1_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_6_out_ap_vld : OUT STD_LOGIC;
        tmp_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_hist_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_0_ce0 : OUT STD_LOGIC;
        tmp_hist_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_0_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_3_ce0 : OUT STD_LOGIC;
        tmp_hist_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_3_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        hist_ce0 : OUT STD_LOGIC;
        hist_we0 : OUT STD_LOGIC;
        hist_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_4_ce0 : OUT STD_LOGIC;
        tmp_hist_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_4_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        hist1_ce0 : OUT STD_LOGIC;
        hist1_we0 : OUT STD_LOGIC;
        hist1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_5_ce0 : OUT STD_LOGIC;
        tmp_hist_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist1_V_5_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        hist2_ce0 : OUT STD_LOGIC;
        hist2_we0 : OUT STD_LOGIC;
        hist2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    tmp_hist_V_0_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_0_address0,
        ce0 => tmp_hist_V_0_ce0,
        we0 => tmp_hist_V_0_we0,
        d0 => tmp_hist_V_0_d0,
        q0 => tmp_hist_V_0_q0);

    tmp_hist_V_1_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_1_address0,
        ce0 => tmp_hist_V_1_ce0,
        we0 => tmp_hist_V_1_we0,
        d0 => tmp_hist_V_1_d0,
        q0 => tmp_hist_V_1_q0);

    tmp_hist_V_2_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_2_address0,
        ce0 => tmp_hist_V_2_ce0,
        we0 => tmp_hist_V_2_we0,
        d0 => tmp_hist_V_2_d0,
        q0 => tmp_hist_V_2_q0);

    tmp_hist_V_3_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_3_address0,
        ce0 => tmp_hist_V_3_ce0,
        we0 => tmp_hist_V_3_we0,
        d0 => tmp_hist_V_3_d0,
        q0 => tmp_hist_V_3_q0);

    tmp_hist_V_4_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_4_address0,
        ce0 => tmp_hist_V_4_ce0,
        we0 => tmp_hist_V_4_we0,
        d0 => tmp_hist_V_4_d0,
        q0 => tmp_hist_V_4_q0);

    tmp_hist_V_5_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_5_address0,
        ce0 => tmp_hist_V_5_ce0,
        we0 => tmp_hist_V_5_we0,
        d0 => tmp_hist_V_5_d0,
        q0 => tmp_hist_V_5_q0);

    tmp_hist1_V_0_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_0_address0,
        ce0 => tmp_hist1_V_0_ce0,
        we0 => tmp_hist1_V_0_we0,
        d0 => tmp_hist1_V_0_d0,
        q0 => tmp_hist1_V_0_q0);

    tmp_hist1_V_1_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_1_address0,
        ce0 => tmp_hist1_V_1_ce0,
        we0 => tmp_hist1_V_1_we0,
        d0 => tmp_hist1_V_1_d0,
        q0 => tmp_hist1_V_1_q0);

    tmp_hist1_V_2_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_2_address0,
        ce0 => tmp_hist1_V_2_ce0,
        we0 => tmp_hist1_V_2_we0,
        d0 => tmp_hist1_V_2_d0,
        q0 => tmp_hist1_V_2_q0);

    tmp_hist1_V_3_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_3_address0,
        ce0 => tmp_hist1_V_3_ce0,
        we0 => tmp_hist1_V_3_we0,
        d0 => tmp_hist1_V_3_d0,
        q0 => tmp_hist1_V_3_q0);

    tmp_hist1_V_4_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_4_address0,
        ce0 => tmp_hist1_V_4_ce0,
        we0 => tmp_hist1_V_4_we0,
        d0 => tmp_hist1_V_4_d0,
        q0 => tmp_hist1_V_4_q0);

    tmp_hist1_V_5_U : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_5_address0,
        ce0 => tmp_hist1_V_5_ce0,
        we0 => tmp_hist1_V_5_we0,
        d0 => tmp_hist1_V_5_d0,
        q0 => tmp_hist1_V_5_q0);

    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424 : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start,
        ap_done => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_done,
        ap_idle => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_idle,
        ap_ready => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_ready,
        hist_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_address0,
        hist_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_ce0,
        hist_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_we0,
        hist_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_d0,
        hist1_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_address0,
        hist1_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_ce0,
        hist1_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_we0,
        hist1_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_d0,
        hist2_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_address0,
        hist2_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_ce0,
        hist2_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_we0,
        hist2_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_d0);

    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434 : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start,
        ap_done => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_done,
        ap_idle => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_idle,
        ap_ready => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_ready,
        tmp_hist_V_0_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_address0,
        tmp_hist_V_0_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_ce0,
        tmp_hist_V_0_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_we0,
        tmp_hist_V_0_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_d0,
        tmp_hist1_V_0_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_address0,
        tmp_hist1_V_0_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_ce0,
        tmp_hist1_V_0_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_we0,
        tmp_hist1_V_0_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_d0,
        tmp_hist_V_1_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_address0,
        tmp_hist_V_1_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_ce0,
        tmp_hist_V_1_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_we0,
        tmp_hist_V_1_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_d0,
        tmp_hist1_V_1_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_address0,
        tmp_hist1_V_1_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_ce0,
        tmp_hist1_V_1_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_we0,
        tmp_hist1_V_1_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_d0,
        tmp_hist_V_2_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_address0,
        tmp_hist_V_2_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_ce0,
        tmp_hist_V_2_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_we0,
        tmp_hist_V_2_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_d0,
        tmp_hist1_V_2_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_address0,
        tmp_hist1_V_2_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_ce0,
        tmp_hist1_V_2_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_we0,
        tmp_hist1_V_2_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_d0,
        tmp_hist_V_3_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_address0,
        tmp_hist_V_3_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_ce0,
        tmp_hist_V_3_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_we0,
        tmp_hist_V_3_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_d0,
        tmp_hist1_V_3_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_address0,
        tmp_hist1_V_3_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_ce0,
        tmp_hist1_V_3_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_we0,
        tmp_hist1_V_3_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_d0,
        tmp_hist_V_4_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_address0,
        tmp_hist_V_4_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_ce0,
        tmp_hist_V_4_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_we0,
        tmp_hist_V_4_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_d0,
        tmp_hist1_V_4_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_address0,
        tmp_hist1_V_4_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_ce0,
        tmp_hist1_V_4_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_we0,
        tmp_hist1_V_4_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_d0,
        tmp_hist_V_5_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_address0,
        tmp_hist_V_5_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_ce0,
        tmp_hist_V_5_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_we0,
        tmp_hist_V_5_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_d0,
        tmp_hist1_V_5_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_address0,
        tmp_hist1_V_5_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_ce0,
        tmp_hist1_V_5_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_we0,
        tmp_hist1_V_5_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_d0);

    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462 : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start,
        ap_done => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done,
        ap_idle => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_idle,
        ap_ready => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_ready,
        demosaic_out_4198_dout => demosaic_out_4198_dout,
        demosaic_out_4198_empty_n => demosaic_out_4198_empty_n,
        demosaic_out_4198_read => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_demosaic_out_4198_read,
        impop_41_din => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_din,
        impop_41_full_n => impop_41_full_n,
        impop_41_write => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_write,
        acc1_5_load_1 => acc1_5_load_1_reg_1316,
        acc_5_load_1 => acc_5_load_1_reg_1311,
        old1_5_load => old1_5_load_reg_1306,
        old_5_load => old_5_load_reg_1301,
        acc1_4_load_1 => acc1_4_load_1_reg_1296,
        acc_4_load_1 => acc_4_load_1_reg_1291,
        old1_4_load => old1_4_load_reg_1286,
        old_4_load => old_4_load_reg_1281,
        acc1_3_load_1 => acc1_3_load_1_reg_1276,
        acc_3_load_1 => acc_3_load_1_reg_1271,
        old1_3_load => old1_3_load_reg_1266,
        old_3_load => old_3_load_reg_1261,
        acc1_2_load_1 => acc1_2_load_1_reg_1256,
        acc_2_load_1 => acc_2_load_1_reg_1251,
        old1_2_load => old1_2_load_reg_1246,
        old_2_load => old_2_load_reg_1241,
        acc1_1_load_1 => acc1_1_load_1_reg_1236,
        acc_1_load_1 => acc_1_load_1_reg_1231,
        old1_1_load => old1_1_load_reg_1226,
        old_1_load => old_1_load_reg_1221,
        acc1_0_load_1 => acc1_0_load_1_reg_1216,
        acc_0_load_1 => acc_0_load_1_reg_1211,
        old1_0_load => old1_0_load_reg_1206,
        old_0_load => old_0_load_reg_1201,
        empty => tmp_90_reg_1321,
        tmp_hist_V_0_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_address0,
        tmp_hist_V_0_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_ce0,
        tmp_hist_V_0_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_we0,
        tmp_hist_V_0_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_d0,
        tmp_hist_V_0_q0 => tmp_hist_V_0_q0,
        tmp_hist_V_1_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_address0,
        tmp_hist_V_1_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_ce0,
        tmp_hist_V_1_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_we0,
        tmp_hist_V_1_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_d0,
        tmp_hist_V_1_q0 => tmp_hist_V_1_q0,
        tmp_hist_V_2_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_address0,
        tmp_hist_V_2_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_ce0,
        tmp_hist_V_2_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_we0,
        tmp_hist_V_2_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_d0,
        tmp_hist_V_2_q0 => tmp_hist_V_2_q0,
        tmp_hist_V_3_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_address0,
        tmp_hist_V_3_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_ce0,
        tmp_hist_V_3_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_we0,
        tmp_hist_V_3_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_d0,
        tmp_hist_V_3_q0 => tmp_hist_V_3_q0,
        tmp_hist_V_4_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_address0,
        tmp_hist_V_4_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_ce0,
        tmp_hist_V_4_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_we0,
        tmp_hist_V_4_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_d0,
        tmp_hist_V_4_q0 => tmp_hist_V_4_q0,
        tmp_hist_V_5_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_address0,
        tmp_hist_V_5_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_ce0,
        tmp_hist_V_5_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_we0,
        tmp_hist_V_5_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_d0,
        tmp_hist_V_5_q0 => tmp_hist_V_5_q0,
        tmp_hist1_V_0_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_address0,
        tmp_hist1_V_0_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_ce0,
        tmp_hist1_V_0_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_we0,
        tmp_hist1_V_0_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_d0,
        tmp_hist1_V_0_q0 => tmp_hist1_V_0_q0,
        tmp_hist1_V_1_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_address0,
        tmp_hist1_V_1_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_ce0,
        tmp_hist1_V_1_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_we0,
        tmp_hist1_V_1_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_d0,
        tmp_hist1_V_1_q0 => tmp_hist1_V_1_q0,
        tmp_hist1_V_2_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_address0,
        tmp_hist1_V_2_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_ce0,
        tmp_hist1_V_2_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_we0,
        tmp_hist1_V_2_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_d0,
        tmp_hist1_V_2_q0 => tmp_hist1_V_2_q0,
        tmp_hist1_V_3_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_address0,
        tmp_hist1_V_3_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_ce0,
        tmp_hist1_V_3_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_we0,
        tmp_hist1_V_3_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_d0,
        tmp_hist1_V_3_q0 => tmp_hist1_V_3_q0,
        tmp_hist1_V_4_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_address0,
        tmp_hist1_V_4_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_ce0,
        tmp_hist1_V_4_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_we0,
        tmp_hist1_V_4_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_d0,
        tmp_hist1_V_4_q0 => tmp_hist1_V_4_q0,
        tmp_hist1_V_5_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_address0,
        tmp_hist1_V_5_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_ce0,
        tmp_hist1_V_5_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_we0,
        tmp_hist1_V_5_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_d0,
        tmp_hist1_V_5_q0 => tmp_hist1_V_5_q0,
        tmp_acc1_10_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out,
        tmp_acc1_10_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out_ap_vld,
        tmp_acc_10_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out,
        tmp_acc_10_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out_ap_vld,
        tmp1_11_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out,
        tmp1_11_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out_ap_vld,
        tmp_11_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out,
        tmp_11_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out_ap_vld,
        tmp_acc1_8_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out,
        tmp_acc1_8_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out_ap_vld,
        tmp_acc_8_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out,
        tmp_acc_8_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out_ap_vld,
        tmp1_10_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out,
        tmp1_10_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out_ap_vld,
        tmp_10_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out,
        tmp_10_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out_ap_vld,
        tmp_acc1_6_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out,
        tmp_acc1_6_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out_ap_vld,
        tmp_acc_6_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out,
        tmp_acc_6_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out_ap_vld,
        tmp1_9_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out,
        tmp1_9_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out_ap_vld,
        tmp_9_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out,
        tmp_9_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out_ap_vld,
        tmp_acc1_4_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out,
        tmp_acc1_4_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out_ap_vld,
        tmp_acc_4_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out,
        tmp_acc_4_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out_ap_vld,
        tmp1_8_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out,
        tmp1_8_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out_ap_vld,
        tmp_8_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out,
        tmp_8_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out_ap_vld,
        tmp_acc1_2_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out,
        tmp_acc1_2_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out_ap_vld,
        tmp_acc_2_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out,
        tmp_acc_2_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out_ap_vld,
        tmp1_7_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out,
        tmp1_7_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out_ap_vld,
        tmp_7_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out,
        tmp_7_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out_ap_vld,
        tmp_acc1_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out,
        tmp_acc1_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out_ap_vld,
        tmp_acc_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out,
        tmp_acc_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out_ap_vld,
        tmp1_6_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out,
        tmp1_6_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out_ap_vld,
        tmp_6_out => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out,
        tmp_6_out_ap_vld => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out_ap_vld);

    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531 : component ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start,
        ap_done => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done,
        ap_idle => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_idle,
        ap_ready => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_ready,
        tmp_hist_V_0_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_address0,
        tmp_hist_V_0_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_ce0,
        tmp_hist_V_0_q0 => tmp_hist_V_0_q0,
        tmp_hist1_V_0_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_address0,
        tmp_hist1_V_0_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_ce0,
        tmp_hist1_V_0_q0 => tmp_hist1_V_0_q0,
        tmp_hist_V_3_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_address0,
        tmp_hist_V_3_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_ce0,
        tmp_hist_V_3_q0 => tmp_hist_V_3_q0,
        tmp_hist1_V_3_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_address0,
        tmp_hist1_V_3_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_ce0,
        tmp_hist1_V_3_q0 => tmp_hist1_V_3_q0,
        hist_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_address0,
        hist_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_ce0,
        hist_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_we0,
        hist_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_d0,
        tmp_hist_V_1_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_address0,
        tmp_hist_V_1_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_ce0,
        tmp_hist_V_1_q0 => tmp_hist_V_1_q0,
        tmp_hist1_V_1_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_address0,
        tmp_hist1_V_1_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_ce0,
        tmp_hist1_V_1_q0 => tmp_hist1_V_1_q0,
        tmp_hist_V_4_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_address0,
        tmp_hist_V_4_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_ce0,
        tmp_hist_V_4_q0 => tmp_hist_V_4_q0,
        tmp_hist1_V_4_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_address0,
        tmp_hist1_V_4_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_ce0,
        tmp_hist1_V_4_q0 => tmp_hist1_V_4_q0,
        hist1_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_address0,
        hist1_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_ce0,
        hist1_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_we0,
        hist1_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_d0,
        tmp_hist_V_2_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_address0,
        tmp_hist_V_2_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_ce0,
        tmp_hist_V_2_q0 => tmp_hist_V_2_q0,
        tmp_hist1_V_2_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_address0,
        tmp_hist1_V_2_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_ce0,
        tmp_hist1_V_2_q0 => tmp_hist1_V_2_q0,
        tmp_hist_V_5_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_address0,
        tmp_hist_V_5_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_ce0,
        tmp_hist_V_5_q0 => tmp_hist_V_5_q0,
        tmp_hist1_V_5_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_address0,
        tmp_hist1_V_5_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_ce0,
        tmp_hist1_V_5_q0 => tmp_hist1_V_5_q0,
        hist2_address0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_address0,
        hist2_ce0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_ce0,
        hist2_we0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_we0,
        hist2_d0 => grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg <= ap_const_logic_0;
            else
                if (((cmp3914_reg_1189 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_0))) then 
                    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_ready = ap_const_logic_1)) then 
                    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_ready = ap_const_logic_1)) then 
                    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_ready = ap_const_logic_1)) then 
                    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_ready = ap_const_logic_1)) then 
                    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    row_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_fu_120 <= ap_const_lv12_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                row_fu_120 <= row_2_reg_1193;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp3914_reg_1189 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                acc1_0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out;
                acc1_1 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out;
                acc1_2 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out;
                acc1_3 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out;
                acc1_4 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out;
                acc1_5 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out;
                acc_0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out;
                acc_1 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out;
                acc_2 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out;
                acc_3 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out;
                acc_4 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out;
                acc_5 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out;
                old1_0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out;
                old1_1 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out;
                old1_2 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out;
                old1_3 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out;
                old1_4 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out;
                old1_5 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out;
                old_0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out;
                old_1 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out;
                old_2 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out;
                old_3 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out;
                old_4 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out;
                old_5 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp3914_reg_1189 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_0))) then
                acc1_0_load_1_reg_1216 <= acc1_0;
                acc1_1_load_1_reg_1236 <= acc1_1;
                acc1_2_load_1_reg_1256 <= acc1_2;
                acc1_3_load_1_reg_1276 <= acc1_3;
                acc1_4_load_1_reg_1296 <= acc1_4;
                acc1_5_load_1_reg_1316 <= acc1_5;
                acc_0_load_1_reg_1211 <= acc_0;
                acc_1_load_1_reg_1231 <= acc_1;
                acc_2_load_1_reg_1251 <= acc_2;
                acc_3_load_1_reg_1271 <= acc_3;
                acc_4_load_1_reg_1291 <= acc_4;
                acc_5_load_1_reg_1311 <= acc_5;
                old1_0_load_reg_1206 <= old1_0;
                old1_1_load_reg_1226 <= old1_1;
                old1_2_load_reg_1246 <= old1_2;
                old1_3_load_reg_1266 <= old1_3;
                old1_4_load_reg_1286 <= old1_4;
                old1_5_load_reg_1306 <= old1_5;
                old_0_load_reg_1201 <= old_0;
                old_1_load_reg_1221 <= old_1;
                old_2_load_reg_1241 <= old_2;
                old_3_load_reg_1261 <= old_3;
                old_4_load_reg_1281 <= old_4;
                old_5_load_reg_1301 <= old_5;
                    tmp_90_reg_1321(11 downto 1) <= tmp_90_fu_739_p3(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmp3914_reg_1189 <= cmp3914_fu_704_p2;
                    width_cast_reg_1184(10 downto 0) <= width_cast_fu_700_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                row_2_reg_1193 <= row_2_fu_713_p2;
            end if;
        end if;
    end process;
    width_cast_reg_1184(11) <= '0';
    tmp_90_reg_1321(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, cmp3914_reg_1189, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((cmp3914_reg_1189 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((cmp3914_reg_1189 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln515_fu_724_p2 <= std_logic_vector(unsigned(width_cast_reg_1184) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done)
    begin
        if ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done)
    begin
        if ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_done, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_done = ap_const_logic_0) or (grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done, ap_CS_fsm_state7)
    begin
        if ((((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done, ap_CS_fsm_state7)
    begin
        if (((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp3914_fu_704_p2 <= "1" when (width_fu_690_p4 = ap_const_lv11_0) else "0";

    demosaic_out_4198_read_assign_proc : process(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_demosaic_out_4198_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            demosaic_out_4198_read <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_demosaic_out_4198_read;
        else 
            demosaic_out_4198_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg;
    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg;
    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg;
    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg;

    hist1_address0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist1_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist1_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_address0;
        else 
            hist1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    hist1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist1_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist1_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_ce0;
        else 
            hist1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hist1_d0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist1_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist1_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_d0;
        else 
            hist1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hist1_we0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist1_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist1_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_we0;
        else 
            hist1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hist2_address0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist2_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist2_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_address0;
        else 
            hist2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    hist2_ce0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist2_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist2_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_ce0;
        else 
            hist2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hist2_d0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist2_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist2_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_d0;
        else 
            hist2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hist2_we0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist2_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist2_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_we0;
        else 
            hist2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_address0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_address0;
        else 
            hist_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    hist_ce0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_ce0;
        else 
            hist_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_d0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_d0;
        else 
            hist_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hist_we0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_we0;
        else 
            hist_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln509_fu_719_p2 <= "1" when (row_fu_120 = p_read) else "0";
    impop_41_din <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_din;

    impop_41_write_assign_proc : process(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            impop_41_write <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_write;
        else 
            impop_41_write <= ap_const_logic_0;
        end if; 
    end process;

    row_2_fu_713_p2 <= std_logic_vector(unsigned(row_fu_120) + unsigned(ap_const_lv12_1));
    tmp_89_fu_729_p4 <= add_ln515_fu_724_p2(11 downto 1);
    tmp_90_fu_739_p3 <= (tmp_89_fu_729_p4 & ap_const_lv1_0);

    tmp_hist1_V_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_fu_753_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_0_address0 <= zext_ln576_fu_753_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_0_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_0_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_0_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_address0;
        else 
            tmp_hist1_V_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_0_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_0_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_0_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_0_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_ce0;
        else 
            tmp_hist1_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_0_d0_assign_proc : process(acc1_0, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_0_d0 <= acc1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_0_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_0_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_d0;
        else 
            tmp_hist1_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_0_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_0_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_0_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_we0;
        else 
            tmp_hist1_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_1_fu_763_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_1_address0 <= zext_ln576_1_fu_763_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_1_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_1_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_1_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_address0;
        else 
            tmp_hist1_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_1_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_1_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_1_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_ce0;
        else 
            tmp_hist1_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_1_d0_assign_proc : process(acc1_1, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_1_d0 <= acc1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_1_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_1_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_d0;
        else 
            tmp_hist1_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_1_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_1_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_1_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_we0;
        else 
            tmp_hist1_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_2_fu_773_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_2_address0 <= zext_ln576_2_fu_773_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_2_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_2_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_2_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_address0;
        else 
            tmp_hist1_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_2_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_2_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_2_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_ce0;
        else 
            tmp_hist1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_2_d0_assign_proc : process(acc1_2, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_2_d0 <= acc1_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_2_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_2_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_d0;
        else 
            tmp_hist1_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_2_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_2_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_2_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_we0;
        else 
            tmp_hist1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_3_fu_783_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_3_address0 <= zext_ln576_3_fu_783_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_3_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_3_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_3_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_address0;
        else 
            tmp_hist1_V_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_3_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_3_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_3_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_3_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_ce0;
        else 
            tmp_hist1_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_3_d0_assign_proc : process(acc1_3, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_3_d0 <= acc1_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_3_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_3_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_d0;
        else 
            tmp_hist1_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_3_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_3_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_3_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_we0;
        else 
            tmp_hist1_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_4_fu_793_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_4_address0 <= zext_ln576_4_fu_793_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_4_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_4_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_4_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_address0;
        else 
            tmp_hist1_V_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_4_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_4_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_4_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_4_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_ce0;
        else 
            tmp_hist1_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_4_d0_assign_proc : process(acc1_4, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_4_d0 <= acc1_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_4_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_4_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_d0;
        else 
            tmp_hist1_V_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_4_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_4_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_4_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_4_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_we0;
        else 
            tmp_hist1_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_5_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_5_fu_803_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_5_address0 <= zext_ln576_5_fu_803_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_5_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_5_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_5_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_address0;
        else 
            tmp_hist1_V_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_5_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_5_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_5_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_5_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_ce0;
        else 
            tmp_hist1_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_5_d0_assign_proc : process(acc1_5, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_5_d0 <= acc1_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_5_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_5_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_d0;
        else 
            tmp_hist1_V_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_5_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist1_V_5_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_5_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_5_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_we0;
        else 
            tmp_hist1_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_fu_748_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_0_address0 <= zext_ln575_fu_748_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_0_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_0_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_0_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_address0;
        else 
            tmp_hist_V_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_0_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_0_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_0_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_0_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_ce0;
        else 
            tmp_hist_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_0_d0_assign_proc : process(acc_0, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_0_d0 <= acc_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_0_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_0_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_d0;
        else 
            tmp_hist_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_0_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_0_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_0_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_we0;
        else 
            tmp_hist_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_1_fu_758_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_1_address0 <= zext_ln575_1_fu_758_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_1_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_1_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_1_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_address0;
        else 
            tmp_hist_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_1_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_1_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_1_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_ce0;
        else 
            tmp_hist_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_1_d0_assign_proc : process(acc_1, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_1_d0 <= acc_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_1_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_1_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_d0;
        else 
            tmp_hist_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_1_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_1_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_1_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_we0;
        else 
            tmp_hist_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_2_fu_768_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_2_address0 <= zext_ln575_2_fu_768_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_2_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_2_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_2_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_address0;
        else 
            tmp_hist_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_2_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_2_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_2_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_ce0;
        else 
            tmp_hist_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_2_d0_assign_proc : process(acc_2, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_2_d0 <= acc_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_2_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_2_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_d0;
        else 
            tmp_hist_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_2_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_2_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_2_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_we0;
        else 
            tmp_hist_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_3_fu_778_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_3_address0 <= zext_ln575_3_fu_778_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_3_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_3_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_3_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_address0;
        else 
            tmp_hist_V_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_3_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_3_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_3_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_3_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_ce0;
        else 
            tmp_hist_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_3_d0_assign_proc : process(acc_3, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_3_d0 <= acc_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_3_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_3_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_d0;
        else 
            tmp_hist_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_3_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_3_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_3_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_we0;
        else 
            tmp_hist_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_4_fu_788_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_4_address0 <= zext_ln575_4_fu_788_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_4_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_4_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_4_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_address0;
        else 
            tmp_hist_V_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_4_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_4_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_4_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_4_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_ce0;
        else 
            tmp_hist_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_4_d0_assign_proc : process(acc_4, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_4_d0 <= acc_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_4_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_4_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_d0;
        else 
            tmp_hist_V_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_4_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_4_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_4_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_4_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_we0;
        else 
            tmp_hist_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_5_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_address0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_5_fu_798_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_5_address0 <= zext_ln575_5_fu_798_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_5_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_5_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_5_address0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_address0;
        else 
            tmp_hist_V_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_5_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_ce0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_5_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_5_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_5_ce0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_ce0;
        else 
            tmp_hist_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_5_d0_assign_proc : process(acc_5, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_d0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_d0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_5_d0 <= acc_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_5_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_5_d0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_d0;
        else 
            tmp_hist_V_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_5_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_719_p2, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_we0, grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_we0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln509_fu_719_p2 = ap_const_lv1_1))) then 
            tmp_hist_V_5_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_5_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_5_we0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_we0;
        else 
            tmp_hist_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    width_cast_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_fu_690_p4),12));
    width_fu_690_p4 <= p_read1(11 downto 1);
    zext_ln575_1_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old_1),64));
    zext_ln575_2_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old_2),64));
    zext_ln575_3_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old_3),64));
    zext_ln575_4_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old_4),64));
    zext_ln575_5_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old_5),64));
    zext_ln575_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old_0),64));
    zext_ln576_1_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old1_1),64));
    zext_ln576_2_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old1_2),64));
    zext_ln576_3_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old1_3),64));
    zext_ln576_4_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old1_4),64));
    zext_ln576_5_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old1_5),64));
    zext_ln576_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(old1_0),64));
end behav;
