// Seed: 2722877414
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always $display;
  assign id_22 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri id_4,
    input wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    output tri id_10,
    output tri id_11,
    output supply0 id_12,
    input wor id_13,
    output tri0 id_14,
    input tri1 id_15,
    output uwire id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign id_14 = (id_7);
  rpmos (1'd0, 1, 1, id_2 == 1, 1);
  wire id_19, id_20;
endmodule
