{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 21:49:42 2021 " "Info: Processing started: Thu May 06 21:49:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8YIWEIJICUNQI.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8YIWEIJICUNQI.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8YIWEIJICUNQI " "Info: Found entity 1: 8YIWEIJICUNQI" {  } { { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8YIWEIJICUNQI " "Info: Elaborating entity \"8YIWEIJICUNQI\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "4yiweijicunqi.bdf 1 1 " "Warning: Using design file 4yiweijicunqi.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4yiweijicunqi " "Info: Found entity 1: 4yiweijicunqi" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4yiweijicunqi 4yiweijicunqi:inst " "Info: Elaborating entity \"4yiweijicunqi\" for hierarchy \"4yiweijicunqi:inst\"" {  } { { "8YIWEIJICUNQI.bdf" "inst" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 48 624 720 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Info: Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 21:49:44 2021 " "Info: Processing ended: Thu May 06 21:49:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 21:49:44 2021 " "Info: Processing started: Thu May 06 21:49:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "8YIWEIJICUNQI EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"8YIWEIJICUNQI\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node CP (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CP } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.799 ns register register " "Info: Estimated most critical path is register to register delay of 1.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4yiweijicunqi:inst\|inst18 1 REG LAB_X28_Y3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X28_Y3; Fanout = 2; REG Node = '4yiweijicunqi:inst\|inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.650 ns) 0.880 ns 4yiweijicunqi:inst\|inst7~6 2 COMB LAB_X28_Y3 1 " "Info: 2: + IC(0.230 ns) + CELL(0.650 ns) = 0.880 ns; Loc. = LAB_X28_Y3; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst7~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { 4yiweijicunqi:inst|inst18 4yiweijicunqi:inst|inst7~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 600 664 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 1.691 ns 4yiweijicunqi:inst\|inst7 3 COMB LAB_X28_Y3 1 " "Info: 3: + IC(0.160 ns) + CELL(0.651 ns) = 1.691 ns; Loc. = LAB_X28_Y3; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 4yiweijicunqi:inst|inst7~6 4yiweijicunqi:inst|inst7 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 600 664 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.799 ns 4yiweijicunqi:inst\|inst19 4 REG LAB_X28_Y3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.799 ns; Loc. = LAB_X28_Y3; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 4yiweijicunqi:inst|inst7 4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 78.32 % ) " "Info: Total cell delay = 1.409 ns ( 78.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.390 ns ( 21.68 % ) " "Info: Total interconnect delay = 0.390 ns ( 21.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { 4yiweijicunqi:inst|inst18 4yiweijicunqi:inst|inst7~6 4yiweijicunqi:inst|inst7 4yiweijicunqi:inst|inst19 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y7 0 " "Info: Pin \"Y7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y6 0 " "Info: Pin \"Y6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 21:49:46 2021 " "Info: Processing ended: Thu May 06 21:49:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 21:49:47 2021 " "Info: Processing started: Thu May 06 21:49:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 21:49:48 2021 " "Info: Processing ended: Thu May 06 21:49:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 21:49:49 2021 " "Info: Processing started: Thu May 06 21:49:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register 4yiweijicunqi:inst1\|inst20 4yiweijicunqi:inst1\|inst21 340.02 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 340.02 MHz between source register \"4yiweijicunqi:inst1\|inst20\" and destination register \"4yiweijicunqi:inst1\|inst21\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.525 ns + Longest register register " "Info: + Longest register to register delay is 1.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4yiweijicunqi:inst1\|inst20 1 REG LCFF_X28_Y3_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst1\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4yiweijicunqi:inst1|inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.370 ns) 0.835 ns 4yiweijicunqi:inst1\|inst15~6 2 COMB LCCOMB_X28_Y3_N22 1 " "Info: 2: + IC(0.465 ns) + CELL(0.370 ns) = 0.835 ns; Loc. = LCCOMB_X28_Y3_N22; Fanout = 1; COMB Node = '4yiweijicunqi:inst1\|inst15~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { 4yiweijicunqi:inst1|inst20 4yiweijicunqi:inst1|inst15~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 600 664 592 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 1.417 ns 4yiweijicunqi:inst1\|inst15 3 COMB LCCOMB_X28_Y3_N14 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 1.417 ns; Loc. = LCCOMB_X28_Y3_N14; Fanout = 1; COMB Node = '4yiweijicunqi:inst1\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { 4yiweijicunqi:inst1|inst15~6 4yiweijicunqi:inst1|inst15 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 600 664 592 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.525 ns 4yiweijicunqi:inst1\|inst21 4 REG LCFF_X28_Y3_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.525 ns; Loc. = LCFF_X28_Y3_N15; Fanout = 2; REG Node = '4yiweijicunqi:inst1\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 4yiweijicunqi:inst1|inst15 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.85 % ) " "Info: Total cell delay = 0.684 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.841 ns ( 55.15 % ) " "Info: Total interconnect delay = 0.841 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { 4yiweijicunqi:inst1|inst20 4yiweijicunqi:inst1|inst15~6 4yiweijicunqi:inst1|inst15 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.525 ns" { 4yiweijicunqi:inst1|inst20 {} 4yiweijicunqi:inst1|inst15~6 {} 4yiweijicunqi:inst1|inst15 {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.465ns 0.376ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.884 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.884 ns 4yiweijicunqi:inst1\|inst21 3 REG LCFF_X28_Y3_N15 2 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X28_Y3_N15; Fanout = 2; REG Node = '4yiweijicunqi:inst1\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CP~clkctrl 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 62.97 % ) " "Info: Total cell delay = 1.816 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.884 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.884 ns 4yiweijicunqi:inst1\|inst20 3 REG LCFF_X28_Y3_N21 3 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X28_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst1\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CP~clkctrl 4yiweijicunqi:inst1|inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 62.97 % ) " "Info: Total cell delay = 1.816 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst20 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst20 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { 4yiweijicunqi:inst1|inst20 4yiweijicunqi:inst1|inst15~6 4yiweijicunqi:inst1|inst15 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.525 ns" { 4yiweijicunqi:inst1|inst20 {} 4yiweijicunqi:inst1|inst15~6 {} 4yiweijicunqi:inst1|inst15 {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.465ns 0.376ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst20 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 4yiweijicunqi:inst1|inst21 {} } {  } {  } "" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "4yiweijicunqi:inst1\|inst21 D0 CP 5.695 ns register " "Info: tsu for register \"4yiweijicunqi:inst1\|inst21\" (data pin = \"D0\", clock pin = \"CP\") is 5.695 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.619 ns + Longest pin register " "Info: + Longest pin to register delay is 8.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D0 1 PIN PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'D0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 432 232 400 448 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.749 ns) + CELL(0.206 ns) 7.929 ns 4yiweijicunqi:inst1\|inst15~6 2 COMB LCCOMB_X28_Y3_N22 1 " "Info: 2: + IC(6.749 ns) + CELL(0.206 ns) = 7.929 ns; Loc. = LCCOMB_X28_Y3_N22; Fanout = 1; COMB Node = '4yiweijicunqi:inst1\|inst15~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { D0 4yiweijicunqi:inst1|inst15~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 600 664 592 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 8.511 ns 4yiweijicunqi:inst1\|inst15 3 COMB LCCOMB_X28_Y3_N14 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 8.511 ns; Loc. = LCCOMB_X28_Y3_N14; Fanout = 1; COMB Node = '4yiweijicunqi:inst1\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { 4yiweijicunqi:inst1|inst15~6 4yiweijicunqi:inst1|inst15 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 600 664 592 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.619 ns 4yiweijicunqi:inst1\|inst21 4 REG LCFF_X28_Y3_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.619 ns; Loc. = LCFF_X28_Y3_N15; Fanout = 2; REG Node = '4yiweijicunqi:inst1\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 4yiweijicunqi:inst1|inst15 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.494 ns ( 17.33 % ) " "Info: Total cell delay = 1.494 ns ( 17.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.125 ns ( 82.67 % ) " "Info: Total interconnect delay = 7.125 ns ( 82.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.619 ns" { D0 4yiweijicunqi:inst1|inst15~6 4yiweijicunqi:inst1|inst15 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.619 ns" { D0 {} D0~combout {} 4yiweijicunqi:inst1|inst15~6 {} 4yiweijicunqi:inst1|inst15 {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.000ns 6.749ns 0.376ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.884 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.884 ns 4yiweijicunqi:inst1\|inst21 3 REG LCFF_X28_Y3_N15 2 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X28_Y3_N15; Fanout = 2; REG Node = '4yiweijicunqi:inst1\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CP~clkctrl 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 62.97 % ) " "Info: Total cell delay = 1.816 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.619 ns" { D0 4yiweijicunqi:inst1|inst15~6 4yiweijicunqi:inst1|inst15 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.619 ns" { D0 {} D0~combout {} 4yiweijicunqi:inst1|inst15~6 {} 4yiweijicunqi:inst1|inst15 {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.000ns 6.749ns 0.376ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst21 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Y2 4yiweijicunqi:inst1\|inst19 10.014 ns register " "Info: tco from clock \"CP\" to destination pin \"Y2\" through register \"4yiweijicunqi:inst1\|inst19\" is 10.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.884 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.884 ns 4yiweijicunqi:inst1\|inst19 3 REG LCFF_X28_Y3_N3 3 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X28_Y3_N3; Fanout = 3; REG Node = '4yiweijicunqi:inst1\|inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CP~clkctrl 4yiweijicunqi:inst1|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 62.97 % ) " "Info: Total cell delay = 1.816 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst19 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.826 ns + Longest register pin " "Info: + Longest register to pin delay is 6.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4yiweijicunqi:inst1\|inst19 1 REG LCFF_X28_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y3_N3; Fanout = 3; REG Node = '4yiweijicunqi:inst1\|inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4yiweijicunqi:inst1|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.750 ns) + CELL(3.076 ns) 6.826 ns Y2 2 PIN PIN_37 0 " "Info: 2: + IC(3.750 ns) + CELL(3.076 ns) = 6.826 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'Y2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { 4yiweijicunqi:inst1|inst19 Y2 } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 336 824 1000 352 "Y2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 45.06 % ) " "Info: Total cell delay = 3.076 ns ( 45.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.750 ns ( 54.94 % ) " "Info: Total interconnect delay = 3.750 ns ( 54.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { 4yiweijicunqi:inst1|inst19 Y2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { 4yiweijicunqi:inst1|inst19 {} Y2 {} } { 0.000ns 3.750ns } { 0.000ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst1|inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst1|inst19 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { 4yiweijicunqi:inst1|inst19 Y2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { 4yiweijicunqi:inst1|inst19 {} Y2 {} } { 0.000ns 3.750ns } { 0.000ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "4yiweijicunqi:inst\|inst18 RM CP -0.951 ns register " "Info: th for register \"4yiweijicunqi:inst\|inst18\" (data pin = \"RM\", clock pin = \"CP\") is -0.951 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.884 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.884 ns 4yiweijicunqi:inst\|inst18 3 REG LCFF_X28_Y3_N9 2 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X28_Y3_N9; Fanout = 2; REG Node = '4yiweijicunqi:inst\|inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CP~clkctrl 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 62.97 % ) " "Info: Total cell delay = 1.816 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst18 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.141 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns RM 1 PIN PIN_129 8 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_129; Fanout = 8; PIN Node = 'RM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 512 200 368 528 "RM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.206 ns) 3.328 ns 4yiweijicunqi:inst\|inst3~6 2 COMB LCCOMB_X28_Y3_N24 1 " "Info: 2: + IC(1.972 ns) + CELL(0.206 ns) = 3.328 ns; Loc. = LCCOMB_X28_Y3_N24; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst3~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { RM 4yiweijicunqi:inst|inst3~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 600 664 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.319 ns) 4.033 ns 4yiweijicunqi:inst\|inst3 3 COMB LCCOMB_X28_Y3_N8 1 " "Info: 3: + IC(0.386 ns) + CELL(0.319 ns) = 4.033 ns; Loc. = LCCOMB_X28_Y3_N8; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { 4yiweijicunqi:inst|inst3~6 4yiweijicunqi:inst|inst3 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 600 664 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.141 ns 4yiweijicunqi:inst\|inst18 4 REG LCFF_X28_Y3_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.141 ns; Loc. = LCFF_X28_Y3_N9; Fanout = 2; REG Node = '4yiweijicunqi:inst\|inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 4yiweijicunqi:inst|inst3 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.783 ns ( 43.06 % ) " "Info: Total cell delay = 1.783 ns ( 43.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.358 ns ( 56.94 % ) " "Info: Total interconnect delay = 2.358 ns ( 56.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { RM 4yiweijicunqi:inst|inst3~6 4yiweijicunqi:inst|inst3 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { RM {} RM~combout {} 4yiweijicunqi:inst|inst3~6 {} 4yiweijicunqi:inst|inst3 {} 4yiweijicunqi:inst|inst18 {} } { 0.000ns 0.000ns 1.972ns 0.386ns 0.000ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst18 {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { RM 4yiweijicunqi:inst|inst3~6 4yiweijicunqi:inst|inst3 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { RM {} RM~combout {} 4yiweijicunqi:inst|inst3~6 {} 4yiweijicunqi:inst|inst3 {} 4yiweijicunqi:inst|inst18 {} } { 0.000ns 0.000ns 1.972ns 0.386ns 0.000ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 21:49:50 2021 " "Info: Processing ended: Thu May 06 21:49:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
