Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Sep 13 02:17:50 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Counter16Bit_timing_summary_routed.rpt -pb Counter16Bit_timing_summary_routed.pb -rpx Counter16Bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter16Bit
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   38          
TIMING-20  Warning   Non-clocked latch               34          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (809)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (16)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (809)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter/counter_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/done_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_delta_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: counter_mode_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.857        0.000                      0                  364        0.184        0.000                      0                  364        3.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.857        0.000                      0                  364        0.184        0.000                      0                  364        3.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.917ns (45.736%)  route 4.647ns (54.264%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.871    13.946    counter/remainder
    SLICE_X35Y15         FDRE                                         f  counter/remainder_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.497    14.855    counter/CLK
    SLICE_X35Y15         FDRE                                         r  counter/remainder_reg[10]/C
                         clock pessimism              0.391    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X35Y15         FDRE (Setup_fdre_C_CE)      -0.408    14.803    counter/remainder_reg[10]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.917ns (45.736%)  route 4.647ns (54.264%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.871    13.946    counter/remainder
    SLICE_X35Y15         FDRE                                         f  counter/remainder_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.497    14.855    counter/CLK
    SLICE_X35Y15         FDRE                                         r  counter/remainder_reg[1]/C
                         clock pessimism              0.391    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X35Y15         FDRE (Setup_fdre_C_CE)      -0.408    14.803    counter/remainder_reg[1]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.917ns (45.736%)  route 4.647ns (54.264%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.871    13.946    counter/remainder
    SLICE_X35Y15         FDRE                                         f  counter/remainder_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.497    14.855    counter/CLK
    SLICE_X35Y15         FDRE                                         r  counter/remainder_reg[2]/C
                         clock pessimism              0.391    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X35Y15         FDRE (Setup_fdre_C_CE)      -0.408    14.803    counter/remainder_reg[2]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.917ns (45.736%)  route 4.647ns (54.264%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.871    13.946    counter/remainder
    SLICE_X35Y15         FDRE                                         f  counter/remainder_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.497    14.855    counter/CLK
    SLICE_X35Y15         FDRE                                         r  counter/remainder_reg[9]/C
                         clock pessimism              0.391    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X35Y15         FDRE (Setup_fdre_C_CE)      -0.408    14.803    counter/remainder_reg[9]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.917ns (45.848%)  route 4.626ns (54.152%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.850    13.925    counter/remainder
    SLICE_X34Y15         FDRE                                         f  counter/remainder_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.497    14.855    counter/CLK
    SLICE_X34Y15         FDRE                                         r  counter/remainder_reg[11]/C
                         clock pessimism              0.391    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X34Y15         FDRE (Setup_fdre_C_CE)      -0.372    14.839    counter/remainder_reg[11]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.917ns (45.848%)  route 4.626ns (54.152%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.850    13.925    counter/remainder
    SLICE_X34Y15         FDRE                                         f  counter/remainder_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.497    14.855    counter/CLK
    SLICE_X34Y15         FDRE                                         r  counter/remainder_reg[7]/C
                         clock pessimism              0.391    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X34Y15         FDRE (Setup_fdre_C_CE)      -0.372    14.839    counter/remainder_reg[7]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.917ns (45.848%)  route 4.626ns (54.152%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.850    13.925    counter/remainder
    SLICE_X34Y15         FDRE                                         f  counter/remainder_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.497    14.855    counter/CLK
    SLICE_X34Y15         FDRE                                         r  counter/remainder_reg[8]/C
                         clock pessimism              0.391    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X34Y15         FDRE (Setup_fdre_C_CE)      -0.372    14.839    counter/remainder_reg[8]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 3.917ns (46.608%)  route 4.487ns (53.392%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.711    13.785    counter/remainder
    SLICE_X33Y16         FDRE                                         f  counter/remainder_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.496    14.854    counter/CLK
    SLICE_X33Y16         FDRE                                         r  counter/remainder_reg[3]/C
                         clock pessimism              0.391    15.245    
                         clock uncertainty           -0.035    15.210    
    SLICE_X33Y16         FDRE (Setup_fdre_C_CE)      -0.408    14.802    counter/remainder_reg[3]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 3.917ns (46.608%)  route 4.487ns (53.392%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.711    13.785    counter/remainder
    SLICE_X33Y16         FDRE                                         f  counter/remainder_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.496    14.854    counter/CLK
    SLICE_X33Y16         FDRE                                         r  counter/remainder_reg[4]/C
                         clock pessimism              0.391    15.245    
                         clock uncertainty           -0.035    15.210    
    SLICE_X33Y16         FDRE (Setup_fdre_C_CE)      -0.408    14.802    counter/remainder_reg[4]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/remainder_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 3.917ns (46.608%)  route 4.487ns (53.392%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.800     6.638    counter/counts[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.145 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.145    counter/counter_reg[3]_i_2_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.259    counter/counter_reg[7]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.845     8.417    counter/counter_reg[11]_i_2_n_4
    SLICE_X39Y20         LUT4 (Prop_lut4_I2_O)        0.306     8.723 r  counter/start0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.723    counter/start0_carry__0_i_7_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.273 r  counter/start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.273    counter/start0_carry__0_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.566 r  counter/start0_carry__1/CO[0]
                         net (fo=4, routed)           0.490    10.056    counter/start0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.373    10.429 r  counter/start_reg_i_2/O
                         net (fo=1, routed)           0.669    11.099    counter/start2_out
    SLICE_X39Y21         LDCE (SetClr_ldce_CLR_Q)     0.885    11.984 f  counter/start_reg/Q
                         net (fo=3, routed)           0.971    12.955    counter/start
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.120    13.075 f  counter/remainder[15]_i_1/O
                         net (fo=16, routed)          0.711    13.785    counter/remainder
    SLICE_X33Y16         FDRE                                         f  counter/remainder_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.496    14.854    counter/CLK
    SLICE_X33Y16         FDRE                                         r  counter/remainder_reg[5]/C
                         clock pessimism              0.391    15.245    
                         clock uncertainty           -0.035    15.210    
    SLICE_X33Y16         FDRE (Setup_fdre_C_CE)      -0.408    14.802    counter/remainder_reg[5]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  1.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  pre_counter_delta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pre_counter_delta_reg[0]/Q
                         net (fo=1, routed)           0.113     1.722    pre_counter_delta[0]
    SLICE_X41Y13         FDRE                                         r  counter_delta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  counter_delta_reg[0]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.070     1.538    counter_delta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.588     1.466    CLK100_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  pre_counter_delta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pre_counter_delta_reg[3]/Q
                         net (fo=1, routed)           0.116     1.723    pre_counter_delta[3]
    SLICE_X39Y14         FDRE                                         r  counter_delta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.856     1.981    CLK100_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  counter_delta_reg[3]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.070     1.536    counter_delta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.587     1.465    CLK100_IBUF_BUFG
    SLICE_X39Y16         FDRE                                         r  pre_counter_delta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pre_counter_delta_reg[4]/Q
                         net (fo=1, routed)           0.116     1.722    pre_counter_delta[4]
    SLICE_X39Y16         FDRE                                         r  counter_delta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.854     1.979    CLK100_IBUF_BUFG
    SLICE_X39Y16         FDRE                                         r  counter_delta_reg[4]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.070     1.535    counter_delta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.590     1.468    CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  pre_counter_delta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pre_counter_delta_reg[2]/Q
                         net (fo=1, routed)           0.116     1.725    pre_counter_delta[2]
    SLICE_X41Y13         FDRE                                         r  counter_delta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  counter_delta_reg[2]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.066     1.534    counter_delta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.587     1.465    CLK100_IBUF_BUFG
    SLICE_X39Y16         FDRE                                         r  pre_counter_delta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pre_counter_delta_reg[7]/Q
                         net (fo=1, routed)           0.116     1.722    pre_counter_delta[7]
    SLICE_X39Y16         FDRE                                         r  counter_delta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.854     1.979    CLK100_IBUF_BUFG
    SLICE_X39Y16         FDRE                                         r  counter_delta_reg[7]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.066     1.531    counter_delta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/match_led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.209ns (70.457%)  route 0.088ns (29.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.584     1.462    CLK100_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 f  reset_reg/Q
                         net (fo=89, routed)          0.088     1.714    counter/reset
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.759 r  counter/match_led_i_1/O
                         net (fo=1, routed)           0.000     1.759    counter/match_led_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  counter/match_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.851     1.976    counter/CLK
    SLICE_X43Y21         FDRE                                         r  counter/match_led_reg/C
                         clock pessimism             -0.501     1.475    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.091     1.566    counter/match_led_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.588     1.466    CLK100_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  pre_counter_delta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pre_counter_delta_reg[10]/Q
                         net (fo=1, routed)           0.125     1.732    pre_counter_delta[10]
    SLICE_X40Y17         FDRE                                         r  counter_delta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.855     1.980    CLK100_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  counter_delta_reg[10]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.070     1.536    counter_delta_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  pre_counter_delta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  pre_counter_delta_reg[9]/Q
                         net (fo=1, routed)           0.125     1.726    pre_counter_delta[9]
    SLICE_X40Y23         FDRE                                         r  counter_delta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.848     1.973    CLK100_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  counter_delta_reg[9]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.070     1.530    counter_delta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pre_max_set_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            max_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.584     1.462    CLK100_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  pre_max_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  pre_max_set_reg/Q
                         net (fo=1, routed)           0.112     1.738    pre_max_set
    SLICE_X42Y22         FDRE                                         r  max_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.850     1.975    CLK100_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  max_set_reg/C
                         clock pessimism             -0.500     1.475    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.059     1.534    max_set_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 counter/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/bit_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.552     1.430    counter/CLK
    SLICE_X32Y24         FDRE                                         r  counter/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  counter/bit_index_reg[0]/Q
                         net (fo=6, routed)           0.115     1.709    counter/bit_index_reg_n_0_[0]
    SLICE_X33Y24         LUT5 (Prop_lut5_I3_O)        0.048     1.757 r  counter/bit_index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.757    counter/bit_index[3]_i_1_n_0
    SLICE_X33Y24         FDRE                                         r  counter/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.942    counter/CLK
    SLICE_X33Y24         FDRE                                         r  counter/bit_index_reg[3]/C
                         clock pessimism             -0.499     1.443    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.107     1.550    counter/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y13    counter_delta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y17    counter_delta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y13    counter_delta_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y13    counter_delta_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14    counter_delta_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y16    counter_delta_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y14    counter_delta_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14    counter_delta_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y16    counter_delta_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y13    counter_delta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y13    counter_delta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y17    counter_delta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y17    counter_delta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y13    counter_delta_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y13    counter_delta_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y13    counter_delta_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y13    counter_delta_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y14    counter_delta_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y14    counter_delta_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13    counter_delta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13    counter_delta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y17    counter_delta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y17    counter_delta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y13    counter_delta_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y13    counter_delta_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13    counter_delta_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13    counter_delta_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y14    counter_delta_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y14    counter_delta_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        103.027ns  (logic 45.911ns (44.562%)  route 57.116ns (55.438%))
  Logic Levels:           195  (CARRY4=156 LUT2=3 LUT3=31 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   102.790 r  counter/underflow_count0__155/O[2]
                         net (fo=6, routed)           1.018   103.808    counter/underflow_count0__155_n_5
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.302   104.110 r  counter/underflow_count_reg[12]_i_4/O
                         net (fo=5, routed)           0.626   104.736    counter/underflow_count_reg[12]_i_4_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124   104.860 r  counter/underflow_count_reg[13]_i_5/O
                         net (fo=3, routed)           0.646   105.506    counter/underflow_count_reg[13]_i_5_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124   105.630 f  counter/underflow_count_reg[11]_i_3/O
                         net (fo=1, routed)           0.865   106.495    counter/underflow_count_reg[11]_i_3_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.124   106.619 r  counter/underflow_count_reg[11]_i_2/O
                         net (fo=1, routed)           1.026   107.645    counter/underflow_count_reg[11]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124   107.769 r  counter/underflow_count_reg[11]_i_1/O
                         net (fo=1, routed)           0.638   108.408    counter/underflow_count_reg[11]_i_1_n_0
    SLICE_X36Y21         LDCE                                         r  counter/underflow_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        103.001ns  (logic 45.797ns (44.463%)  route 57.204ns (55.537%))
  Logic Levels:           194  (CARRY4=156 LUT2=3 LUT3=32 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.773 r  counter/underflow_count0__155/O[0]
                         net (fo=4, routed)           0.883   103.656    counter/underflow_count0__155_n_7
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.299   103.955 r  counter/underflow_count_reg[4]_i_2/O
                         net (fo=7, routed)           1.151   105.106    counter/underflow_count_reg[4]_i_2_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I2_O)        0.124   105.230 r  counter/underflow_count_reg[8]_i_2/O
                         net (fo=3, routed)           1.037   106.267    counter/underflow_count_reg[8]_i_2_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I3_O)        0.124   106.391 r  counter/underflow_count_reg[9]_i_2/O
                         net (fo=1, routed)           1.341   107.732    counter/underflow_count0__526[9]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.154   107.886 r  counter/underflow_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.496   108.382    counter/underflow_count_reg[9]_i_1_n_0
    SLICE_X41Y21         LDCE                                         r  counter/underflow_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.766ns  (logic 45.767ns (44.535%)  route 56.999ns (55.465%))
  Logic Levels:           194  (CARRY4=156 LUT2=3 LUT3=31 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.773 f  counter/underflow_count0__155/O[0]
                         net (fo=4, routed)           0.883   103.656    counter/underflow_count0__155_n_7
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.299   103.955 f  counter/underflow_count_reg[4]_i_2/O
                         net (fo=7, routed)           1.151   105.106    counter/underflow_count_reg[4]_i_2_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I2_O)        0.124   105.230 f  counter/underflow_count_reg[8]_i_2/O
                         net (fo=3, routed)           0.814   106.044    counter/underflow_count_reg[8]_i_2_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124   106.168 r  counter/underflow_count_reg[10]_i_2/O
                         net (fo=1, routed)           0.665   106.833    counter/underflow_count_reg[10]_i_2_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124   106.957 r  counter/underflow_count_reg[10]_i_1/O
                         net (fo=1, routed)           1.190   108.147    counter/underflow_count_reg[10]_i_1_n_0
    SLICE_X36Y21         LDCE                                         r  counter/underflow_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.490ns  (logic 45.911ns (44.796%)  route 56.579ns (55.204%))
  Logic Levels:           195  (CARRY4=156 LUT2=3 LUT3=31 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   102.790 f  counter/underflow_count0__155/O[2]
                         net (fo=6, routed)           1.018   103.808    counter/underflow_count0__155_n_5
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.302   104.110 f  counter/underflow_count_reg[12]_i_4/O
                         net (fo=5, routed)           0.626   104.736    counter/underflow_count_reg[12]_i_4_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124   104.860 f  counter/underflow_count_reg[13]_i_5/O
                         net (fo=3, routed)           1.041   105.901    counter/underflow_count_reg[13]_i_5_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124   106.025 r  counter/underflow_count_reg[13]_i_2/O
                         net (fo=3, routed)           0.732   106.757    counter/underflow_count_reg[13]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.881 r  counter/underflow_count_reg[15]_i_3/O
                         net (fo=1, routed)           0.154   107.035    counter/underflow_count_reg[15]_i_3_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.124   107.159 r  counter/underflow_count_reg[15]_i_1/O
                         net (fo=1, routed)           0.712   107.871    counter/underflow_count_reg[15]_i_1_n_0
    SLICE_X37Y22         LDCE                                         r  counter/underflow_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.442ns  (logic 45.911ns (44.817%)  route 56.531ns (55.183%))
  Logic Levels:           195  (CARRY4=156 LUT2=3 LUT3=32 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   102.790 f  counter/underflow_count0__155/O[2]
                         net (fo=6, routed)           1.018   103.808    counter/underflow_count0__155_n_5
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.302   104.110 f  counter/underflow_count_reg[12]_i_4/O
                         net (fo=5, routed)           0.626   104.736    counter/underflow_count_reg[12]_i_4_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124   104.860 f  counter/underflow_count_reg[13]_i_5/O
                         net (fo=3, routed)           1.041   105.901    counter/underflow_count_reg[13]_i_5_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124   106.025 r  counter/underflow_count_reg[13]_i_2/O
                         net (fo=3, routed)           0.727   106.752    counter/underflow_count_reg[13]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124   106.876 r  counter/underflow_count_reg[14]_i_2/O
                         net (fo=1, routed)           0.823   107.699    counter/underflow_count0__526[14]
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.124   107.823 r  counter/underflow_count_reg[14]_i_1/O
                         net (fo=1, routed)           0.000   107.823    counter/underflow_count_reg[14]_i_1_n_0
    SLICE_X37Y22         LDCE                                         r  counter/underflow_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.092ns  (logic 45.767ns (44.829%)  route 56.325ns (55.171%))
  Logic Levels:           194  (CARRY4=156 LUT2=3 LUT3=31 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.773 r  counter/underflow_count0__155/O[0]
                         net (fo=4, routed)           0.883   103.656    counter/underflow_count0__155_n_7
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.299   103.955 r  counter/underflow_count_reg[4]_i_2/O
                         net (fo=7, routed)           0.863   104.818    counter/underflow_count_reg[4]_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.124   104.942 r  counter/underflow_count_reg[7]_i_3/O
                         net (fo=1, routed)           0.670   105.613    counter/underflow_count_reg[7]_i_3_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.124   105.737 r  counter/underflow_count_reg[7]_i_2/O
                         net (fo=1, routed)           0.815   106.552    counter/underflow_count_reg[7]_i_2_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124   106.676 r  counter/underflow_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.797   107.473    counter/underflow_count_reg[7]_i_1_n_0
    SLICE_X33Y17         LDCE                                         r  counter/underflow_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.984ns  (logic 45.643ns (44.755%)  route 56.341ns (55.245%))
  Logic Levels:           193  (CARRY4=156 LUT2=3 LUT3=31 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.773 r  counter/underflow_count0__155/O[0]
                         net (fo=4, routed)           0.883   103.656    counter/underflow_count0__155_n_7
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.299   103.955 r  counter/underflow_count_reg[4]_i_2/O
                         net (fo=7, routed)           1.151   105.106    counter/underflow_count_reg[4]_i_2_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I2_O)        0.124   105.230 r  counter/underflow_count_reg[8]_i_2/O
                         net (fo=3, routed)           1.190   106.420    counter/underflow_count_reg[8]_i_2_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.544 r  counter/underflow_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.821   107.365    counter/underflow_count_reg[8]_i_1_n_0
    SLICE_X32Y21         LDCE                                         r  counter/underflow_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.912ns  (logic 45.787ns (44.928%)  route 56.125ns (55.072%))
  Logic Levels:           194  (CARRY4=156 LUT2=3 LUT3=31 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   102.790 f  counter/underflow_count0__155/O[2]
                         net (fo=6, routed)           1.018   103.808    counter/underflow_count0__155_n_5
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.302   104.110 f  counter/underflow_count_reg[12]_i_4/O
                         net (fo=5, routed)           0.626   104.736    counter/underflow_count_reg[12]_i_4_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124   104.860 f  counter/underflow_count_reg[13]_i_5/O
                         net (fo=3, routed)           1.041   105.901    counter/underflow_count_reg[13]_i_5_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124   106.025 r  counter/underflow_count_reg[13]_i_2/O
                         net (fo=3, routed)           0.571   106.596    counter/underflow_count_reg[13]_i_2_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I3_O)        0.124   106.720 r  counter/underflow_count_reg[13]_i_1/O
                         net (fo=1, routed)           0.574   107.293    counter/underflow_count_reg[13]_i_1_n_0
    SLICE_X36Y23         LDCE                                         r  counter/underflow_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.778ns  (logic 45.901ns (45.099%)  route 55.877ns (54.901%))
  Logic Levels:           195  (CARRY4=157 LUT2=3 LUT3=32 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.665 r  counter/underflow_count0__155/CO[3]
                         net (fo=1, routed)           0.000   102.665    counter/underflow_count0__155_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   102.904 f  counter/underflow_count0__156/O[2]
                         net (fo=5, routed)           1.318   104.222    counter/underflow_count0__156_n_5
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.302   104.524 f  counter/underflow_count_reg[13]_i_7/O
                         net (fo=2, routed)           0.182   104.706    counter/underflow_count_reg[13]_i_7_n_0
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.124   104.830 r  counter/underflow_count_reg[13]_i_3/O
                         net (fo=2, routed)           0.820   105.650    counter/underflow_count_reg[13]_i_3_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I0_O)        0.124   105.774 r  counter/underflow_count_reg[12]_i_2/O
                         net (fo=1, routed)           0.876   106.650    counter/underflow_count_reg[12]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.774 r  counter/underflow_count_reg[12]_i_1/O
                         net (fo=1, routed)           0.385   107.159    counter/underflow_count_reg[12]_i_1_n_0
    SLICE_X36Y22         LDCE                                         r  counter/underflow_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.330ns  (logic 45.671ns (45.072%)  route 55.659ns (54.928%))
  Logic Levels:           193  (CARRY4=156 LUT2=3 LUT3=32 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.747     5.381    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          0.805     6.642    counter/counts[1]
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  counter/underflow_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.766    counter/underflow_count2_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.299 r  counter/underflow_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.299    counter/underflow_count2_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  counter/underflow_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.416    counter/underflow_count2_carry__0_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  counter/underflow_count2_carry__1/O[0]
                         net (fo=9, routed)           1.658     9.293    counter/underflow_count2_carry__1_n_7
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.588 r  counter/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.588    counter/i__carry__1_i_4__0_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.120 r  counter/underflow_count1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.120    counter/underflow_count1_inferred__1/i__carry__1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  counter/underflow_count1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.234    counter/underflow_count1_inferred__1/i__carry__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.568 r  counter/underflow_count1_inferred__1/i__carry__3/O[1]
                         net (fo=30, routed)          2.415    12.983    counter/underflow_count10_in[31]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.303    13.286 r  counter/underflow_count0_i_7/O
                         net (fo=1, routed)           0.000    13.286    counter/underflow_count0_i_7_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.818 r  counter/underflow_count0/CO[3]
                         net (fo=1, routed)           0.000    13.818    counter/underflow_count0_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.932 r  counter/underflow_count0__0/CO[3]
                         net (fo=1, routed)           0.000    13.932    counter/underflow_count0__0_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.046 r  counter/underflow_count0__1/CO[3]
                         net (fo=1, routed)           0.000    14.046    counter/underflow_count0__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  counter/underflow_count0__2/CO[3]
                         net (fo=1, routed)           0.000    14.160    counter/underflow_count0__2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.317 r  counter/underflow_count0__3/CO[1]
                         net (fo=20, routed)          1.456    15.773    counter/underflow_count0__3_n_2
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.102 r  counter/underflow_count0__7_i_3/O
                         net (fo=1, routed)           0.000    16.102    counter/underflow_count0__7_i_3_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  counter/underflow_count0__7/CO[3]
                         net (fo=1, routed)           0.000    16.652    counter/underflow_count0__7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.880 r  counter/underflow_count0__8/CO[2]
                         net (fo=20, routed)          1.666    18.546    counter/underflow_count0__8_n_1
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.313    18.859 r  counter/underflow_count0__9_i_3/O
                         net (fo=1, routed)           0.000    18.859    counter/underflow_count0__9_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.392 r  counter/underflow_count0__9/CO[3]
                         net (fo=1, routed)           0.000    19.392    counter/underflow_count0__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  counter/underflow_count0__10/CO[3]
                         net (fo=1, routed)           0.000    19.509    counter/underflow_count0__10_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  counter/underflow_count0__11/CO[3]
                         net (fo=1, routed)           0.000    19.626    counter/underflow_count0__11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  counter/underflow_count0__12/CO[3]
                         net (fo=1, routed)           0.000    19.743    counter/underflow_count0__12_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.972 r  counter/underflow_count0__13/CO[2]
                         net (fo=20, routed)          1.999    21.971    counter/underflow_count0__13_n_1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.310    22.281 r  counter/underflow_count0__14_i_3/O
                         net (fo=1, routed)           0.000    22.281    counter/underflow_count0__14_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.814 r  counter/underflow_count0__14/CO[3]
                         net (fo=1, routed)           0.000    22.814    counter/underflow_count0__14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.931 r  counter/underflow_count0__15/CO[3]
                         net (fo=1, routed)           0.000    22.931    counter/underflow_count0__15_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.048 r  counter/underflow_count0__16/CO[3]
                         net (fo=1, routed)           0.000    23.048    counter/underflow_count0__16_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.165 r  counter/underflow_count0__17/CO[3]
                         net (fo=1, routed)           0.000    23.165    counter/underflow_count0__17_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.394 r  counter/underflow_count0__18/CO[2]
                         net (fo=20, routed)          1.378    24.772    counter/underflow_count0__18_n_1
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.310    25.082 r  counter/underflow_count0__19_i_3/O
                         net (fo=1, routed)           0.000    25.082    counter/underflow_count0__19_i_3_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.615 r  counter/underflow_count0__19/CO[3]
                         net (fo=1, routed)           0.000    25.615    counter/underflow_count0__19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.732 r  counter/underflow_count0__20/CO[3]
                         net (fo=1, routed)           0.000    25.732    counter/underflow_count0__20_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.849 r  counter/underflow_count0__21/CO[3]
                         net (fo=1, routed)           0.000    25.849    counter/underflow_count0__21_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.966 r  counter/underflow_count0__22/CO[3]
                         net (fo=1, routed)           0.000    25.966    counter/underflow_count0__22_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.195 r  counter/underflow_count0__23/CO[2]
                         net (fo=20, routed)          1.380    27.575    counter/underflow_count0__23_n_1
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.310    27.885 r  counter/underflow_count0__24_i_3/O
                         net (fo=1, routed)           0.000    27.885    counter/underflow_count0__24_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  counter/underflow_count0__24/CO[3]
                         net (fo=1, routed)           0.000    28.435    counter/underflow_count0__24_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  counter/underflow_count0__25/CO[3]
                         net (fo=1, routed)           0.000    28.549    counter/underflow_count0__25_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  counter/underflow_count0__26/CO[3]
                         net (fo=1, routed)           0.000    28.663    counter/underflow_count0__26_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.777 r  counter/underflow_count0__27/CO[3]
                         net (fo=1, routed)           0.000    28.777    counter/underflow_count0__27_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.005 r  counter/underflow_count0__28/CO[2]
                         net (fo=20, routed)          1.560    30.564    counter/underflow_count0__28_n_1
    SLICE_X28Y29         LUT3 (Prop_lut3_I0_O)        0.313    30.877 r  counter/underflow_count0__29_i_1/O
                         net (fo=1, routed)           0.000    30.877    counter/underflow_count0__29_i_1_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.253 r  counter/underflow_count0__29/CO[3]
                         net (fo=1, routed)           0.000    31.253    counter/underflow_count0__29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.370 r  counter/underflow_count0__30/CO[3]
                         net (fo=1, routed)           0.000    31.370    counter/underflow_count0__30_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.487 r  counter/underflow_count0__31/CO[3]
                         net (fo=1, routed)           0.000    31.487    counter/underflow_count0__31_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.604 r  counter/underflow_count0__32/CO[3]
                         net (fo=1, routed)           0.000    31.604    counter/underflow_count0__32_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.833 r  counter/underflow_count0__33/CO[2]
                         net (fo=20, routed)          1.975    33.808    counter/underflow_count0__33_n_1
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.310    34.118 r  counter/underflow_count0__34_i_3/O
                         net (fo=1, routed)           0.000    34.118    counter/underflow_count0__34_i_3_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  counter/underflow_count0__34/CO[3]
                         net (fo=1, routed)           0.000    34.668    counter/underflow_count0__34_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  counter/underflow_count0__35/CO[3]
                         net (fo=1, routed)           0.000    34.782    counter/underflow_count0__35_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  counter/underflow_count0__36/CO[3]
                         net (fo=1, routed)           0.000    34.896    counter/underflow_count0__36_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.010 r  counter/underflow_count0__37/CO[3]
                         net (fo=1, routed)           0.000    35.010    counter/underflow_count0__37_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.238 r  counter/underflow_count0__38/CO[2]
                         net (fo=20, routed)          1.374    36.612    counter/underflow_count0__38_n_1
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.925 r  counter/underflow_count0__39_i_3/O
                         net (fo=1, routed)           0.000    36.925    counter/underflow_count0__39_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.475 r  counter/underflow_count0__39/CO[3]
                         net (fo=1, routed)           0.000    37.475    counter/underflow_count0__39_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.589 r  counter/underflow_count0__40/CO[3]
                         net (fo=1, routed)           0.000    37.589    counter/underflow_count0__40_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.703 r  counter/underflow_count0__41/CO[3]
                         net (fo=1, routed)           0.000    37.703    counter/underflow_count0__41_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.817 r  counter/underflow_count0__42/CO[3]
                         net (fo=1, routed)           0.000    37.817    counter/underflow_count0__42_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.045 r  counter/underflow_count0__43/CO[2]
                         net (fo=20, routed)          1.368    39.413    counter/underflow_count0__43_n_1
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.313    39.726 r  counter/underflow_count0__44_i_3/O
                         net (fo=1, routed)           0.000    39.726    counter/underflow_count0__44_i_3_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.259 r  counter/underflow_count0__44/CO[3]
                         net (fo=1, routed)           0.000    40.259    counter/underflow_count0__44_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  counter/underflow_count0__45/CO[3]
                         net (fo=1, routed)           0.000    40.376    counter/underflow_count0__45_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  counter/underflow_count0__46/CO[3]
                         net (fo=1, routed)           0.000    40.493    counter/underflow_count0__46_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  counter/underflow_count0__47/CO[3]
                         net (fo=1, routed)           0.000    40.610    counter/underflow_count0__47_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.839 r  counter/underflow_count0__48/CO[2]
                         net (fo=20, routed)          1.206    42.045    counter/underflow_count0__48_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.310    42.355 r  counter/underflow_count0__50_i_3/O
                         net (fo=1, routed)           0.000    42.355    counter/underflow_count0__50_i_3_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.905 r  counter/underflow_count0__50/CO[3]
                         net (fo=1, routed)           0.000    42.905    counter/underflow_count0__50_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.019 r  counter/underflow_count0__51/CO[3]
                         net (fo=1, routed)           0.000    43.019    counter/underflow_count0__51_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.133 r  counter/underflow_count0__52/CO[3]
                         net (fo=1, routed)           0.000    43.133    counter/underflow_count0__52_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.361 r  counter/underflow_count0__53/CO[2]
                         net (fo=20, routed)          1.763    45.124    counter/underflow_count0__53_n_1
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.313    45.437 r  counter/underflow_count0__54_i_1/O
                         net (fo=1, routed)           0.000    45.437    counter/underflow_count0__54_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.838 r  counter/underflow_count0__54/CO[3]
                         net (fo=1, routed)           0.000    45.838    counter/underflow_count0__54_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  counter/underflow_count0__55/CO[3]
                         net (fo=1, routed)           0.000    45.952    counter/underflow_count0__55_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.066 r  counter/underflow_count0__56/CO[3]
                         net (fo=1, routed)           0.000    46.066    counter/underflow_count0__56_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.180 r  counter/underflow_count0__57/CO[3]
                         net (fo=1, routed)           0.000    46.180    counter/underflow_count0__57_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.408 r  counter/underflow_count0__58/CO[2]
                         net (fo=20, routed)          1.616    48.023    counter/underflow_count0__58_n_1
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.313    48.336 r  counter/underflow_count0__59_i_2/O
                         net (fo=1, routed)           0.000    48.336    counter/underflow_count0__59_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.734 r  counter/underflow_count0__59/CO[3]
                         net (fo=1, routed)           0.000    48.734    counter/underflow_count0__59_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.848 r  counter/underflow_count0__60/CO[3]
                         net (fo=1, routed)           0.000    48.848    counter/underflow_count0__60_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  counter/underflow_count0__61/CO[3]
                         net (fo=1, routed)           0.000    48.962    counter/underflow_count0__61_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  counter/underflow_count0__62/CO[3]
                         net (fo=1, routed)           0.000    49.076    counter/underflow_count0__62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.304 r  counter/underflow_count0__63/CO[2]
                         net (fo=20, routed)          1.920    51.224    counter/underflow_count0__63_n_1
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.313    51.537 r  counter/underflow_count0__64_i_3/O
                         net (fo=1, routed)           0.000    51.537    counter/underflow_count0__64_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.070 r  counter/underflow_count0__64/CO[3]
                         net (fo=1, routed)           0.009    52.079    counter/underflow_count0__64_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.196 r  counter/underflow_count0__65/CO[3]
                         net (fo=1, routed)           0.000    52.196    counter/underflow_count0__65_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.313 r  counter/underflow_count0__66/CO[3]
                         net (fo=1, routed)           0.000    52.313    counter/underflow_count0__66_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.430 r  counter/underflow_count0__67/CO[3]
                         net (fo=1, routed)           0.000    52.430    counter/underflow_count0__67_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.659 r  counter/underflow_count0__68/CO[2]
                         net (fo=20, routed)          1.354    54.014    counter/underflow_count0__68_n_1
    SLICE_X27Y25         LUT3 (Prop_lut3_I0_O)        0.310    54.324 r  counter/underflow_count0__70_i_3/O
                         net (fo=1, routed)           0.000    54.324    counter/underflow_count0__70_i_3_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.874 r  counter/underflow_count0__70/CO[3]
                         net (fo=1, routed)           0.000    54.874    counter/underflow_count0__70_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  counter/underflow_count0__71/CO[3]
                         net (fo=1, routed)           0.000    54.988    counter/underflow_count0__71_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  counter/underflow_count0__72/CO[3]
                         net (fo=1, routed)           0.000    55.102    counter/underflow_count0__72_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.330 r  counter/underflow_count0__73/CO[2]
                         net (fo=20, routed)          1.621    56.950    counter/underflow_count0__73_n_1
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.313    57.263 r  counter/underflow_count0__74_i_3/O
                         net (fo=1, routed)           0.000    57.263    counter/underflow_count0__74_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.813 r  counter/underflow_count0__74/CO[3]
                         net (fo=1, routed)           0.009    57.822    counter/underflow_count0__74_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  counter/underflow_count0__75/CO[3]
                         net (fo=1, routed)           0.000    57.936    counter/underflow_count0__75_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.050 r  counter/underflow_count0__76/CO[3]
                         net (fo=1, routed)           0.000    58.050    counter/underflow_count0__76_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.164 r  counter/underflow_count0__77/CO[3]
                         net (fo=1, routed)           0.000    58.164    counter/underflow_count0__77_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.392 r  counter/underflow_count0__78/CO[2]
                         net (fo=20, routed)          1.418    59.810    counter/underflow_count0__78_n_1
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.313    60.123 r  counter/underflow_count0__79_i_1/O
                         net (fo=1, routed)           0.000    60.123    counter/underflow_count0__79_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.499 r  counter/underflow_count0__79/CO[3]
                         net (fo=1, routed)           0.009    60.508    counter/underflow_count0__79_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.625 r  counter/underflow_count0__80/CO[3]
                         net (fo=1, routed)           0.000    60.625    counter/underflow_count0__80_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.742 r  counter/underflow_count0__81/CO[3]
                         net (fo=1, routed)           0.000    60.742    counter/underflow_count0__81_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.859 r  counter/underflow_count0__82/CO[3]
                         net (fo=1, routed)           0.000    60.859    counter/underflow_count0__82_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.088 r  counter/underflow_count0__83/CO[2]
                         net (fo=20, routed)          1.430    62.518    counter/underflow_count0__83_n_1
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.310    62.828 r  counter/underflow_count0__84_i_1/O
                         net (fo=1, routed)           0.000    62.828    counter/underflow_count0__84_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.229 r  counter/underflow_count0__84/CO[3]
                         net (fo=1, routed)           0.000    63.229    counter/underflow_count0__84_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  counter/underflow_count0__85/CO[3]
                         net (fo=1, routed)           0.000    63.343    counter/underflow_count0__85_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  counter/underflow_count0__86/CO[3]
                         net (fo=1, routed)           0.009    63.466    counter/underflow_count0__86_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  counter/underflow_count0__87/CO[3]
                         net (fo=1, routed)           0.000    63.580    counter/underflow_count0__87_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.808 r  counter/underflow_count0__88/CO[2]
                         net (fo=20, routed)          1.576    65.384    counter/underflow_count0__88_n_1
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.313    65.697 r  counter/underflow_count0__89_i_3/O
                         net (fo=1, routed)           0.000    65.697    counter/underflow_count0__89_i_3_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.247 r  counter/underflow_count0__89/CO[3]
                         net (fo=1, routed)           0.000    66.247    counter/underflow_count0__89_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.361 r  counter/underflow_count0__90/CO[3]
                         net (fo=1, routed)           0.000    66.361    counter/underflow_count0__90_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.475 r  counter/underflow_count0__91/CO[3]
                         net (fo=1, routed)           0.000    66.475    counter/underflow_count0__91_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.589 r  counter/underflow_count0__92/CO[3]
                         net (fo=1, routed)           0.000    66.589    counter/underflow_count0__92_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.817 r  counter/underflow_count0__93/CO[2]
                         net (fo=20, routed)          1.557    68.374    counter/underflow_count0__93_n_1
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.313    68.687 r  counter/underflow_count0__94_i_1/O
                         net (fo=1, routed)           0.000    68.687    counter/underflow_count0__94_i_1_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.088 r  counter/underflow_count0__94/CO[3]
                         net (fo=1, routed)           0.000    69.088    counter/underflow_count0__94_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.202 r  counter/underflow_count0__95/CO[3]
                         net (fo=1, routed)           0.000    69.202    counter/underflow_count0__95_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.316 r  counter/underflow_count0__96/CO[3]
                         net (fo=1, routed)           0.000    69.316    counter/underflow_count0__96_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.430 r  counter/underflow_count0__97/CO[3]
                         net (fo=1, routed)           0.000    69.430    counter/underflow_count0__97_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.658 r  counter/underflow_count0__98/CO[2]
                         net (fo=20, routed)          1.754    71.412    counter/underflow_count0__98_n_1
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.313    71.725 r  counter/underflow_count0__99_i_1/O
                         net (fo=1, routed)           0.000    71.725    counter/underflow_count0__99_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    72.101 r  counter/underflow_count0__99/CO[3]
                         net (fo=1, routed)           0.000    72.101    counter/underflow_count0__99_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.218 r  counter/underflow_count0__100/CO[3]
                         net (fo=1, routed)           0.000    72.218    counter/underflow_count0__100_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.335 r  counter/underflow_count0__101/CO[3]
                         net (fo=1, routed)           0.000    72.335    counter/underflow_count0__101_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.452 r  counter/underflow_count0__102/CO[3]
                         net (fo=1, routed)           0.000    72.452    counter/underflow_count0__102_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.681 r  counter/underflow_count0__103/CO[2]
                         net (fo=20, routed)          1.389    74.070    counter/underflow_count0__103_n_1
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.310    74.380 r  counter/underflow_count0__104_i_1/O
                         net (fo=1, routed)           0.000    74.380    counter/underflow_count0__104_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.781 r  counter/underflow_count0__104/CO[3]
                         net (fo=1, routed)           0.000    74.781    counter/underflow_count0__104_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.895 r  counter/underflow_count0__105/CO[3]
                         net (fo=1, routed)           0.000    74.895    counter/underflow_count0__105_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.009 r  counter/underflow_count0__106/CO[3]
                         net (fo=1, routed)           0.000    75.009    counter/underflow_count0__106_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.123 r  counter/underflow_count0__107/CO[3]
                         net (fo=1, routed)           0.000    75.123    counter/underflow_count0__107_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.351 r  counter/underflow_count0__108/CO[2]
                         net (fo=20, routed)          1.709    77.061    counter/underflow_count0__108_n_1
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.313    77.374 r  counter/underflow_count0__109_i_3/O
                         net (fo=1, routed)           0.000    77.374    counter/underflow_count0__109_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.907 r  counter/underflow_count0__109/CO[3]
                         net (fo=1, routed)           0.000    77.907    counter/underflow_count0__109_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.024 r  counter/underflow_count0__110/CO[3]
                         net (fo=1, routed)           0.000    78.024    counter/underflow_count0__110_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.141 r  counter/underflow_count0__111/CO[3]
                         net (fo=1, routed)           0.000    78.141    counter/underflow_count0__111_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.258 r  counter/underflow_count0__112/CO[3]
                         net (fo=1, routed)           0.000    78.258    counter/underflow_count0__112_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.487 r  counter/underflow_count0__113/CO[2]
                         net (fo=20, routed)          2.038    80.524    counter/underflow_count0__113_n_1
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.310    80.834 r  counter/underflow_count0__114_i_1/O
                         net (fo=1, routed)           0.000    80.834    counter/underflow_count0__114_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.210 r  counter/underflow_count0__114/CO[3]
                         net (fo=1, routed)           0.000    81.210    counter/underflow_count0__114_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  counter/underflow_count0__115/CO[3]
                         net (fo=1, routed)           0.000    81.327    counter/underflow_count0__115_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  counter/underflow_count0__116/CO[3]
                         net (fo=1, routed)           0.000    81.444    counter/underflow_count0__116_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  counter/underflow_count0__117/CO[3]
                         net (fo=1, routed)           0.000    81.561    counter/underflow_count0__117_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    81.790 r  counter/underflow_count0__118/CO[2]
                         net (fo=20, routed)          1.306    83.096    counter/underflow_count0__118_n_1
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.310    83.406 r  counter/underflow_count0__119_i_3/O
                         net (fo=1, routed)           0.000    83.406    counter/underflow_count0__119_i_3_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.956 r  counter/underflow_count0__119/CO[3]
                         net (fo=1, routed)           0.000    83.956    counter/underflow_count0__119_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.070 r  counter/underflow_count0__120/CO[3]
                         net (fo=1, routed)           0.000    84.070    counter/underflow_count0__120_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.184 r  counter/underflow_count0__121/CO[3]
                         net (fo=1, routed)           0.000    84.184    counter/underflow_count0__121_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.298 r  counter/underflow_count0__122/CO[3]
                         net (fo=1, routed)           0.000    84.298    counter/underflow_count0__122_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.526 r  counter/underflow_count0__123/CO[2]
                         net (fo=20, routed)          1.505    86.031    counter/underflow_count0__123_n_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.313    86.344 r  counter/underflow_count0__124_i_1/O
                         net (fo=1, routed)           0.000    86.344    counter/underflow_count0__124_i_1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.745 r  counter/underflow_count0__124/CO[3]
                         net (fo=1, routed)           0.000    86.745    counter/underflow_count0__124_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  counter/underflow_count0__125/CO[3]
                         net (fo=1, routed)           0.000    86.859    counter/underflow_count0__125_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  counter/underflow_count0__126/CO[3]
                         net (fo=1, routed)           0.000    86.973    counter/underflow_count0__126_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  counter/underflow_count0__127/CO[3]
                         net (fo=1, routed)           0.000    87.087    counter/underflow_count0__127_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.315 r  counter/underflow_count0__128/CO[2]
                         net (fo=20, routed)          1.576    88.891    counter/underflow_count0__128_n_1
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.313    89.204 r  counter/underflow_count0__129_i_1/O
                         net (fo=1, routed)           0.000    89.204    counter/underflow_count0__129_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.605 r  counter/underflow_count0__129/CO[3]
                         net (fo=1, routed)           0.000    89.605    counter/underflow_count0__129_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.719 r  counter/underflow_count0__130/CO[3]
                         net (fo=1, routed)           0.000    89.719    counter/underflow_count0__130_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.833 r  counter/underflow_count0__131/CO[3]
                         net (fo=1, routed)           0.000    89.833    counter/underflow_count0__131_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.947 r  counter/underflow_count0__132/CO[3]
                         net (fo=1, routed)           0.000    89.947    counter/underflow_count0__132_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.175 r  counter/underflow_count0__133/CO[2]
                         net (fo=20, routed)          1.183    91.358    counter/underflow_count0__133_n_1
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.313    91.671 r  counter/underflow_count0__136_i_3/O
                         net (fo=1, routed)           0.000    91.671    counter/underflow_count0__136_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.204 r  counter/underflow_count0__136/CO[3]
                         net (fo=1, routed)           0.000    92.204    counter/underflow_count0__136_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.321 r  counter/underflow_count0__137/CO[3]
                         net (fo=1, routed)           0.000    92.321    counter/underflow_count0__137_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.550 r  counter/underflow_count0__138/CO[2]
                         net (fo=20, routed)          1.144    93.695    counter/underflow_count0__138_n_1
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.310    94.005 r  counter/underflow_count0__139_i_3/O
                         net (fo=1, routed)           0.000    94.005    counter/underflow_count0__139_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.555 r  counter/underflow_count0__139/CO[3]
                         net (fo=1, routed)           0.000    94.555    counter/underflow_count0__139_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.669 r  counter/underflow_count0__140/CO[3]
                         net (fo=1, routed)           0.000    94.669    counter/underflow_count0__140_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.783 r  counter/underflow_count0__141/CO[3]
                         net (fo=1, routed)           0.000    94.783    counter/underflow_count0__141_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.897 r  counter/underflow_count0__142/CO[3]
                         net (fo=1, routed)           0.000    94.897    counter/underflow_count0__142_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.125 r  counter/underflow_count0__143/CO[2]
                         net (fo=20, routed)          1.580    96.705    counter/underflow_count0__143_n_1
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.313    97.018 r  counter/underflow_count0__144_i_1/O
                         net (fo=1, routed)           0.000    97.018    counter/underflow_count0__144_i_1_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.419 r  counter/underflow_count0__144/CO[3]
                         net (fo=1, routed)           0.000    97.419    counter/underflow_count0__144_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  counter/underflow_count0__145/CO[3]
                         net (fo=1, routed)           0.000    97.533    counter/underflow_count0__145_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  counter/underflow_count0__146/CO[3]
                         net (fo=1, routed)           0.000    97.647    counter/underflow_count0__146_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  counter/underflow_count0__147/CO[3]
                         net (fo=1, routed)           0.000    97.761    counter/underflow_count0__147_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.989 r  counter/underflow_count0__148/CO[2]
                         net (fo=20, routed)          1.501    99.490    counter/underflow_count0__148_n_1
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.313    99.803 r  counter/underflow_count0__149_i_1/O
                         net (fo=1, routed)           0.000    99.803    counter/underflow_count0__149_i_1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.179 r  counter/underflow_count0__149/CO[3]
                         net (fo=1, routed)           0.000   100.179    counter/underflow_count0__149_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  counter/underflow_count0__150/CO[3]
                         net (fo=1, routed)           0.000   100.296    counter/underflow_count0__150_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  counter/underflow_count0__151/CO[3]
                         net (fo=1, routed)           0.000   100.413    counter/underflow_count0__151_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  counter/underflow_count0__152/CO[3]
                         net (fo=1, routed)           0.000   100.530    counter/underflow_count0__152_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.759 r  counter/underflow_count0__153/CO[2]
                         net (fo=20, routed)          1.081   101.840    counter/underflow_count0__153_n_1
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.310   102.150 r  counter/underflow_count0__154_i_1/O
                         net (fo=1, routed)           0.000   102.150    counter/underflow_count0__154_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.551 r  counter/underflow_count0__154/CO[3]
                         net (fo=1, routed)           0.000   102.551    counter/underflow_count0__154_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.773 r  counter/underflow_count0__155/O[0]
                         net (fo=4, routed)           0.883   103.656    counter/underflow_count0__155_n_7
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.299   103.955 r  counter/underflow_count_reg[4]_i_2/O
                         net (fo=7, routed)           0.477   104.432    counter/underflow_count_reg[4]_i_2_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124   104.556 r  counter/underflow_count_reg[5]_i_2/O
                         net (fo=1, routed)           1.274   105.830    counter/underflow_count0__526[5]
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.152   105.982 r  counter/underflow_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.729   106.711    counter/underflow_count_reg[5]_i_1_n_0
    SLICE_X37Y21         LDCE                                         r  counter/underflow_count_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/remainder_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.164ns (36.820%)  route 0.281ns (63.180%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.438    counter/CLK
    SLICE_X34Y16         FDRE                                         r  counter/remainder_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  counter/remainder_reg[15]/Q
                         net (fo=4, routed)           0.281     1.883    counter/remainder_reg_n_0_[15]
    SLICE_X36Y18         LDCE                                         r  counter/overflow_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.164ns (36.157%)  route 0.290ns (63.843%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.438    counter/CLK
    SLICE_X34Y16         FDRE                                         r  counter/remainder_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  counter/remainder_reg[14]/Q
                         net (fo=6, routed)           0.290     1.892    counter/remainder_reg_n_0_[14]
    SLICE_X36Y18         LDCE                                         r  counter/overflow_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.141ns (30.032%)  route 0.328ns (69.968%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.438    counter/CLK
    SLICE_X33Y16         FDRE                                         r  counter/remainder_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter/remainder_reg[3]/Q
                         net (fo=6, routed)           0.328     1.907    counter/remainder_reg_n_0_[3]
    SLICE_X36Y17         LDCE                                         r  counter/overflow_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.141ns (28.727%)  route 0.350ns (71.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.561     1.439    counter/CLK
    SLICE_X35Y15         FDRE                                         r  counter/remainder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter/remainder_reg[9]/Q
                         net (fo=6, routed)           0.350     1.930    counter/remainder_reg_n_0_[9]
    SLICE_X38Y16         LDCE                                         r  counter/overflow_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.141ns (27.984%)  route 0.363ns (72.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.561     1.439    counter/CLK
    SLICE_X35Y15         FDRE                                         r  counter/remainder_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter/remainder_reg[2]/Q
                         net (fo=6, routed)           0.363     1.943    counter/remainder_reg_n_0_[2]
    SLICE_X37Y17         LDCE                                         r  counter/overflow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.141ns (26.940%)  route 0.382ns (73.060%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.561     1.439    counter/CLK
    SLICE_X35Y15         FDRE                                         r  counter/remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter/remainder_reg[10]/Q
                         net (fo=6, routed)           0.382     1.962    counter/remainder_reg_n_0_[10]
    SLICE_X36Y18         LDCE                                         r  counter/overflow_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.164ns (30.059%)  route 0.382ns (69.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.561     1.439    counter/CLK
    SLICE_X34Y15         FDRE                                         r  counter/remainder_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  counter/remainder_reg[7]/Q
                         net (fo=6, routed)           0.382     1.985    counter/remainder_reg_n_0_[7]
    SLICE_X36Y17         LDCE                                         r  counter/overflow_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.141ns (24.878%)  route 0.426ns (75.122%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.438    counter/CLK
    SLICE_X33Y16         FDRE                                         r  counter/remainder_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter/remainder_reg[6]/Q
                         net (fo=6, routed)           0.426     2.005    counter/remainder_reg_n_0_[6]
    SLICE_X37Y17         LDCE                                         r  counter/overflow_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.141ns (24.637%)  route 0.431ns (75.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.438    counter/CLK
    SLICE_X33Y16         FDRE                                         r  counter/remainder_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter/remainder_reg[5]/Q
                         net (fo=6, routed)           0.431     2.010    counter/remainder_reg_n_0_[5]
    SLICE_X38Y16         LDCE                                         r  counter/overflow_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/remainder_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.573%)  route 0.410ns (71.427%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.438    counter/CLK
    SLICE_X34Y16         FDRE                                         r  counter/remainder_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  counter/remainder_reg[0]/Q
                         net (fo=6, routed)           0.410     2.012    counter/remainder_reg_n_0_[0]
    SLICE_X36Y17         LDCE                                         r  counter/overflow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 2.151ns (43.685%)  route 2.773ns (56.315%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.742    counter/counter0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.057 r  counter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.941     3.998    counter/counter0[11]
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.307     4.305 r  counter/counter[11]_i_3/O
                         net (fo=1, routed)           0.495     4.800    counter/counter[11]_i_3_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.924 r  counter/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     4.924    counter/p_0_in1_in[11]
    SLICE_X38Y23         FDRE                                         r  counter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.563     4.921    counter/CLK
    SLICE_X38Y23         FDRE                                         r  counter/counter_reg[11]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 2.034ns (41.810%)  route 2.831ns (58.190%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.940 r  counter/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.957     3.897    counter/counter0[7]
    SLICE_X36Y16         LUT4 (Prop_lut4_I0_O)        0.307     4.204 r  counter/counter[7]_i_3/O
                         net (fo=1, routed)           0.537     4.741    counter/counter[7]_i_3_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I4_O)        0.124     4.865 r  counter/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     4.865    counter/p_0_in1_in[7]
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.571     4.929    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[7]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 2.275ns (46.907%)  route 2.575ns (53.093%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.742    counter/counter0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.859    counter/counter0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.182 r  counter/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.671     3.853    counter/counter0[13]
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.306     4.159 r  counter/counter[13]_i_2/O
                         net (fo=1, routed)           0.567     4.726    counter/counter[13]_i_2_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  counter/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     4.850    counter/p_0_in1_in[13]
    SLICE_X38Y23         FDRE                                         r  counter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.563     4.921    counter/CLK
    SLICE_X38Y23         FDRE                                         r  counter/counter_reg[13]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 2.268ns (47.642%)  route 2.493ns (52.358%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.742    counter/counter0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.859    counter/counter0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.174 r  counter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.725     3.898    counter/counter0[15]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.307     4.205 r  counter/counter[15]_i_6/O
                         net (fo=1, routed)           0.431     4.637    counter/counter[15]_i_6_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  counter/counter[15]_i_2/O
                         net (fo=1, routed)           0.000     4.761    counter/p_0_in1_in[15]
    SLICE_X38Y23         FDRE                                         r  counter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.563     4.921    counter/CLK
    SLICE_X38Y23         FDRE                                         r  counter/counter_reg[15]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.829ns (38.465%)  route 2.926ns (61.535%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.735 r  counter/counter0_carry/O[3]
                         net (fo=1, routed)           1.182     3.917    counter/counter0[3]
    SLICE_X37Y15         LUT4 (Prop_lut4_I0_O)        0.307     4.224 r  counter/counter[3]_i_3/O
                         net (fo=1, routed)           0.407     4.631    counter/counter[3]_i_3_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.124     4.755 r  counter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.755    counter/p_0_in1_in[3]
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.572     4.930    counter/CLK
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[3]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.712ns  (logic 2.158ns (45.796%)  route 2.554ns (54.204%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.742    counter/counter0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.065 r  counter/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.636     3.701    counter/counter0[9]
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.306     4.007 r  counter/counter[9]_i_2/O
                         net (fo=1, routed)           0.581     4.588    counter/counter[9]_i_2_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.124     4.712 r  counter/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     4.712    counter/p_0_in1_in[9]
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.571     4.929    counter/CLK
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[9]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 2.041ns (43.526%)  route 2.648ns (56.474%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.948 r  counter/counter0_carry__0/O[1]
                         net (fo=1, routed)           1.008     3.955    counter/counter0[5]
    SLICE_X43Y17         LUT4 (Prop_lut4_I0_O)        0.306     4.261 r  counter/counter[5]_i_2/O
                         net (fo=1, routed)           0.304     4.565    counter/counter[5]_i_2_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.124     4.689 r  counter/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     4.689    counter/p_0_in1_in[5]
    SLICE_X43Y16         FDRE                                         r  counter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.572     4.930    counter/CLK
    SLICE_X43Y16         FDRE                                         r  counter/counter_reg[5]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.674ns  (logic 2.043ns (43.712%)  route 2.631ns (56.288%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.742    counter/counter0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.961 r  counter/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.645     3.606    counter/counter0[8]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.295     3.901 r  counter/counter[8]_i_2/O
                         net (fo=1, routed)           0.649     4.550    counter/counter[8]_i_2_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.124     4.674 r  counter/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     4.674    counter/p_0_in1_in[8]
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.571     4.929    counter/CLK
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[8]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 2.069ns (44.482%)  route 2.582ns (55.518%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.742    counter/counter0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.981 r  counter/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.951     3.932    counter/counter0[10]
    SLICE_X43Y21         LUT4 (Prop_lut4_I0_O)        0.301     4.233 r  counter/counter[10]_i_2/O
                         net (fo=1, routed)           0.294     4.527    counter/counter[10]_i_2_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.651 r  counter/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     4.651    counter/p_0_in1_in[10]
    SLICE_X40Y21         FDRE                                         r  counter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.567     4.925    counter/CLK
    SLICE_X40Y21         FDRE                                         r  counter/counter_reg[10]/C

Slack:                    inf
  Source:                 counter/underflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 1.952ns (42.184%)  route 2.675ns (57.816%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  counter/underflow_count_reg[1]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter/underflow_count_reg[1]/Q
                         net (fo=1, routed)           1.337     1.968    counter/underflow_count[1]
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.092 r  counter/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.092    counter/counter0_carry_i_3_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.625 r  counter/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.625    counter/counter0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.864 r  counter/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.705     3.569    counter/counter0[6]
    SLICE_X40Y16         LUT4 (Prop_lut4_I0_O)        0.301     3.870 r  counter/counter[6]_i_2/O
                         net (fo=1, routed)           0.633     4.503    counter/counter[6]_i_2_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.124     4.627 r  counter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     4.627    counter/p_0_in1_in[6]
    SLICE_X40Y16         FDRE                                         r  counter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.572     4.930    counter/CLK
    SLICE_X40Y16         FDRE                                         r  counter/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/overflow_count_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.270ns (58.013%)  route 0.195ns (41.987%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         LDCE                         0.000     0.000 r  counter/overflow_count_reg[2]/G
    SLICE_X37Y17         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  counter/overflow_count_reg[2]/Q
                         net (fo=1, routed)           0.195     0.420    counter/overflow_count[2]
    SLICE_X37Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.465 r  counter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.465    counter/p_0_in1_in[2]
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.855     1.980    counter/CLK
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[2]/C

Slack:                    inf
  Source:                 counter/start_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.265ns (55.529%)  route 0.212ns (44.471%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         LDCE                         0.000     0.000 r  counter/start_reg/G
    SLICE_X39Y21         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  counter/start_reg/Q
                         net (fo=3, routed)           0.212     0.432    counter/start
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.045     0.477 r  counter/FSM_sequential_state_i_1/O
                         net (fo=1, routed)           0.000     0.477    counter/FSM_sequential_state_i_1_n_0
    SLICE_X36Y24         FDRE                                         r  counter/FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.845     1.970    counter/CLK
    SLICE_X36Y24         FDRE                                         r  counter/FSM_sequential_state_reg/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.248ns (50.263%)  route 0.245ns (49.737%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X39Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.187     0.345    counter/underflow_occurred
    SLICE_X36Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.390 r  counter/counter[1]_i_2/O
                         net (fo=1, routed)           0.059     0.448    counter/counter[1]_i_2_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.493 r  counter/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.493    counter/p_0_in1_in[1]
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.854     1.979    counter/CLK
    SLICE_X36Y16         FDRE                                         r  counter/counter_reg[1]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.290ns (57.265%)  route 0.216ns (42.735%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         LDCE                         0.000     0.000 r  counter/overflow_count_reg[5]/G
    SLICE_X38Y16         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  counter/overflow_count_reg[5]/Q
                         net (fo=1, routed)           0.216     0.461    counter/overflow_count[5]
    SLICE_X43Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.506 r  counter/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.506    counter/p_0_in1_in[5]
    SLICE_X43Y16         FDRE                                         r  counter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.856     1.981    counter/CLK
    SLICE_X43Y16         FDRE                                         r  counter/counter_reg[5]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.270ns (49.708%)  route 0.273ns (50.292%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         LDCE                         0.000     0.000 r  counter/overflow_count_reg[4]/G
    SLICE_X37Y17         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  counter/overflow_count_reg[4]/Q
                         net (fo=1, routed)           0.273     0.498    counter/overflow_count[4]
    SLICE_X37Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.543 r  counter/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.543    counter/p_0_in1_in[4]
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.854     1.979    counter/CLK
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[4]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.270ns (49.617%)  route 0.274ns (50.383%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         LDCE                         0.000     0.000 r  counter/overflow_count_reg[8]/G
    SLICE_X37Y17         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  counter/overflow_count_reg[8]/Q
                         net (fo=1, routed)           0.274     0.499    counter/overflow_count[8]
    SLICE_X37Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  counter/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.544    counter/p_0_in1_in[8]
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.854     1.979    counter/CLK
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[8]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.270ns (48.890%)  route 0.282ns (51.110%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         LDCE                         0.000     0.000 r  counter/overflow_count_reg[3]/G
    SLICE_X36Y17         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  counter/overflow_count_reg[3]/Q
                         net (fo=1, routed)           0.282     0.507    counter/overflow_count[3]
    SLICE_X37Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.552 r  counter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.552    counter/p_0_in1_in[3]
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.855     1.980    counter/CLK
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[3]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.290ns (52.236%)  route 0.265ns (47.764%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         LDCE                         0.000     0.000 r  counter/overflow_count_reg[9]/G
    SLICE_X38Y16         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  counter/overflow_count_reg[9]/Q
                         net (fo=1, routed)           0.265     0.510    counter/overflow_count[9]
    SLICE_X37Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.555 r  counter/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.555    counter/p_0_in1_in[9]
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.854     1.979    counter/CLK
    SLICE_X37Y16         FDRE                                         r  counter/counter_reg[9]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.270ns (46.623%)  route 0.309ns (53.377%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         LDCE                         0.000     0.000 r  counter/overflow_count_reg[0]/G
    SLICE_X36Y17         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  counter/overflow_count_reg[0]/Q
                         net (fo=1, routed)           0.309     0.534    counter/overflow_count[0]
    SLICE_X36Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.579 r  counter/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.579    counter/p_0_in1_in[0]
    SLICE_X36Y15         FDRE                                         r  counter/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.855     1.980    counter/CLK
    SLICE_X36Y15         FDRE                                         r  counter/counter_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            pre_counter_delta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.219ns (37.730%)  route 0.362ns (62.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.362     0.581    SW_IBUF[2]
    SLICE_X41Y13         FDRE                                         r  pre_counter_delta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  pre_counter_delta_reg[2]/C





