============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  11:10:02 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                Pin                              Type             Fanout Load Slew Delay Arrival   
                                                (Domain)                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------------
(clock clk)                             launch                                                 0 R 
i_udmacore_u_udma_ctrl_r_cg_reg[3]/CP                                            0    +0       0 R 
i_udmacore_u_udma_ctrl_r_cg_reg[3]/Q    EDFCNQD0BWP16P90(timing)       4  3.0   45  +130     130 F 
g302086/A2                                                                            +0     130   
g302086/ZN                              AOI222D0BWP16P90(timing)       1  1.2   89   +74     204 R 
g301700/A1                                                                            +0     204   
g301700/Z                               AN4D0BWP16P90(timing)          1  1.2   28   +90     293 R 
g301525/A1                                                                            +0     293   
g301525/ZN                              ND4D0BWP16P90(timing)          1  1.2   71   +57     350 F 
g301168/C                                                                             +0     350   
g301168/ZN                              AOI221D0BWP16P90(timing)       1  1.2   74   +73     423 R 
g301029/A1                                                                            +0     423   
g301029/ZN                              ND4D0BWP16P90(timing)          1  1.2   73   +72     496 F 
g300892/A4                                                                            +0     496   
g300892/Z                               OR4D0BWP16P90(timing)          1  0.8   25   +82     578 F 
udma_apb_prdata[3]                      interconnect                            25    +0     578 F 
                                        out port                                      +0     578 F 
(fp.sdc_line_36_946_1)                  ext delay                                   +500    1078 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                                             2000 R 
---------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     922ps 
Start-point  : i_udmacore_u_udma_ctrl_r_cg_reg[3]/CP
End-point    : udma_apb_prdata[3]

