set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {sha256.vo sha256_v.sdo}}
	{{"Fast Model"} {sha256_fast.vo sha256_v_fast.sdo}}
}
