<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749333541299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749333541309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 07 18:59:01 2025 " "Processing started: Sat Jun 07 18:59:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749333541309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333541309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333541309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749333541549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749333541549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluControl aluControl Uniciclo.v(27) " "Verilog HDL Declaration information at Uniciclo.v(27): object \"AluControl\" differs only in case from object \"aluControl\" in the same scope" {  } { { "Uniciclo.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749333546029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Multiciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Pipeline.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registers.v(37) " "Verilog HDL information at Registers.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Registers.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Registers.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Registers.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ImmGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ALUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/CPUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749333546079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TopDE.v(21) " "Verilog HDL assignment warning at TopDE.v(21): truncated value with size 32 to match size of target (2)" {  } { { "TopDE.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749333546079 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Estado TopDE.v(12) " "Output port \"Estado\" at TopDE.v(12) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749333546079 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uniciclo Uniciclo:UNI1 " "Elaborating entity \"Uniciclo\" for hierarchy \"Uniciclo:UNI1\"" {  } { { "TopDE.v" "UNI1" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Uniciclo:UNI1\|Registers:bancoRegister " "Elaborating entity \"Registers\" for hierarchy \"Uniciclo:UNI1\|Registers:bancoRegister\"" {  } { { "Uniciclo.v" "bancoRegister" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramI Uniciclo:UNI1\|ramI:MemINSTR " "Elaborating entity \"ramI\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\"" {  } { { "Uniciclo.v" "MemINSTR" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "altsyncram_component" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component " "Instantiated megafunction \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546209 ""}  } { { "ramI.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749333546209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5l1 " "Found entity 1: altsyncram_r5l1" {  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5l1 Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated " "Elaborating entity \"altsyncram_r5l1\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_keb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_keb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_keb2 " "Found entity 1: altsyncram_keb2" {  } { { "db/altsyncram_keb2.tdf" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_keb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_keb2 Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|altsyncram_keb2:altsyncram1 " "Elaborating entity \"altsyncram_keb2\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|altsyncram_keb2:altsyncram1\"" {  } { { "db/altsyncram_r5l1.tdf" "altsyncram1" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546279 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16359 16384 0 1 1 " "16359 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "25 16383 " "Addresses ranging from 25 to 16383 are not initialized" {  } { { "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749333546279 ""}  } { { "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1749333546279 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 16384 C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif " "Memory depth (1024) in the design file differs from memory depth (16384) in the Memory Initialization File \"C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramI.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 89 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1749333546279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r5l1.tdf" "mgl_prim2" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1413830740 " "Parameter \"NODE_NAME\" = \"1413830740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546701 ""}  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749333546701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramD Uniciclo:UNI1\|ramD:MemDADOS " "Elaborating entity \"ramD\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\"" {  } { { "Uniciclo.v" "MemDADOS" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "altsyncram_component" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component " "Instantiated megafunction \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333546964 ""}  } { { "ramD.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749333546964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53l1 " "Found entity 1: altsyncram_53l1" {  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333546996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333546996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53l1 Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated " "Elaborating entity \"altsyncram_53l1\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333546996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9db2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9db2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9db2 " "Found entity 1: altsyncram_9db2" {  } { { "db/altsyncram_9db2.tdf" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_9db2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333547029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333547029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9db2 Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|altsyncram_9db2:altsyncram1 " "Elaborating entity \"altsyncram_9db2\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|altsyncram_9db2:altsyncram1\"" {  } { { "db/altsyncram_53l1.tdf" "altsyncram1" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333547029 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32768 32768 0 1 1 " "32768 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 32767 " "Addresses ranging from 0 to 32767 are not initialized" {  } { { "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749333547029 ""}  } { { "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1749333547029 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 32768 C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif " "Memory depth (1024) in the design file differs from memory depth (32768) in the Memory Initialization File \"C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramD.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 89 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1749333547029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_53l1.tdf" "mgl_prim2" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333547049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333547060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333547060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333547060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333547060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333547060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333547060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333547060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333547060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749333547060 ""}  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749333547060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUControl Uniciclo:UNI1\|CPUControl:cpuControl " "Elaborating entity \"CPUControl\" for hierarchy \"Uniciclo:UNI1\|CPUControl:cpuControl\"" {  } { { "Uniciclo.v" "cpuControl" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333547060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CPUControl.v(51) " "Verilog HDL assignment warning at CPUControl.v(51): truncated value with size 32 to match size of target (10)" {  } { { "CPUControl.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/CPUControl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749333547060 "|TopDE|Uniciclo:UNI1|CPUControl:cpuControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Uniciclo:UNI1\|ALUControl:aluControl " "Elaborating entity \"ALUControl\" for hierarchy \"Uniciclo:UNI1\|ALUControl:aluControl\"" {  } { { "Uniciclo.v" "aluControl" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333547069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALUControl.v(30) " "Verilog HDL assignment warning at ALUControl.v(30): truncated value with size 32 to match size of target (5)" {  } { { "ALUControl.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ALUControl.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749333547069 "|TopDE|Uniciclo:UNI1|ALUControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALUControl.v(33) " "Verilog HDL assignment warning at ALUControl.v(33): truncated value with size 32 to match size of target (5)" {  } { { "ALUControl.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/ALUControl.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749333547069 "|TopDE|Uniciclo:UNI1|ALUControl:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen Uniciclo:UNI1\|ImmGen:imGerador " "Elaborating entity \"ImmGen\" for hierarchy \"Uniciclo:UNI1\|ImmGen:imGerador\"" {  } { { "Uniciclo.v" "imGerador" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333547069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Uniciclo:UNI1\|ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"Uniciclo:UNI1\|ALU:ula\"" {  } { { "Uniciclo.v" "ula" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333547079 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749333547229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.07.18:59:08 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2025.06.07.18:59:08 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333548910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333549899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333549963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333550719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333550779 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333550839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333550919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333550919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333550919 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749333551629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333551761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333551761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333551824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333551824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333551824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333551824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333551861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333551861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333551919 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333551919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333551919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749333551959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333551959 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Registers.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/Registers.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1749333554140 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1749333554140 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[0\] GND " "Pin \"Estado\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749333554539 "|TopDE|Estado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[1\] GND " "Pin \"Estado\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749333554539 "|TopDE|Estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[2\] GND " "Pin \"Estado\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749333554539 "|TopDE|Estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[3\] GND " "Pin \"Estado\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749333554539 "|TopDE|Estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749333554539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333554639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/willy/OneDrive/Documentos/Dev/OAC-2025.1/Lab2/TopDE_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333556639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749333557129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749333557129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4192 " "Implemented 4192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749333557289 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749333557289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4015 " "Implemented 4015 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749333557289 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749333557289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749333557289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749333557314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 07 18:59:17 2025 " "Processing ended: Sat Jun 07 18:59:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749333557314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749333557314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749333557314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749333557314 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749235156790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749235156790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 06 15:39:16 2025 " "Processing started: Fri Jun 06 15:39:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749235156790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235156790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235156790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749235157001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749235157001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluControl aluControl Uniciclo.v(27) " "Verilog HDL Declaration information at Uniciclo.v(27): object \"AluControl\" differs only in case from object \"aluControl\" in the same scope" {  } { { "Uniciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749235161672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Multiciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Pipeline.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161689 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registers.v(37) " "Verilog HDL information at Registers.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Registers.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Registers.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749235161689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Registers.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ImmGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ALUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/CPUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749235161735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TopDE.v(21) " "Verilog HDL assignment warning at TopDE.v(21): truncated value with size 32 to match size of target (2)" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749235161735 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Estado TopDE.v(12) " "Output port \"Estado\" at TopDE.v(12) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749235161735 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uniciclo Uniciclo:UNI1 " "Elaborating entity \"Uniciclo\" for hierarchy \"Uniciclo:UNI1\"" {  } { { "TopDE.v" "UNI1" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235161751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Uniciclo:UNI1\|Registers:bancoRegister " "Elaborating entity \"Registers\" for hierarchy \"Uniciclo:UNI1\|Registers:bancoRegister\"" {  } { { "Uniciclo.v" "bancoRegister" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235161767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramI Uniciclo:UNI1\|ramI:MemINSTR " "Elaborating entity \"ramI\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\"" {  } { { "Uniciclo.v" "MemINSTR" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235161830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "altsyncram_component" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235161893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235161909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component " "Instantiated megafunction \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235161909 ""}  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749235161909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5l1 " "Found entity 1: altsyncram_r5l1" {  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5l1 Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated " "Elaborating entity \"altsyncram_r5l1\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235161959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_keb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_keb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_keb2 " "Found entity 1: altsyncram_keb2" {  } { { "db/altsyncram_keb2.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_keb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235161989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235161989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_keb2 Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|altsyncram_keb2:altsyncram1 " "Elaborating entity \"altsyncram_keb2\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|altsyncram_keb2:altsyncram1\"" {  } { { "db/altsyncram_r5l1.tdf" "altsyncram1" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235161989 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16378 16384 0 1 1 " "16378 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 16383 " "Addresses ranging from 6 to 16383 are not initialized" {  } { { "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749235161989 ""}  } { { "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1749235161989 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 16384 C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif " "Memory depth (1024) in the design file differs from memory depth (16384) in the Memory Initialization File \"C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_text.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 89 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1749235161989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r5l1.tdf" "mgl_prim2" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1413830740 " "Parameter \"NODE_NAME\" = \"1413830740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162583 ""}  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749235162583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Uniciclo:UNI1\|ramI:MemINSTR\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramD Uniciclo:UNI1\|ramD:MemDADOS " "Elaborating entity \"ramD\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\"" {  } { { "Uniciclo.v" "MemDADOS" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "altsyncram_component" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component " "Instantiated megafunction \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235162943 ""}  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749235162943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53l1 " "Found entity 1: altsyncram_53l1" {  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235162961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235162961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53l1 Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated " "Elaborating entity \"altsyncram_53l1\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235162961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9db2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9db2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9db2 " "Found entity 1: altsyncram_9db2" {  } { { "db/altsyncram_9db2.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_9db2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235163005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235163005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9db2 Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|altsyncram_9db2:altsyncram1 " "Elaborating entity \"altsyncram_9db2\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|altsyncram_9db2:altsyncram1\"" {  } { { "db/altsyncram_53l1.tdf" "altsyncram1" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235163005 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32768 32768 0 1 1 " "32768 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 32767 " "Addresses ranging from 0 to 32767 are not initialized" {  } { { "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749235163006 ""}  } { { "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1749235163006 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 32768 C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif " "Memory depth (1024) in the design file differs from memory depth (32768) in the Memory Initialization File \"C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/de1_data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 89 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1749235163006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_53l1.tdf" "mgl_prim2" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235163022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235163022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Uniciclo:UNI1\|ramD:MemDADOS\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235163022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235163022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235163022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235163022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235163022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235163022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235163022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749235163022 ""}  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749235163022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUControl Uniciclo:UNI1\|CPUControl:cpuControl " "Elaborating entity \"CPUControl\" for hierarchy \"Uniciclo:UNI1\|CPUControl:cpuControl\"" {  } { { "Uniciclo.v" "cpuControl" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235163022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CPUControl.v(51) " "Verilog HDL assignment warning at CPUControl.v(51): truncated value with size 32 to match size of target (10)" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/CPUControl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749235163022 "|TopDE|Uniciclo:UNI1|CPUControl:cpuControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Uniciclo:UNI1\|ALUControl:aluControl " "Elaborating entity \"ALUControl\" for hierarchy \"Uniciclo:UNI1\|ALUControl:aluControl\"" {  } { { "Uniciclo.v" "aluControl" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235163039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALUControl.v(30) " "Verilog HDL assignment warning at ALUControl.v(30): truncated value with size 32 to match size of target (5)" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ALUControl.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749235163039 "|TopDE|Uniciclo:UNI1|ALUControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALUControl.v(33) " "Verilog HDL assignment warning at ALUControl.v(33): truncated value with size 32 to match size of target (5)" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ALUControl.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749235163039 "|TopDE|Uniciclo:UNI1|ALUControl:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen Uniciclo:UNI1\|ImmGen:imGerador " "Elaborating entity \"ImmGen\" for hierarchy \"Uniciclo:UNI1\|ImmGen:imGerador\"" {  } { { "Uniciclo.v" "imGerador" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235163043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Uniciclo:UNI1\|ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"Uniciclo:UNI1\|ALU:ula\"" {  } { { "Uniciclo.v" "ula" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Uniciclo.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235163046 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749235163244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.06.15:39:25 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2025.06.06.15:39:25 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235165031 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235166725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235166806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235168797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235168889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235168985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235169095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235169097 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235169097 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749235169764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235169921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235169921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235169984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235169984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235169984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235169984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235170032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235170032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235170098 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235170098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235170098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749235170143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235170143 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Registers.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Registers.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1749235172338 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1749235172338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[0\] GND " "Pin \"Estado\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749235172701 "|TopDE|Estado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[1\] GND " "Pin \"Estado\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749235172701 "|TopDE|Estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[2\] GND " "Pin \"Estado\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749235172701 "|TopDE|Estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[3\] GND " "Pin \"Estado\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749235172701 "|TopDE|Estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749235172701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235172808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235174784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749235175449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749235175449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4192 " "Implemented 4192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749235175607 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749235175607 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4015 " "Implemented 4015 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749235175607 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749235175607 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749235175607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749235175623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 06 15:39:35 2025 " "Processing ended: Fri Jun 06 15:39:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749235175623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749235175623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749235175623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749235175623 ""}
>>>>>>> Stashed changes
