// Seed: 824631170
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7
);
  assign id_7 = 1'd0 ? id_5 : 1 ? id_0 : 1;
endmodule
