<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: HSE PREDIV2 Division factor</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">HSE PREDIV2 Division factor</div>  </div>
<div class="ingroups"><a class="el" href="group__RCC__LL__Exported__Constants.html">RCC Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gaaa8f55c916453dcaf10a55439e6f3de3">LL_RCC_HSE_PREDIV2_DIV_1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga01ad5031ccc2eadefba851fd0551a153">LL_RCC_HSE_PREDIV2_DIV_2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga7cb151815a4d1ab6a843a0c16e5168e4">LL_RCC_HSE_PREDIV2_DIV_3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga87a74e40390d2edaa54d3687803e7747">LL_RCC_HSE_PREDIV2_DIV_4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga536b43793828d99dd7f481bf83d853f6">LL_RCC_HSE_PREDIV2_DIV_5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gaac92f2e875bea32fd72cf71a112c0fa3">LL_RCC_HSE_PREDIV2_DIV_6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga2c15c534e11d97ac1b5c924ddad043a1">LL_RCC_HSE_PREDIV2_DIV_7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga08c04b5390807d0589fe4a000ac12b8f">LL_RCC_HSE_PREDIV2_DIV_8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga2eebdc29fdb8c2e2ee7bd346803d8177">LL_RCC_HSE_PREDIV2_DIV_9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga47d344255c9e45542c9f08c059b6866d">LL_RCC_HSE_PREDIV2_DIV_10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga4ea881806c7d81eb6e82f9cc3005201e">LL_RCC_HSE_PREDIV2_DIV_11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga67e7b7c1795ee7512073197f37f0de68">LL_RCC_HSE_PREDIV2_DIV_12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gab0e5c90b03f99f180847275659296b0a">LL_RCC_HSE_PREDIV2_DIV_13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga63bcb9f518cf60e7f4cf29524b2cc9db">LL_RCC_HSE_PREDIV2_DIV_14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gabd11b735b098c603fea16751b20cb125">LL_RCC_HSE_PREDIV2_DIV_15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga73c30b8c974afb83ee6e810e5564d98d">LL_RCC_HSE_PREDIV2_DIV_16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV16</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaaa8f55c916453dcaf10a55439e6f3de3"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_1" ref="gaaa8f55c916453dcaf10a55439e6f3de3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gaaa8f55c916453dcaf10a55439e6f3de3">LL_RCC_HSE_PREDIV2_DIV_1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock not divided </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00170">170</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47d344255c9e45542c9f08c059b6866d"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_10" ref="ga47d344255c9e45542c9f08c059b6866d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga47d344255c9e45542c9f08c059b6866d">LL_RCC_HSE_PREDIV2_DIV_10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 10 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00179">179</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ea881806c7d81eb6e82f9cc3005201e"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_11" ref="ga4ea881806c7d81eb6e82f9cc3005201e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga4ea881806c7d81eb6e82f9cc3005201e">LL_RCC_HSE_PREDIV2_DIV_11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV11</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 11 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00180">180</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67e7b7c1795ee7512073197f37f0de68"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_12" ref="ga67e7b7c1795ee7512073197f37f0de68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga67e7b7c1795ee7512073197f37f0de68">LL_RCC_HSE_PREDIV2_DIV_12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 12 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00181">181</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0e5c90b03f99f180847275659296b0a"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_13" ref="gab0e5c90b03f99f180847275659296b0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gab0e5c90b03f99f180847275659296b0a">LL_RCC_HSE_PREDIV2_DIV_13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV13</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 13 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00182">182</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63bcb9f518cf60e7f4cf29524b2cc9db"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_14" ref="ga63bcb9f518cf60e7f4cf29524b2cc9db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga63bcb9f518cf60e7f4cf29524b2cc9db">LL_RCC_HSE_PREDIV2_DIV_14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 14 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00183">183</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd11b735b098c603fea16751b20cb125"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_15" ref="gabd11b735b098c603fea16751b20cb125" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gabd11b735b098c603fea16751b20cb125">LL_RCC_HSE_PREDIV2_DIV_15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV15</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 15 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00184">184</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73c30b8c974afb83ee6e810e5564d98d"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_16" ref="ga73c30b8c974afb83ee6e810e5564d98d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga73c30b8c974afb83ee6e810e5564d98d">LL_RCC_HSE_PREDIV2_DIV_16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 16 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00185">185</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01ad5031ccc2eadefba851fd0551a153"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_2" ref="ga01ad5031ccc2eadefba851fd0551a153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga01ad5031ccc2eadefba851fd0551a153">LL_RCC_HSE_PREDIV2_DIV_2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 2 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00171">171</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cb151815a4d1ab6a843a0c16e5168e4"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_3" ref="ga7cb151815a4d1ab6a843a0c16e5168e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga7cb151815a4d1ab6a843a0c16e5168e4">LL_RCC_HSE_PREDIV2_DIV_3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 3 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00172">172</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87a74e40390d2edaa54d3687803e7747"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_4" ref="ga87a74e40390d2edaa54d3687803e7747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga87a74e40390d2edaa54d3687803e7747">LL_RCC_HSE_PREDIV2_DIV_4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 4 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00173">173</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga536b43793828d99dd7f481bf83d853f6"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_5" ref="ga536b43793828d99dd7f481bf83d853f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga536b43793828d99dd7f481bf83d853f6">LL_RCC_HSE_PREDIV2_DIV_5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV5</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 5 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00174">174</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac92f2e875bea32fd72cf71a112c0fa3"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_6" ref="gaac92f2e875bea32fd72cf71a112c0fa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gaac92f2e875bea32fd72cf71a112c0fa3">LL_RCC_HSE_PREDIV2_DIV_6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV6</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 6 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00175">175</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c15c534e11d97ac1b5c924ddad043a1"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_7" ref="ga2c15c534e11d97ac1b5c924ddad043a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga2c15c534e11d97ac1b5c924ddad043a1">LL_RCC_HSE_PREDIV2_DIV_7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 7 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00176">176</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08c04b5390807d0589fe4a000ac12b8f"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_8" ref="ga08c04b5390807d0589fe4a000ac12b8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga08c04b5390807d0589fe4a000ac12b8f">LL_RCC_HSE_PREDIV2_DIV_8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 8 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00177">177</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eebdc29fdb8c2e2ee7bd346803d8177"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_HSE_PREDIV2_DIV_9" ref="ga2eebdc29fdb8c2e2ee7bd346803d8177" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga2eebdc29fdb8c2e2ee7bd346803d8177">LL_RCC_HSE_PREDIV2_DIV_9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV9</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 9 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00178">178</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:44 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
