10:55:39 DEBUG : Logs will be stored at 'C:/Users/ST/Desktop/project_ethernet/sdk/IDE.log'.
10:55:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ST\Desktop\project_ethernet\sdk\temp_xsdb_launch_script.tcl
10:55:44 INFO  : Registering command handlers for Vitis TCF services
10:55:46 INFO  : Platform repository initialization has completed.
10:55:47 INFO  : XSCT server has started successfully.
10:55:47 INFO  : Successfully done setting XSCT server connection channel  
10:55:47 INFO  : plnx-install-location is set to ''
10:55:47 INFO  : Successfully done query RDI_DATADIR 
10:55:47 INFO  : Successfully done setting workspace for the tool. 
10:56:42 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:56:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:56:43 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:56:45 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:56:56 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:07:29 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:07:29 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/ST/Desktop/project_ethernet/sdk/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:07:30 INFO  : Checking for BSP changes to sync application flags for project 'output'...
11:08:38 INFO  : Checking for BSP changes to sync application flags for project 'output'...
11:09:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF22E0A' is selected.
11:09:13 INFO  : 'jtag frequency' command is executed.
11:09:13 INFO  : Context for 'APU' is selected.
11:09:13 INFO  : System reset is completed.
11:09:16 INFO  : 'after 3000' command is executed.
11:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}' command is executed.
11:09:17 INFO  : Device configured successfully with "C:/Users/ST/Desktop/project_ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit"
11:09:17 INFO  : Context for 'APU' is selected.
11:09:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/project_ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:17 INFO  : Context for 'APU' is selected.
11:09:17 INFO  : Sourcing of 'C:/Users/ST/Desktop/project_ethernet/sdk/output/_ide/psinit/ps7_init.tcl' is done.
11:09:17 INFO  : 'ps7_init' command is executed.
11:09:17 INFO  : 'ps7_post_config' command is executed.
11:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:18 INFO  : The application 'C:/Users/ST/Desktop/project_ethernet/sdk/output/Debug/output.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}
fpga -file C:/Users/ST/Desktop/project_ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/project_ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/project_ethernet/sdk/output/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ST/Desktop/project_ethernet/sdk/output/Debug/output.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:18 INFO  : 'con' command is executed.
11:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:18 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\project_ethernet\sdk\output_system\_ide\scripts\systemdebugger_output_system_standalone.tcl'
11:22:15 INFO  : Disconnected from the channel tcfchan#3.
11:22:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF22E0A' is selected.
11:22:15 INFO  : 'jtag frequency' command is executed.
11:22:15 INFO  : Context for 'APU' is selected.
11:22:15 INFO  : System reset is completed.
11:22:18 INFO  : 'after 3000' command is executed.
11:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}' command is executed.
11:22:19 INFO  : Device configured successfully with "C:/Users/ST/Desktop/project_ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit"
11:22:19 INFO  : Context for 'APU' is selected.
11:22:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/project_ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:19 INFO  : Context for 'APU' is selected.
11:22:19 INFO  : Sourcing of 'C:/Users/ST/Desktop/project_ethernet/sdk/output/_ide/psinit/ps7_init.tcl' is done.
11:22:20 INFO  : 'ps7_init' command is executed.
11:22:20 INFO  : 'ps7_post_config' command is executed.
11:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:20 INFO  : The application 'C:/Users/ST/Desktop/project_ethernet/sdk/output/Debug/output.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}
fpga -file C:/Users/ST/Desktop/project_ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/project_ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/project_ethernet/sdk/output/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ST/Desktop/project_ethernet/sdk/output/Debug/output.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:20 INFO  : 'con' command is executed.
11:22:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:22:20 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\project_ethernet\sdk\output_system\_ide\scripts\systemdebugger_output_system_standalone.tcl'
11:33:02 INFO  : Disconnected from the channel tcfchan#4.
