
*** Running vivado
    with args -log EINK_FPGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EINK_FPGA.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source EINK_FPGA.tcl -notrace
Command: synth_design -top EINK_FPGA -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.469 ; gain = 99.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'EINK_FPGA' [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:5]
INFO: [Synth 8-6157] synthesizing module 'EINK_TOP' [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink.v:31]
	Parameter FRAME_IDLE bound to: 2'b00 
	Parameter FRAME_BLANK bound to: 2'b10 
	Parameter FRAME_EN bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'EINK_TOP' (1#1) [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink.v:31]
WARNING: [Synth 8-689] width (1) of port connection 'dout' does not match port width (16) of module 'EINK_TOP' [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:33]
WARNING: [Synth 8-3848] Net clk in module/entity EINK_FPGA does not have driver. [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:7]
WARNING: [Synth 8-3848] Net rst in module/entity EINK_FPGA does not have driver. [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:8]
WARNING: [Synth 8-3848] Net frame_update_en in module/entity EINK_FPGA does not have driver. [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:9]
INFO: [Synth 8-6155] done synthesizing module 'EINK_FPGA' (2#1) [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 423.383 ; gain = 154.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_EINK_TOP:clk to constant 0 [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:20]
WARNING: [Synth 8-3295] tying undriven pin U_EINK_TOP:rst to constant 0 [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:20]
WARNING: [Synth 8-3295] tying undriven pin U_EINK_TOP:frame_update_en to constant 0 [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:20]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 423.383 ; gain = 154.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 423.383 ; gain = 154.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/constrs_1/new/eink_xdc.xdc]
Finished Parsing XDC File [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/constrs_1/new/eink_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 737.918 ; gain = 1.855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 737.918 ; gain = 468.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 737.918 ; gain = 468.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 737.918 ; gain = 468.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'frame_cs_reg' in module 'EINK_TOP'
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xstl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ckv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "frame_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_ns" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FRAME_IDLE |                               00 |                               00
             FRAME_BLANK |                               10 |                               10
                FRAME_EN |                               01 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'frame_cs_reg' using encoding 'sequential' in module 'EINK_TOP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 737.918 ; gain = 468.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EINK_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U_EINK_TOP/xle_reg was removed.  [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink.v:185]
WARNING: [Synth 8-6014] Unused sequential element U_EINK_TOP/ckv_reg was removed.  [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink.v:218]
WARNING: [Synth 8-6014] Unused sequential element U_EINK_TOP/mode_reg was removed.  [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink.v:234]
WARNING: [Synth 8-6014] Unused sequential element U_EINK_TOP/spv_reg was removed.  [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink.v:247]
WARNING: [Synth 8-6014] Unused sequential element U_EINK_TOP/dout_reg was removed.  [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink.v:263]
INFO: [Synth 8-5546] ROM "U_EINK_TOP/line_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_EINK_TOP/xstl" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/xstl_reg) is unused and will be removed from module EINK_FPGA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 737.918 ; gain = 468.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 741.594 ; gain = 472.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 741.672 ; gain = 472.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[8]) is unused and will be removed from module EINK_FPGA.
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[7]) is unused and will be removed from module EINK_FPGA.
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[6]) is unused and will be removed from module EINK_FPGA.
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[5]) is unused and will be removed from module EINK_FPGA.
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[4]) is unused and will be removed from module EINK_FPGA.
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[3]) is unused and will be removed from module EINK_FPGA.
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[2]) is unused and will be removed from module EINK_FPGA.
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[1]) is unused and will be removed from module EINK_FPGA.
WARNING: [Synth 8-3332] Sequential element (U_EINK_TOP/pixel_cnt_reg[0]) is unused and will be removed from module EINK_FPGA.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'EINK_FPGA' to reference 'EINK_TOP' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |FDRE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |     4|
|2     |  U_EINK_TOP |EINK_TOP |     4|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 751.785 ; gain = 167.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 751.785 ; gain = 482.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 760.789 ; gain = 504.270
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.runs/synth_1/EINK_FPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file EINK_FPGA_utilization_synth.rpt -pb EINK_FPGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 760.789 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 00:12:04 2020...
