{
  "family": "MB9BF56xx",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "MB9BF56xx": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "WORKFLASH_IF",
              "base": "0x200E0000"
            },
            {
              "name": "FLASH_IF",
              "base": "0x40000000",
              "irq": 119
            }
          ],
          "registers": {
            "WFASZR": {
              "offset": "0x00",
              "size": 32,
              "description": "register WFASZR"
            },
            "WFRWTR": {
              "offset": "0x04",
              "size": 32,
              "description": "register WFRWTR"
            },
            "WFSTR": {
              "offset": "0x08",
              "size": 32,
              "description": "register WFSTR"
            }
          },
          "bits": {
            "WFASZR": {
              "ASZ": {
                "bit": 0,
                "description": "bitfield ASZ"
              }
            },
            "WFRWTR": {
              "RWT": {
                "bit": 0,
                "description": "bitfield RWT",
                "width": 3
              }
            },
            "WFSTR": {
              "HNG": {
                "bit": 1,
                "description": "bitfield HNG"
              },
              "RDY": {
                "bit": 0,
                "description": "bitfield RDY"
              }
            }
          }
        },
        "UNIQUE": {
          "instances": [
            {
              "name": "UNIQUE_ID",
              "base": "0x40000200"
            }
          ],
          "registers": {
            "UIDR0": {
              "offset": "0x00",
              "size": 32,
              "description": "register UIDR0"
            },
            "UIDR1": {
              "offset": "0x04",
              "size": 32,
              "description": "register UIDR1"
            }
          },
          "bits": {
            "UIDR0": {
              "UID": {
                "bit": 4,
                "description": "bitfield UID",
                "width": 28
              }
            },
            "UIDR1": {
              "UID": {
                "bit": 0,
                "description": "bitfield UID",
                "width": 13
              }
            }
          }
        },
        "ECC": {
          "instances": [
            {
              "name": "ECC_CAPTURE",
              "base": "0x40000300"
            }
          ],
          "registers": {
            "FERRAD": {
              "offset": "0x00",
              "size": 32,
              "description": "register FERRAD"
            }
          },
          "bits": {
            "FERRAD": {
              "ERRAD": {
                "bit": 0,
                "description": "bitfield ERRAD",
                "width": 23
              }
            }
          }
        },
        "CRG": {
          "instances": [
            {
              "name": "CRG",
              "base": "0x40010000",
              "irq": 0
            }
          ],
          "registers": {
            "SCM_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "register SCM_CTL"
            },
            "SCM_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "register SCM_STR"
            },
            "BSC_PSR": {
              "offset": "0x10",
              "size": 8,
              "description": "register BSC_PSR"
            },
            "APBC0_PSR": {
              "offset": "0x14",
              "size": 8,
              "description": "register APBC0_PSR"
            },
            "APBC1_PSR": {
              "offset": "0x18",
              "size": 8,
              "description": "register APBC1_PSR"
            },
            "APBC2_PSR": {
              "offset": "0x1C",
              "size": 8,
              "description": "register APBC2_PSR"
            },
            "SWC_PSR": {
              "offset": "0x20",
              "size": 8,
              "description": "register SWC_PSR"
            },
            "TTC_PSR": {
              "offset": "0x28",
              "size": 8,
              "description": "register TTC_PSR"
            },
            "CSW_TMR": {
              "offset": "0x30",
              "size": 8,
              "description": "register CSW_TMR"
            },
            "PSW_TMR": {
              "offset": "0x34",
              "size": 8,
              "description": "register PSW_TMR"
            },
            "PLL_CTL1": {
              "offset": "0x38",
              "size": 8,
              "description": "register PLL_CTL1"
            },
            "PLL_CTL2": {
              "offset": "0x3C",
              "size": 8,
              "description": "register PLL_CTL2"
            },
            "DBWDT_CTL": {
              "offset": "0x54",
              "size": 8,
              "description": "register DBWDT_CTL"
            },
            "INT_ENR": {
              "offset": "0x60",
              "size": 8,
              "description": "register INT_ENR"
            },
            "INT_STR": {
              "offset": "0x64",
              "size": 8,
              "description": "register INT_STR"
            },
            "INT_CLR": {
              "offset": "0x68",
              "size": 8,
              "description": "register INT_CLR"
            },
            "STB_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "register STB_CTL"
            },
            "RST_STR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register RST_STR"
            },
            "CSV_CTL": {
              "offset": "0x40",
              "size": 16,
              "description": "register CSV_CTL"
            },
            "CSV_STR": {
              "offset": "0x44",
              "size": 8,
              "description": "register CSV_STR"
            },
            "FCSWH_CTL": {
              "offset": "0x48",
              "size": 16,
              "description": "register FCSWH_CTL"
            },
            "FCSWL_CTL": {
              "offset": "0x4C",
              "size": 16,
              "description": "register FCSWL_CTL"
            },
            "FCSWD_CTL": {
              "offset": "0x50",
              "size": 16,
              "description": "register FCSWD_CTL"
            }
          },
          "bits": {
            "SCM_CTL": {
              "RCS": {
                "bit": 5,
                "description": "bitfield RCS",
                "width": 3
              },
              "PLLE": {
                "bit": 4,
                "description": "bitfield PLLE"
              },
              "SOSCE": {
                "bit": 3,
                "description": "bitfield SOSCE"
              },
              "MOSCE": {
                "bit": 1,
                "description": "bitfield MOSCE"
              }
            },
            "SCM_STR": {
              "RCM": {
                "bit": 5,
                "description": "bitfield RCM",
                "width": 3
              },
              "PLRDY": {
                "bit": 4,
                "description": "bitfield PLRDY"
              },
              "SORDY": {
                "bit": 3,
                "description": "bitfield SORDY"
              },
              "MORDY": {
                "bit": 1,
                "description": "bitfield MORDY"
              }
            },
            "BSC_PSR": {
              "BSR": {
                "bit": 0,
                "description": "bitfield BSR",
                "width": 3
              }
            },
            "APBC0_PSR": {
              "APBC0": {
                "bit": 0,
                "description": "bitfield APBC0",
                "width": 2
              }
            },
            "APBC1_PSR": {
              "APBC1EN": {
                "bit": 7,
                "description": "bitfield APBC1EN"
              },
              "APBC1RST": {
                "bit": 4,
                "description": "bitfield APBC1RST"
              },
              "APBC1": {
                "bit": 0,
                "description": "bitfield APBC1",
                "width": 2
              }
            },
            "APBC2_PSR": {
              "APBC2EN": {
                "bit": 7,
                "description": "bitfield APBC2EN"
              },
              "APBC2RST": {
                "bit": 4,
                "description": "bitfield APBC2RST"
              },
              "APBC2": {
                "bit": 0,
                "description": "bitfield APBC2",
                "width": 2
              }
            },
            "SWC_PSR": {
              "TESTB": {
                "bit": 7,
                "description": "bitfield TESTB"
              },
              "SWDS": {
                "bit": 0,
                "description": "bitfield SWDS",
                "width": 2
              }
            },
            "TTC_PSR": {
              "TTC": {
                "bit": 0,
                "description": "bitfield TTC",
                "width": 2
              }
            },
            "CSW_TMR": {
              "SOWT": {
                "bit": 4,
                "description": "bitfield SOWT",
                "width": 4
              },
              "MOWT": {
                "bit": 0,
                "description": "bitfield MOWT",
                "width": 4
              }
            },
            "PSW_TMR": {
              "PINC": {
                "bit": 4,
                "description": "bitfield PINC"
              },
              "POWT": {
                "bit": 0,
                "description": "bitfield POWT",
                "width": 3
              }
            },
            "PLL_CTL1": {
              "PLLK": {
                "bit": 4,
                "description": "bitfield PLLK",
                "width": 4
              },
              "PLLM": {
                "bit": 0,
                "description": "bitfield PLLM",
                "width": 4
              }
            },
            "PLL_CTL2": {
              "PLLN": {
                "bit": 0,
                "description": "bitfield PLLN",
                "width": 6
              }
            },
            "DBWDT_CTL": {
              "DPHWBE": {
                "bit": 7,
                "description": "bitfield DPHWBE"
              },
              "DPSWBE": {
                "bit": 5,
                "description": "bitfield DPSWBE"
              }
            },
            "INT_ENR": {
              "FCSE": {
                "bit": 5,
                "description": "bitfield FCSE"
              },
              "PCSE": {
                "bit": 2,
                "description": "bitfield PCSE"
              },
              "SCSE": {
                "bit": 1,
                "description": "bitfield SCSE"
              },
              "MCSE": {
                "bit": 0,
                "description": "bitfield MCSE"
              }
            },
            "INT_STR": {
              "FCSI": {
                "bit": 5,
                "description": "bitfield FCSI"
              },
              "PCSI": {
                "bit": 2,
                "description": "bitfield PCSI"
              },
              "SCSI": {
                "bit": 1,
                "description": "bitfield SCSI"
              },
              "MCSI": {
                "bit": 0,
                "description": "bitfield MCSI"
              }
            },
            "INT_CLR": {
              "FCSC": {
                "bit": 5,
                "description": "bitfield FCSC"
              },
              "PCSC": {
                "bit": 2,
                "description": "bitfield PCSC"
              },
              "SCSC": {
                "bit": 1,
                "description": "bitfield SCSC"
              },
              "MCSC": {
                "bit": 0,
                "description": "bitfield MCSC"
              }
            },
            "STB_CTL": {
              "KEY": {
                "bit": 16,
                "description": "bitfield KEY",
                "width": 16
              },
              "SPL": {
                "bit": 4,
                "description": "bitfield SPL"
              },
              "DSTM": {
                "bit": 2,
                "description": "bitfield DSTM"
              },
              "STM": {
                "bit": 0,
                "description": "bitfield STM",
                "width": 2
              }
            },
            "RST_STR": {
              "SRST": {
                "bit": 8,
                "description": "bitfield SRST"
              },
              "FCSR": {
                "bit": 7,
                "description": "bitfield FCSR"
              },
              "CSVR": {
                "bit": 6,
                "description": "bitfield CSVR"
              },
              "HWDT": {
                "bit": 5,
                "description": "bitfield HWDT"
              },
              "SWDT": {
                "bit": 4,
                "description": "bitfield SWDT"
              },
              "INITX": {
                "bit": 1,
                "description": "bitfield INITX"
              },
              "PONR": {
                "bit": 0,
                "description": "bitfield PONR"
              }
            },
            "CSV_CTL": {
              "FCD": {
                "bit": 12,
                "description": "bitfield FCD",
                "width": 3
              },
              "FCSRE": {
                "bit": 9,
                "description": "bitfield FCSRE"
              },
              "FCSDE": {
                "bit": 8,
                "description": "bitfield FCSDE"
              },
              "SCSVE": {
                "bit": 1,
                "description": "bitfield SCSVE"
              },
              "MCSVE": {
                "bit": 0,
                "description": "bitfield MCSVE"
              }
            },
            "CSV_STR": {
              "SCMF": {
                "bit": 1,
                "description": "bitfield SCMF"
              },
              "MCMF": {
                "bit": 0,
                "description": "bitfield MCMF"
              }
            },
            "FCSWH_CTL": {
              "FWH": {
                "bit": 0,
                "description": "bitfield FWH",
                "width": 16
              }
            },
            "FCSWL_CTL": {
              "FWL": {
                "bit": 0,
                "description": "bitfield FWL",
                "width": 16
              }
            },
            "FCSWD_CTL": {
              "FWD": {
                "bit": 0,
                "description": "bitfield FWD",
                "width": 16
              }
            }
          }
        },
        "CRTRIM": {
          "instances": [
            {
              "name": "CRTRIM",
              "base": "0x4002E000"
            }
          ],
          "registers": {
            "MCR_PSR": {
              "offset": "0x00",
              "size": 8,
              "description": "register MCR_PSR"
            },
            "MCR_FTRM": {
              "offset": "0x04",
              "size": 16,
              "description": "register MCR_FTRM"
            },
            "MCR_TTRM": {
              "offset": "0x08",
              "size": 8,
              "description": "register MCR_TTRM"
            },
            "MCR_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register MCR_RLR"
            }
          },
          "bits": {
            "MCR_PSR": {
              "CSR": {
                "bit": 0,
                "description": "bitfield CSR",
                "width": 3
              }
            },
            "MCR_FTRM": {
              "TRD": {
                "bit": 0,
                "description": "bitfield TRD",
                "width": 10
              }
            },
            "MCR_TTRM": {
              "TRT": {
                "bit": 0,
                "description": "bitfield TRT",
                "width": 5
              }
            },
            "MCR_RLR": {
              "TRMLCK": {
                "bit": 0,
                "description": "bitfield TRMLCK",
                "width": 32
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "SWWDT",
              "base": "0x40012000",
              "irq": 1
            },
            {
              "name": "HWWDT",
              "base": "0x40011000"
            }
          ],
          "registers": {
            "WDOGLOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "register WDOGLOAD"
            },
            "WDOGVALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "register WDOGVALUE"
            },
            "WDOGCONTROL": {
              "offset": "0x08",
              "size": 8,
              "description": "register WDOGCONTROL"
            },
            "WDOGINTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register WDOGINTCLR"
            },
            "WDOGRIS": {
              "offset": "0x10",
              "size": 8,
              "description": "register WDOGRIS"
            },
            "WDOGSPMC": {
              "offset": "0x18",
              "size": 8,
              "description": "register WDOGSPMC"
            },
            "WDOGLOCK": {
              "offset": "0xC00",
              "size": 32,
              "description": "register WDOGLOCK"
            }
          },
          "bits": {
            "WDOGCONTROL": {
              "SPM": {
                "bit": 4,
                "description": "bitfield SPM"
              },
              "TWD": {
                "bit": 2,
                "description": "bitfield TWD",
                "width": 2
              },
              "RESEN": {
                "bit": 1,
                "description": "bitfield RESEN"
              },
              "INTEN": {
                "bit": 0,
                "description": "bitfield INTEN"
              }
            },
            "WDOGRIS": {
              "RIS": {
                "bit": 0,
                "description": "bitfield RIS"
              }
            },
            "WDOGSPMC": {
              "TRG": {
                "bit": 0,
                "description": "bitfield TRG"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "DTIM",
              "base": "0x40015000",
              "irq": 47
            }
          ],
          "registers": {
            "TIMER1LOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "register TIMER1LOAD"
            },
            "TIMER1VALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "register TIMER1VALUE"
            },
            "TIMER1CONTROL": {
              "offset": "0x08",
              "size": 32,
              "description": "register TIMER1CONTROL"
            },
            "TIMER1INTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register TIMER1INTCLR"
            },
            "TIMER1RIS": {
              "offset": "0x10",
              "size": 32,
              "description": "register TIMER1RIS"
            },
            "TIMER1MIS": {
              "offset": "0x14",
              "size": 32,
              "description": "register TIMER1MIS"
            },
            "TIMER1BGLOAD": {
              "offset": "0x18",
              "size": 32,
              "description": "register TIMER1BGLOAD"
            },
            "TIMER2LOAD": {
              "offset": "0x20",
              "size": 32,
              "description": "register TIMER2LOAD"
            },
            "TIMER2VALUE": {
              "offset": "0x24",
              "size": 32,
              "description": "register TIMER2VALUE"
            },
            "TIMER2CONTROL": {
              "offset": "0x28",
              "size": 32,
              "description": "register TIMER2CONTROL"
            },
            "TIMER2INTCLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "register TIMER2INTCLR"
            },
            "TIMER2RIS": {
              "offset": "0x30",
              "size": 32,
              "description": "register TIMER2RIS"
            },
            "TIMER2MIS": {
              "offset": "0x34",
              "size": 32,
              "description": "register TIMER2MIS"
            },
            "TIMER2BGLOAD": {
              "offset": "0x38",
              "size": 32,
              "description": "register TIMER2BGLOAD"
            }
          },
          "bits": {
            "TIMER1CONTROL": {
              "TimerEn": {
                "bit": 7,
                "description": "bitfield TimerEn"
              },
              "TimerMode": {
                "bit": 6,
                "description": "bitfield TimerMode"
              },
              "IntEnable": {
                "bit": 5,
                "description": "bitfield IntEnable"
              },
              "TimerPre": {
                "bit": 2,
                "description": "bitfield TimerPre",
                "width": 2
              },
              "TimerSize": {
                "bit": 1,
                "description": "bitfield TimerSize"
              },
              "OneShot": {
                "bit": 0,
                "description": "bitfield OneShot"
              }
            },
            "TIMER1RIS": {
              "TIMER1RIS": {
                "bit": 0,
                "description": "bitfield TIMER1RIS"
              }
            },
            "TIMER1MIS": {
              "TIMER1MIS": {
                "bit": 0,
                "description": "bitfield TIMER1MIS"
              }
            }
          }
        },
        "MFT0": {
          "instances": [
            {
              "name": "MFT0",
              "base": "0x40020000",
              "irq": 21
            }
          ],
          "registers": {
            "FRT_TCCP0": {
              "offset": "0x142",
              "size": 16,
              "description": "register FRT_TCCP0"
            },
            "FRT_TCDT0": {
              "offset": "0x146",
              "size": 16,
              "description": "register FRT_TCDT0"
            },
            "FRT_TCSA0": {
              "offset": "0x148",
              "size": 16,
              "description": "register FRT_TCSA0"
            },
            "FRT_TCSC0": {
              "offset": "0x14B",
              "size": 16,
              "description": "register FRT_TCSC0"
            },
            "FRT_TCCP1": {
              "offset": "0x14E",
              "size": 32,
              "description": "register FRT_TCCP1"
            },
            "FRT_TCDT1": {
              "offset": "0x152",
              "size": 32,
              "description": "register FRT_TCDT1"
            },
            "FRT_TCSA1": {
              "offset": "0x154",
              "size": 32,
              "description": "register FRT_TCSA1"
            },
            "FRT_TCSC1": {
              "offset": "0x156",
              "size": 32,
              "description": "register FRT_TCSC1"
            },
            "FRT_TCCP2": {
              "offset": "0x15A",
              "size": 32,
              "description": "register FRT_TCCP2"
            },
            "FRT_TCDT2": {
              "offset": "0x15E",
              "size": 32,
              "description": "register FRT_TCDT2"
            },
            "FRT_TCSA2": {
              "offset": "0x160",
              "size": 32,
              "description": "register FRT_TCSA2"
            },
            "FRT_TCSC2": {
              "offset": "0x162",
              "size": 32,
              "description": "register FRT_TCSC2"
            },
            "FRT_TCAL": {
              "offset": "0x164",
              "size": 32,
              "description": "register FRT_TCAL"
            },
            "OCU_OCCP0": {
              "offset": "0x102",
              "size": 16,
              "description": "register OCU_OCCP0"
            },
            "OCU_OCCP1": {
              "offset": "0x106",
              "size": 32,
              "description": "register OCU_OCCP1"
            },
            "OCU_OCCP2": {
              "offset": "0x10A",
              "size": 32,
              "description": "register OCU_OCCP2"
            },
            "OCU_OCCP3": {
              "offset": "0x10E",
              "size": 32,
              "description": "register OCU_OCCP3"
            },
            "OCU_OCCP4": {
              "offset": "0x112",
              "size": 32,
              "description": "register OCU_OCCP4"
            },
            "OCU_OCCP5": {
              "offset": "0x116",
              "size": 32,
              "description": "register OCU_OCCP5"
            },
            "OCU_OCSA10": {
              "offset": "0x118",
              "size": 8,
              "description": "register OCU_OCSA10"
            },
            "OCU_OCSB10": {
              "offset": "0x119",
              "size": 8,
              "description": "register OCU_OCSB10"
            },
            "OCU_OCSD10": {
              "offset": "0x11A",
              "size": 8,
              "description": "register OCU_OCSD10"
            },
            "OCU_OCSA32": {
              "offset": "0x11C",
              "size": 32,
              "description": "register OCU_OCSA32"
            },
            "OCU_OCSB32": {
              "offset": "0x11D",
              "size": 32,
              "description": "register OCU_OCSB32"
            },
            "OCU_OCSD32": {
              "offset": "0x11E",
              "size": 32,
              "description": "register OCU_OCSD32"
            },
            "OCU_OCSA54": {
              "offset": "0x120",
              "size": 32,
              "description": "register OCU_OCSA54"
            },
            "OCU_OCSB54": {
              "offset": "0x121",
              "size": 32,
              "description": "register OCU_OCSB54"
            },
            "OCU_OCSD54": {
              "offset": "0x122",
              "size": 32,
              "description": "register OCU_OCSD54"
            },
            "OCU_OCSC": {
              "offset": "0x124",
              "size": 16,
              "description": "register OCU_OCSC"
            },
            "OCU_OCSE0": {
              "offset": "0x128",
              "size": 8,
              "description": "register OCU_OCSE0"
            },
            "OCU_OCSE1": {
              "offset": "0x12C",
              "size": 16,
              "description": "register OCU_OCSE1"
            },
            "OCU_OCSE2": {
              "offset": "0x130",
              "size": 32,
              "description": "register OCU_OCSE2"
            },
            "OCU_OCSE3": {
              "offset": "0x134",
              "size": 32,
              "description": "register OCU_OCSE3"
            },
            "OCU_OCSE4": {
              "offset": "0x138",
              "size": 32,
              "description": "register OCU_OCSE4"
            },
            "OCU_OCSE5": {
              "offset": "0x13C",
              "size": 32,
              "description": "register OCU_OCSE5"
            },
            "OCU_OCFS10": {
              "offset": "0x168",
              "size": 8,
              "description": "register OCU_OCFS10"
            },
            "OCU_OCFS32": {
              "offset": "0x169",
              "size": 32,
              "description": "register OCU_OCFS32"
            },
            "OCU_OCFS54": {
              "offset": "0x16A",
              "size": 32,
              "description": "register OCU_OCFS54"
            },
            "WFG_WFTF10": {
              "offset": "0x18E",
              "size": 16,
              "description": "register WFG_WFTF10"
            },
            "WFG_WFTA10": {
              "offset": "0x190",
              "size": 8,
              "description": "register WFG_WFTA10"
            },
            "WFG_WFTB10": {
              "offset": "0x192",
              "size": 8,
              "description": "register WFG_WFTB10"
            },
            "WFG_WFTF32": {
              "offset": "0x196",
              "size": 16,
              "description": "register WFG_WFTF32"
            },
            "WFG_WFTA32": {
              "offset": "0x198",
              "size": 8,
              "description": "register WFG_WFTA32"
            },
            "WFG_WFTB32": {
              "offset": "0x19A",
              "size": 8,
              "description": "register WFG_WFTB32"
            },
            "WFG_WFTF54": {
              "offset": "0x19E",
              "size": 16,
              "description": "register WFG_WFTF54"
            },
            "WFG_WFTA54": {
              "offset": "0x1A0",
              "size": 8,
              "description": "register WFG_WFTA54"
            },
            "WFG_WFTB54": {
              "offset": "0x1A2",
              "size": 8,
              "description": "register WFG_WFTB54"
            },
            "WFG_WFSA10": {
              "offset": "0x1A4",
              "size": 16,
              "description": "register WFG_WFSA10"
            },
            "WFG_WFSA32": {
              "offset": "0x1A8",
              "size": 32,
              "description": "register WFG_WFSA32"
            },
            "WFG_WFSA54": {
              "offset": "0x1AC",
              "size": 32,
              "description": "register WFG_WFSA54"
            },
            "WFG_WFIR": {
              "offset": "0x1B0",
              "size": 16,
              "description": "register WFG_WFIR"
            },
            "WFG_NZCL": {
              "offset": "0x1B4",
              "size": 16,
              "description": "register WFG_NZCL"
            },
            "ICU_ICFS10": {
              "offset": "0x16C",
              "size": 8,
              "description": "register ICU_ICFS10"
            },
            "ICU_ICFS32": {
              "offset": "0x16D",
              "size": 32,
              "description": "register ICU_ICFS32"
            },
            "ICU_ICCP0": {
              "offset": "0x176",
              "size": 16,
              "description": "register ICU_ICCP0"
            },
            "ICU_ICCP1": {
              "offset": "0x17A",
              "size": 32,
              "description": "register ICU_ICCP1"
            },
            "ICU_ICCP2": {
              "offset": "0x17E",
              "size": 32,
              "description": "register ICU_ICCP2"
            },
            "ICU_ICCP3": {
              "offset": "0x182",
              "size": 32,
              "description": "register ICU_ICCP3"
            },
            "ICU_ICSA10": {
              "offset": "0x184",
              "size": 8,
              "description": "register ICU_ICSA10"
            },
            "ICU_ICSB10": {
              "offset": "0x185",
              "size": 8,
              "description": "register ICU_ICSB10"
            },
            "ICU_ICSA32": {
              "offset": "0x188",
              "size": 32,
              "description": "register ICU_ICSA32"
            },
            "ICU_ICSB32": {
              "offset": "0x189",
              "size": 32,
              "description": "register ICU_ICSB32"
            },
            "ADCMP_ACFS10": {
              "offset": "0x170",
              "size": 8,
              "description": "register ADCMP_ACFS10"
            },
            "ADCMP_ACFS32": {
              "offset": "0x171",
              "size": 32,
              "description": "register ADCMP_ACFS32"
            },
            "ADCMP_ACFS54": {
              "offset": "0x172",
              "size": 32,
              "description": "register ADCMP_ACFS54"
            },
            "ADCMP_ACMP0": {
              "offset": "0x1BA",
              "size": 16,
              "description": "register ADCMP_ACMP0"
            },
            "ADCMP_ACMP1": {
              "offset": "0x1BE",
              "size": 32,
              "description": "register ADCMP_ACMP1"
            },
            "ADCMP_ACMP2": {
              "offset": "0x1C2",
              "size": 32,
              "description": "register ADCMP_ACMP2"
            },
            "ADCMP_ACMP3": {
              "offset": "0x1C6",
              "size": 32,
              "description": "register ADCMP_ACMP3"
            },
            "ADCMP_ACMP4": {
              "offset": "0x1CA",
              "size": 32,
              "description": "register ADCMP_ACMP4"
            },
            "ADCMP_ACMP5": {
              "offset": "0x1CE",
              "size": 32,
              "description": "register ADCMP_ACMP5"
            },
            "ADCMP_ACSA": {
              "offset": "0x1D0",
              "size": 16,
              "description": "register ADCMP_ACSA"
            },
            "ADCMP_ACSC0": {
              "offset": "0x1D4",
              "size": 8,
              "description": "register ADCMP_ACSC0"
            },
            "ADCMP_ACSD0": {
              "offset": "0x1D5",
              "size": 8,
              "description": "register ADCMP_ACSD0"
            },
            "ADCMP_ACSC1": {
              "offset": "0x1D8",
              "size": 32,
              "description": "register ADCMP_ACSC1"
            },
            "ADCMP_ACSD1": {
              "offset": "0x1D9",
              "size": 32,
              "description": "register ADCMP_ACSD1"
            },
            "ADCMP_ACSC2": {
              "offset": "0x1DC",
              "size": 32,
              "description": "register ADCMP_ACSC2"
            },
            "ADCMP_ACSD2": {
              "offset": "0x1DD",
              "size": 32,
              "description": "register ADCMP_ACSD2"
            },
            "ADCMP_ACSC3": {
              "offset": "0x1E0",
              "size": 32,
              "description": "register ADCMP_ACSC3"
            },
            "ADCMP_ACSD3": {
              "offset": "0x1E1",
              "size": 32,
              "description": "register ADCMP_ACSD3"
            },
            "ADCMP_ACSC4": {
              "offset": "0x1E4",
              "size": 32,
              "description": "register ADCMP_ACSC4"
            },
            "ADCMP_ACSD4": {
              "offset": "0x1E5",
              "size": 32,
              "description": "register ADCMP_ACSD4"
            },
            "ADCMP_ACSC5": {
              "offset": "0x1E8",
              "size": 32,
              "description": "register ADCMP_ACSC5"
            },
            "ADCMP_ACSD5": {
              "offset": "0x1E9",
              "size": 32,
              "description": "register ADCMP_ACSD5"
            }
          },
          "bits": {
            "FRT_TCSA0": {
              "CLK": {
                "bit": 0,
                "description": "bitfield CLK",
                "width": 4
              },
              "SCLR": {
                "bit": 4,
                "description": "bitfield SCLR"
              },
              "MODE": {
                "bit": 5,
                "description": "bitfield MODE"
              },
              "STOP": {
                "bit": 6,
                "description": "bitfield STOP"
              },
              "BFE": {
                "bit": 7,
                "description": "bitfield BFE"
              },
              "ICRE": {
                "bit": 8,
                "description": "bitfield ICRE"
              },
              "ICLR": {
                "bit": 9,
                "description": "bitfield ICLR"
              },
              "IRQZE": {
                "bit": 13,
                "description": "bitfield IRQZE"
              },
              "IRQZF": {
                "bit": 14,
                "description": "bitfield IRQZF"
              },
              "ECKE": {
                "bit": 15,
                "description": "bitfield ECKE"
              }
            },
            "FRT_TCSC0": {
              "MSPC": {
                "bit": 12,
                "description": "bitfield MSPC",
                "width": 4
              },
              "MSZC": {
                "bit": 8,
                "description": "bitfield MSZC",
                "width": 4
              },
              "MSPI": {
                "bit": 4,
                "description": "bitfield MSPI",
                "width": 4
              },
              "MSZI": {
                "bit": 0,
                "description": "bitfield MSZI",
                "width": 4
              }
            },
            "FRT_TCAL": {
              "SCLR22": {
                "bit": 24,
                "description": "bitfield SCLR22"
              },
              "SCLR21": {
                "bit": 23,
                "description": "bitfield SCLR21"
              },
              "SCLR20": {
                "bit": 22,
                "description": "bitfield SCLR20"
              },
              "SCLR12": {
                "bit": 21,
                "description": "bitfield SCLR12"
              },
              "SCLR11": {
                "bit": 20,
                "description": "bitfield SCLR11"
              },
              "SCLR10": {
                "bit": 19,
                "description": "bitfield SCLR10"
              },
              "SCLR02": {
                "bit": 18,
                "description": "bitfield SCLR02"
              },
              "SCLR01": {
                "bit": 17,
                "description": "bitfield SCLR01"
              },
              "SCLR00": {
                "bit": 16,
                "description": "bitfield SCLR00"
              },
              "STOP22": {
                "bit": 8,
                "description": "bitfield STOP22"
              },
              "STOP21": {
                "bit": 7,
                "description": "bitfield STOP21"
              },
              "STOP20": {
                "bit": 6,
                "description": "bitfield STOP20"
              },
              "STOP12": {
                "bit": 5,
                "description": "bitfield STOP12"
              },
              "STOP11": {
                "bit": 4,
                "description": "bitfield STOP11"
              },
              "STOP10": {
                "bit": 3,
                "description": "bitfield STOP10"
              },
              "STOP02": {
                "bit": 2,
                "description": "bitfield STOP02"
              },
              "STOP01": {
                "bit": 1,
                "description": "bitfield STOP01"
              },
              "STOP00": {
                "bit": 0,
                "description": "bitfield STOP00"
              }
            },
            "OCU_OCSA10": {
              "IOP1": {
                "bit": 7,
                "description": "bitfield IOP1"
              },
              "IOP0": {
                "bit": 6,
                "description": "bitfield IOP0"
              },
              "IOE1": {
                "bit": 5,
                "description": "bitfield IOE1"
              },
              "IOE0": {
                "bit": 4,
                "description": "bitfield IOE0"
              },
              "CST1": {
                "bit": 1,
                "description": "bitfield CST1"
              },
              "CST0": {
                "bit": 0,
                "description": "bitfield CST0"
              }
            },
            "OCU_OCSB10": {
              "FM4": {
                "bit": 7,
                "description": "bitfield FM4"
              },
              "CMOD": {
                "bit": 4,
                "description": "bitfield CMOD"
              },
              "OTD1": {
                "bit": 1,
                "description": "bitfield OTD1"
              },
              "OTD0": {
                "bit": 0,
                "description": "bitfield OTD0"
              }
            },
            "OCU_OCSD10": {
              "OCSE1BUFE": {
                "bit": 6,
                "description": "bitfield OCSE1BUFE",
                "width": 2
              },
              "OCSE0BUFE": {
                "bit": 4,
                "description": "bitfield OCSE0BUFE",
                "width": 2
              },
              "OCCP1BUFE": {
                "bit": 2,
                "description": "bitfield OCCP1BUFE",
                "width": 2
              },
              "OCCP0BUFE": {
                "bit": 0,
                "description": "bitfield OCCP0BUFE",
                "width": 2
              }
            },
            "OCU_OCSC": {
              "MOD5": {
                "bit": 13,
                "description": "bitfield MOD5"
              },
              "MOD4": {
                "bit": 12,
                "description": "bitfield MOD4"
              },
              "MOD3": {
                "bit": 11,
                "description": "bitfield MOD3"
              },
              "MOD2": {
                "bit": 10,
                "description": "bitfield MOD2"
              },
              "MOD1": {
                "bit": 9,
                "description": "bitfield MOD1"
              },
              "MOD0": {
                "bit": 8,
                "description": "bitfield MOD0"
              }
            },
            "OCU_OCSE0": {
              "OCSE": {
                "bit": 0,
                "description": "bitfield OCSE",
                "width": 8
              }
            },
            "OCU_OCSE1": {
              "OCSE": {
                "bit": 0,
                "description": "bitfield OCSE",
                "width": 16
              }
            },
            "OCU_OCFS10": {
              "FSO1": {
                "bit": 4,
                "description": "bitfield FSO1",
                "width": 4
              },
              "FSO0": {
                "bit": 0,
                "description": "bitfield FSO0",
                "width": 4
              }
            },
            "WFG_WFSA10": {
              "DMOD": {
                "bit": 12,
                "description": "bitfield DMOD",
                "width": 2
              },
              "PGEN": {
                "bit": 10,
                "description": "bitfield PGEN",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "bitfield PSEL",
                "width": 2
              },
              "GTEN": {
                "bit": 6,
                "description": "bitfield GTEN",
                "width": 2
              },
              "TMD": {
                "bit": 3,
                "description": "bitfield TMD",
                "width": 3
              },
              "DCK": {
                "bit": 0,
                "description": "bitfield DCK",
                "width": 3
              }
            },
            "WFG_WFIR": {
              "TMIS54": {
                "bit": 15,
                "description": "bitfield TMIS54"
              },
              "TMIE54": {
                "bit": 14,
                "description": "bitfield TMIE54"
              },
              "TMIC54": {
                "bit": 13,
                "description": "bitfield TMIC54"
              },
              "TMIF54": {
                "bit": 12,
                "description": "bitfield TMIF54"
              },
              "TMIS32": {
                "bit": 11,
                "description": "bitfield TMIS32"
              },
              "TMIE32": {
                "bit": 10,
                "description": "bitfield TMIE32"
              },
              "TMIC32": {
                "bit": 9,
                "description": "bitfield TMIC32"
              },
              "TMIF32": {
                "bit": 8,
                "description": "bitfield TMIF32"
              },
              "TMIS10": {
                "bit": 7,
                "description": "bitfield TMIS10"
              },
              "TMIE10": {
                "bit": 6,
                "description": "bitfield TMIE10"
              },
              "TMIC10": {
                "bit": 5,
                "description": "bitfield TMIC10"
              },
              "TMIF10": {
                "bit": 4,
                "description": "bitfield TMIF10"
              },
              "DTICB": {
                "bit": 3,
                "description": "bitfield DTICB"
              },
              "DTIFB": {
                "bit": 2,
                "description": "bitfield DTIFB"
              },
              "DTICA": {
                "bit": 1,
                "description": "bitfield DTICA"
              },
              "DTIFA": {
                "bit": 0,
                "description": "bitfield DTIFA"
              }
            },
            "WFG_NZCL": {
              "WIM54": {
                "bit": 14,
                "description": "bitfield WIM54"
              },
              "WIM32": {
                "bit": 13,
                "description": "bitfield WIM32"
              },
              "WIM10": {
                "bit": 12,
                "description": "bitfield WIM10"
              },
              "DIMB": {
                "bit": 9,
                "description": "bitfield DIMB"
              },
              "DIMA": {
                "bit": 8,
                "description": "bitfield DIMA"
              },
              "DTIEB": {
                "bit": 5,
                "description": "bitfield DTIEB"
              },
              "SDTI": {
                "bit": 4,
                "description": "bitfield SDTI"
              },
              "NWS": {
                "bit": 1,
                "description": "bitfield NWS",
                "width": 3
              },
              "DTIEA": {
                "bit": 0,
                "description": "bitfield DTIEA"
              }
            },
            "ICU_ICFS10": {
              "FSI0": {
                "bit": 0,
                "description": "bitfield FSI0",
                "width": 4
              },
              "FSI1": {
                "bit": 4,
                "description": "bitfield FSI1",
                "width": 4
              }
            },
            "ICU_ICSA10": {
              "EG0": {
                "bit": 0,
                "description": "bitfield EG0",
                "width": 2
              },
              "EG1": {
                "bit": 2,
                "description": "bitfield EG1",
                "width": 2
              },
              "ICE0": {
                "bit": 4,
                "description": "bitfield ICE0"
              },
              "ICE1": {
                "bit": 5,
                "description": "bitfield ICE1"
              },
              "ICP0": {
                "bit": 6,
                "description": "bitfield ICP0"
              },
              "ICP1": {
                "bit": 7,
                "description": "bitfield ICP1"
              }
            },
            "ICU_ICSB10": {
              "IEI0": {
                "bit": 0,
                "description": "bitfield IEI0"
              },
              "IEI1": {
                "bit": 1,
                "description": "bitfield IEI1"
              }
            },
            "ADCMP_ACFS10": {
              "FSA1": {
                "bit": 4,
                "description": "bitfield FSA1",
                "width": 4
              },
              "FSA0": {
                "bit": 0,
                "description": "bitfield FSA0",
                "width": 4
              }
            },
            "ADCMP_ACMP0": {
              "ACMP": {
                "bit": 0,
                "description": "bitfield ACMP",
                "width": 16
              }
            },
            "ADCMP_ACSA": {
              "SEL54": {
                "bit": 12,
                "description": "bitfield SEL54",
                "width": 2
              },
              "SEL32": {
                "bit": 10,
                "description": "bitfield SEL32",
                "width": 2
              },
              "SEL10": {
                "bit": 8,
                "description": "bitfield SEL10",
                "width": 2
              },
              "CE54": {
                "bit": 4,
                "description": "bitfield CE54",
                "width": 2
              },
              "CE32": {
                "bit": 2,
                "description": "bitfield CE32",
                "width": 2
              },
              "CE10": {
                "bit": 0,
                "description": "bitfield CE10",
                "width": 2
              }
            },
            "ADCMP_ACSC0": {
              "ADSEL": {
                "bit": 2,
                "description": "bitfield ADSEL",
                "width": 3
              },
              "BUFE": {
                "bit": 0,
                "description": "bitfield BUFE",
                "width": 2
              }
            },
            "ADCMP_ACSD0": {
              "ZE": {
                "bit": 7,
                "description": "bitfield ZE"
              },
              "UE": {
                "bit": 6,
                "description": "bitfield UE"
              },
              "PE": {
                "bit": 5,
                "description": "bitfield PE"
              },
              "DE": {
                "bit": 4,
                "description": "bitfield DE"
              },
              "OCUS": {
                "bit": 1,
                "description": "bitfield OCUS"
              },
              "AMOD": {
                "bit": 0,
                "description": "bitfield AMOD"
              }
            }
          }
        },
        "MFT1": {
          "instances": [
            {
              "name": "MFT1",
              "base": "0x40021000",
              "irq": 22
            }
          ],
          "registers": {}
        },
        "MFT2": {
          "instances": [
            {
              "name": "MFT2",
              "base": "0x40022000",
              "irq": 23
            }
          ],
          "registers": {}
        },
        "MFT": {
          "instances": [
            {
              "name": "MFT_PPG",
              "base": "0x40024000",
              "irq": 36
            }
          ],
          "registers": {
            "TTCR0": {
              "offset": "0x00",
              "size": 16,
              "description": "register TTCR0"
            },
            "TTCR1": {
              "offset": "0x20",
              "size": 16,
              "description": "register TTCR1"
            },
            "TTCR2": {
              "offset": "0x40",
              "size": 16,
              "description": "register TTCR2"
            },
            "COMP0": {
              "offset": "0x08",
              "size": 16,
              "description": "register COMP0"
            },
            "COMP2": {
              "offset": "0x0C",
              "size": 8,
              "description": "register COMP2"
            },
            "COMP4": {
              "offset": "0x10",
              "size": 32,
              "description": "register COMP4"
            },
            "COMP6": {
              "offset": "0x14",
              "size": 32,
              "description": "register COMP6"
            },
            "COMP1": {
              "offset": "0x28",
              "size": 32,
              "description": "register COMP1"
            },
            "COMP3": {
              "offset": "0x2C",
              "size": 32,
              "description": "register COMP3"
            },
            "COMP5": {
              "offset": "0x30",
              "size": 32,
              "description": "register COMP5"
            },
            "COMP7": {
              "offset": "0x34",
              "size": 32,
              "description": "register COMP7"
            },
            "COMP8": {
              "offset": "0x48",
              "size": 32,
              "description": "register COMP8"
            },
            "COMP10": {
              "offset": "0x4C",
              "size": 32,
              "description": "register COMP10"
            },
            "COMP12": {
              "offset": "0x50",
              "size": 32,
              "description": "register COMP12"
            },
            "COMP14": {
              "offset": "0x54",
              "size": 32,
              "description": "register COMP14"
            },
            "TRG": {
              "offset": "0x100",
              "size": 16,
              "description": "register TRG"
            },
            "TRG1": {
              "offset": "0x140",
              "size": 16,
              "description": "register TRG1"
            },
            "REVC": {
              "offset": "0x104",
              "size": 16,
              "description": "register REVC"
            },
            "REVC1": {
              "offset": "0x144",
              "size": 16,
              "description": "register REVC1"
            },
            "PPGC0": {
              "offset": "0x201",
              "size": 8,
              "description": "register PPGC0"
            },
            "PPGC1": {
              "offset": "0x200",
              "size": 32,
              "description": "register PPGC1"
            },
            "PPGC2": {
              "offset": "0x205",
              "size": 32,
              "description": "register PPGC2"
            },
            "PPGC3": {
              "offset": "0x204",
              "size": 32,
              "description": "register PPGC3"
            },
            "PPGC4": {
              "offset": "0x241",
              "size": 32,
              "description": "register PPGC4"
            },
            "PPGC5": {
              "offset": "0x240",
              "size": 32,
              "description": "register PPGC5"
            },
            "PPGC6": {
              "offset": "0x245",
              "size": 32,
              "description": "register PPGC6"
            },
            "PPGC7": {
              "offset": "0x244",
              "size": 32,
              "description": "register PPGC7"
            },
            "PPGC8": {
              "offset": "0x281",
              "size": 32,
              "description": "register PPGC8"
            },
            "PPGC9": {
              "offset": "0x280",
              "size": 32,
              "description": "register PPGC9"
            },
            "PPGC10": {
              "offset": "0x285",
              "size": 32,
              "description": "register PPGC10"
            },
            "PPGC11": {
              "offset": "0x284",
              "size": 32,
              "description": "register PPGC11"
            },
            "PPGC12": {
              "offset": "0x2C1",
              "size": 32,
              "description": "register PPGC12"
            },
            "PPGC13": {
              "offset": "0x2C0",
              "size": 32,
              "description": "register PPGC13"
            },
            "PPGC14": {
              "offset": "0x2C5",
              "size": 32,
              "description": "register PPGC14"
            },
            "PPGC15": {
              "offset": "0x2C4",
              "size": 32,
              "description": "register PPGC15"
            },
            "PPGC16": {
              "offset": "0x301",
              "size": 32,
              "description": "register PPGC16"
            },
            "PPGC17": {
              "offset": "0x300",
              "size": 32,
              "description": "register PPGC17"
            },
            "PPGC18": {
              "offset": "0x305",
              "size": 32,
              "description": "register PPGC18"
            },
            "PPGC19": {
              "offset": "0x304",
              "size": 32,
              "description": "register PPGC19"
            },
            "PPGC20": {
              "offset": "0x341",
              "size": 32,
              "description": "register PPGC20"
            },
            "PPGC21": {
              "offset": "0x340",
              "size": 32,
              "description": "register PPGC21"
            },
            "PPGC22": {
              "offset": "0x345",
              "size": 32,
              "description": "register PPGC22"
            },
            "PPGC23": {
              "offset": "0x344",
              "size": 32,
              "description": "register PPGC23"
            },
            "PRLH0": {
              "offset": "0x209",
              "size": 8,
              "description": "register PRLH0"
            },
            "PRLL0": {
              "offset": "0x208",
              "size": 8,
              "description": "register PRLL0"
            },
            "PRLH1": {
              "offset": "0x20D",
              "size": 32,
              "description": "register PRLH1"
            },
            "PRLL1": {
              "offset": "0x20C",
              "size": 32,
              "description": "register PRLL1"
            },
            "PRLH2": {
              "offset": "0x211",
              "size": 32,
              "description": "register PRLH2"
            },
            "PRLL2": {
              "offset": "0x210",
              "size": 32,
              "description": "register PRLL2"
            },
            "PRLH3": {
              "offset": "0x215",
              "size": 32,
              "description": "register PRLH3"
            },
            "PRLL3": {
              "offset": "0x214",
              "size": 32,
              "description": "register PRLL3"
            },
            "PRLH4": {
              "offset": "0x249",
              "size": 32,
              "description": "register PRLH4"
            },
            "PRLL4": {
              "offset": "0x248",
              "size": 32,
              "description": "register PRLL4"
            },
            "PRLH5": {
              "offset": "0x24D",
              "size": 32,
              "description": "register PRLH5"
            },
            "PRLL5": {
              "offset": "0x24C",
              "size": 32,
              "description": "register PRLL5"
            },
            "PRLH6": {
              "offset": "0x251",
              "size": 32,
              "description": "register PRLH6"
            },
            "PRLL6": {
              "offset": "0x250",
              "size": 32,
              "description": "register PRLL6"
            },
            "PRLH7": {
              "offset": "0x255",
              "size": 32,
              "description": "register PRLH7"
            },
            "PRLL7": {
              "offset": "0x254",
              "size": 32,
              "description": "register PRLL7"
            },
            "PRLH8": {
              "offset": "0x289",
              "size": 32,
              "description": "register PRLH8"
            },
            "PRLL8": {
              "offset": "0x288",
              "size": 32,
              "description": "register PRLL8"
            },
            "PRLH9": {
              "offset": "0x28D",
              "size": 32,
              "description": "register PRLH9"
            },
            "PRLL9": {
              "offset": "0x28C",
              "size": 32,
              "description": "register PRLL9"
            },
            "PRLH10": {
              "offset": "0x291",
              "size": 32,
              "description": "register PRLH10"
            },
            "PRLL10": {
              "offset": "0x290",
              "size": 32,
              "description": "register PRLL10"
            },
            "PRLH11": {
              "offset": "0x295",
              "size": 32,
              "description": "register PRLH11"
            },
            "PRLL11": {
              "offset": "0x294",
              "size": 32,
              "description": "register PRLL11"
            },
            "PRLH12": {
              "offset": "0x2C9",
              "size": 32,
              "description": "register PRLH12"
            },
            "PRLL12": {
              "offset": "0x2C8",
              "size": 32,
              "description": "register PRLL12"
            },
            "PRLH13": {
              "offset": "0x2CD",
              "size": 32,
              "description": "register PRLH13"
            },
            "PRLL13": {
              "offset": "0x2CC",
              "size": 32,
              "description": "register PRLL13"
            },
            "PRLH14": {
              "offset": "0x2D1",
              "size": 32,
              "description": "register PRLH14"
            },
            "PRLL14": {
              "offset": "0x2D0",
              "size": 32,
              "description": "register PRLL14"
            },
            "PRLH15": {
              "offset": "0x2D5",
              "size": 32,
              "description": "register PRLH15"
            },
            "PRLL15": {
              "offset": "0x2D4",
              "size": 32,
              "description": "register PRLL15"
            },
            "PRLH16": {
              "offset": "0x309",
              "size": 32,
              "description": "register PRLH16"
            },
            "PRLL16": {
              "offset": "0x308",
              "size": 32,
              "description": "register PRLL16"
            },
            "PRLH17": {
              "offset": "0x30D",
              "size": 32,
              "description": "register PRLH17"
            },
            "PRLL17": {
              "offset": "0x30C",
              "size": 32,
              "description": "register PRLL17"
            },
            "PRLH18": {
              "offset": "0x311",
              "size": 32,
              "description": "register PRLH18"
            },
            "PRLL18": {
              "offset": "0x310",
              "size": 32,
              "description": "register PRLL18"
            },
            "PRLH19": {
              "offset": "0x315",
              "size": 32,
              "description": "register PRLH19"
            },
            "PRLL19": {
              "offset": "0x314",
              "size": 32,
              "description": "register PRLL19"
            },
            "PRLH20": {
              "offset": "0x349",
              "size": 32,
              "description": "register PRLH20"
            },
            "PRLL20": {
              "offset": "0x348",
              "size": 32,
              "description": "register PRLL20"
            },
            "PRLH21": {
              "offset": "0x34D",
              "size": 32,
              "description": "register PRLH21"
            },
            "PRLL21": {
              "offset": "0x34C",
              "size": 32,
              "description": "register PRLL21"
            },
            "PRLH22": {
              "offset": "0x351",
              "size": 32,
              "description": "register PRLH22"
            },
            "PRLL22": {
              "offset": "0x350",
              "size": 32,
              "description": "register PRLL22"
            },
            "PRLH23": {
              "offset": "0x355",
              "size": 32,
              "description": "register PRLH23"
            },
            "PRLL23": {
              "offset": "0x354",
              "size": 32,
              "description": "register PRLL23"
            },
            "GATEC0": {
              "offset": "0x218",
              "size": 8,
              "description": "register GATEC0"
            },
            "GATEC4": {
              "offset": "0x258",
              "size": 8,
              "description": "register GATEC4"
            },
            "GATEC8": {
              "offset": "0x298",
              "size": 8,
              "description": "register GATEC8"
            },
            "GATEC12": {
              "offset": "0x2D8",
              "size": 8,
              "description": "register GATEC12"
            },
            "GATEC16": {
              "offset": "0x318",
              "size": 8,
              "description": "register GATEC16"
            },
            "GATEC20": {
              "offset": "0x358",
              "size": 8,
              "description": "register GATEC20"
            },
            "IGBTC": {
              "offset": "0x380",
              "size": 8,
              "description": "register IGBTC"
            }
          },
          "bits": {
            "TTCR0": {
              "TRG6O": {
                "bit": 15,
                "description": "bitfield TRG6O"
              },
              "TRG4O": {
                "bit": 14,
                "description": "bitfield TRG4O"
              },
              "TRG2O": {
                "bit": 13,
                "description": "bitfield TRG2O"
              },
              "TRG0O": {
                "bit": 12,
                "description": "bitfield TRG0O"
              },
              "CS0": {
                "bit": 10,
                "description": "bitfield CS0",
                "width": 2
              },
              "MONI0": {
                "bit": 9,
                "description": "bitfield MONI0"
              },
              "STR0": {
                "bit": 8,
                "description": "bitfield STR0"
              }
            },
            "TTCR1": {
              "TRG7O": {
                "bit": 15,
                "description": "bitfield TRG7O"
              },
              "TRG5O": {
                "bit": 14,
                "description": "bitfield TRG5O"
              },
              "TRG3O": {
                "bit": 13,
                "description": "bitfield TRG3O"
              },
              "TRG1O": {
                "bit": 12,
                "description": "bitfield TRG1O"
              },
              "CS1": {
                "bit": 10,
                "description": "bitfield CS1",
                "width": 2
              },
              "MONI1": {
                "bit": 9,
                "description": "bitfield MONI1"
              },
              "STR1": {
                "bit": 8,
                "description": "bitfield STR1"
              }
            },
            "TTCR2": {
              "TRG22O": {
                "bit": 15,
                "description": "bitfield TRG22O"
              },
              "TRG20O": {
                "bit": 14,
                "description": "bitfield TRG20O"
              },
              "TRG18O": {
                "bit": 13,
                "description": "bitfield TRG18O"
              },
              "TRG16O": {
                "bit": 12,
                "description": "bitfield TRG16O"
              },
              "CS2": {
                "bit": 10,
                "description": "bitfield CS2",
                "width": 2
              },
              "MONI2": {
                "bit": 9,
                "description": "bitfield MONI2"
              },
              "STR2": {
                "bit": 8,
                "description": "bitfield STR2"
              }
            },
            "TRG": {
              "PEN15": {
                "bit": 15,
                "description": "bitfield PEN15"
              },
              "PEN14": {
                "bit": 14,
                "description": "bitfield PEN14"
              },
              "PEN13": {
                "bit": 13,
                "description": "bitfield PEN13"
              },
              "PEN12": {
                "bit": 12,
                "description": "bitfield PEN12"
              },
              "PEN11": {
                "bit": 11,
                "description": "bitfield PEN11"
              },
              "PEN10": {
                "bit": 10,
                "description": "bitfield PEN10"
              },
              "PEN09": {
                "bit": 9,
                "description": "bitfield PEN09"
              },
              "PEN08": {
                "bit": 8,
                "description": "bitfield PEN08"
              },
              "PEN07": {
                "bit": 7,
                "description": "bitfield PEN07"
              },
              "PEN06": {
                "bit": 6,
                "description": "bitfield PEN06"
              },
              "PEN05": {
                "bit": 5,
                "description": "bitfield PEN05"
              },
              "PEN04": {
                "bit": 4,
                "description": "bitfield PEN04"
              },
              "PEN03": {
                "bit": 3,
                "description": "bitfield PEN03"
              },
              "PEN02": {
                "bit": 2,
                "description": "bitfield PEN02"
              },
              "PEN01": {
                "bit": 1,
                "description": "bitfield PEN01"
              },
              "PEN00": {
                "bit": 0,
                "description": "bitfield PEN00"
              }
            },
            "TRG1": {
              "PEN23": {
                "bit": 7,
                "description": "bitfield PEN23"
              },
              "PEN22": {
                "bit": 6,
                "description": "bitfield PEN22"
              },
              "PEN21": {
                "bit": 5,
                "description": "bitfield PEN21"
              },
              "PEN20": {
                "bit": 4,
                "description": "bitfield PEN20"
              },
              "PEN19": {
                "bit": 3,
                "description": "bitfield PEN19"
              },
              "PEN18": {
                "bit": 2,
                "description": "bitfield PEN18"
              },
              "PEN17": {
                "bit": 1,
                "description": "bitfield PEN17"
              },
              "PEN16": {
                "bit": 0,
                "description": "bitfield PEN16"
              }
            },
            "REVC": {
              "REV15": {
                "bit": 15,
                "description": "bitfield REV15"
              },
              "REV14": {
                "bit": 14,
                "description": "bitfield REV14"
              },
              "REV13": {
                "bit": 13,
                "description": "bitfield REV13"
              },
              "REV12": {
                "bit": 12,
                "description": "bitfield REV12"
              },
              "REV11": {
                "bit": 11,
                "description": "bitfield REV11"
              },
              "REV10": {
                "bit": 10,
                "description": "bitfield REV10"
              },
              "REV09": {
                "bit": 9,
                "description": "bitfield REV09"
              },
              "REV08": {
                "bit": 8,
                "description": "bitfield REV08"
              },
              "REV07": {
                "bit": 7,
                "description": "bitfield REV07"
              },
              "REV06": {
                "bit": 6,
                "description": "bitfield REV06"
              },
              "REV05": {
                "bit": 5,
                "description": "bitfield REV05"
              },
              "REV04": {
                "bit": 4,
                "description": "bitfield REV04"
              },
              "REV03": {
                "bit": 3,
                "description": "bitfield REV03"
              },
              "REV02": {
                "bit": 2,
                "description": "bitfield REV02"
              },
              "REV01": {
                "bit": 1,
                "description": "bitfield REV01"
              },
              "REV00": {
                "bit": 0,
                "description": "bitfield REV00"
              }
            },
            "REVC1": {
              "REV23": {
                "bit": 7,
                "description": "bitfield REV23"
              },
              "REV22": {
                "bit": 6,
                "description": "bitfield REV22"
              },
              "REV21": {
                "bit": 5,
                "description": "bitfield REV21"
              },
              "REV20": {
                "bit": 4,
                "description": "bitfield REV20"
              },
              "REV19": {
                "bit": 3,
                "description": "bitfield REV19"
              },
              "REV18": {
                "bit": 2,
                "description": "bitfield REV18"
              },
              "REV17": {
                "bit": 1,
                "description": "bitfield REV17"
              },
              "REV16": {
                "bit": 0,
                "description": "bitfield REV16"
              }
            },
            "PPGC0": {
              "PIE": {
                "bit": 7,
                "description": "bitfield PIE"
              },
              "PUF": {
                "bit": 6,
                "description": "bitfield PUF"
              },
              "INTM": {
                "bit": 5,
                "description": "bitfield INTM"
              },
              "PCS": {
                "bit": 3,
                "description": "bitfield PCS",
                "width": 2
              },
              "MD": {
                "bit": 1,
                "description": "bitfield MD",
                "width": 2
              },
              "TTRG": {
                "bit": 0,
                "description": "bitfield TTRG"
              }
            },
            "PRLH0": {
              "PRLH": {
                "bit": 0,
                "description": "bitfield PRLH",
                "width": 8
              }
            },
            "PRLL0": {
              "PRLL": {
                "bit": 0,
                "description": "bitfield PRLL",
                "width": 8
              }
            },
            "GATEC0": {
              "STRG2": {
                "bit": 5,
                "description": "bitfield STRG2"
              },
              "EDGE2": {
                "bit": 4,
                "description": "bitfield EDGE2"
              },
              "STRG0": {
                "bit": 1,
                "description": "bitfield STRG0"
              },
              "EDGE0": {
                "bit": 0,
                "description": "bitfield EDGE0"
              }
            },
            "GATEC4": {
              "STRG6": {
                "bit": 5,
                "description": "bitfield STRG6"
              },
              "EDGE6": {
                "bit": 4,
                "description": "bitfield EDGE6"
              },
              "STRG4": {
                "bit": 1,
                "description": "bitfield STRG4"
              },
              "EDGE4": {
                "bit": 0,
                "description": "bitfield EDGE4"
              }
            },
            "GATEC8": {
              "STRG10": {
                "bit": 5,
                "description": "bitfield STRG10"
              },
              "EDGE10": {
                "bit": 4,
                "description": "bitfield EDGE10"
              },
              "STRG8": {
                "bit": 1,
                "description": "bitfield STRG8"
              },
              "EDGE8": {
                "bit": 0,
                "description": "bitfield EDGE8"
              }
            },
            "GATEC12": {
              "STRG14": {
                "bit": 5,
                "description": "bitfield STRG14"
              },
              "EDGE14": {
                "bit": 4,
                "description": "bitfield EDGE14"
              },
              "STRG12": {
                "bit": 1,
                "description": "bitfield STRG12"
              },
              "EDGE12": {
                "bit": 0,
                "description": "bitfield EDGE12"
              }
            },
            "GATEC16": {
              "STRG18": {
                "bit": 5,
                "description": "bitfield STRG18"
              },
              "EDGE18": {
                "bit": 4,
                "description": "bitfield EDGE18"
              },
              "STRG16": {
                "bit": 1,
                "description": "bitfield STRG16"
              },
              "EDGE16": {
                "bit": 0,
                "description": "bitfield EDGE16"
              }
            },
            "GATEC20": {
              "STRG22": {
                "bit": 5,
                "description": "bitfield STRG22"
              },
              "EDGE22": {
                "bit": 4,
                "description": "bitfield EDGE22"
              },
              "STRG20": {
                "bit": 1,
                "description": "bitfield STRG20"
              },
              "EDGE20": {
                "bit": 0,
                "description": "bitfield EDGE20"
              }
            },
            "IGBTC": {
              "IGATIH": {
                "bit": 7,
                "description": "bitfield IGATIH"
              },
              "IGNFW": {
                "bit": 4,
                "description": "bitfield IGNFW",
                "width": 3
              },
              "IGOSEL": {
                "bit": 2,
                "description": "bitfield IGOSEL",
                "width": 2
              },
              "IGTRGLV": {
                "bit": 1,
                "description": "bitfield IGTRGLV"
              },
              "IGBTMD": {
                "bit": 0,
                "description": "bitfield IGBTMD"
              }
            }
          }
        },
        "BTIOSEL03": {
          "instances": [
            {
              "name": "BTIOSEL03",
              "base": "0x40025100"
            }
          ],
          "registers": {
            "BTSEL0123": {
              "offset": "0x00",
              "size": 16,
              "description": "register BTSEL0123"
            }
          },
          "bits": {
            "BTSEL0123": {
              "SEL23_": {
                "bit": 12,
                "description": "bitfield SEL23_",
                "width": 4
              },
              "SEL01_": {
                "bit": 8,
                "description": "bitfield SEL01_",
                "width": 4
              }
            }
          }
        },
        "BTIOSEL47": {
          "instances": [
            {
              "name": "BTIOSEL47",
              "base": "0x40025300"
            }
          ],
          "registers": {
            "BTSEL4567": {
              "offset": "0x00",
              "size": 16,
              "description": "register BTSEL4567"
            }
          },
          "bits": {
            "BTSEL4567": {
              "SEL67_": {
                "bit": 12,
                "description": "bitfield SEL67_",
                "width": 4
              },
              "SEL45_": {
                "bit": 8,
                "description": "bitfield SEL45_",
                "width": 4
              }
            }
          }
        },
        "BTIOSEL8B": {
          "instances": [
            {
              "name": "BTIOSEL8B",
              "base": "0x40025500"
            }
          ],
          "registers": {
            "BTSEL89AB": {
              "offset": "0x00",
              "size": 16,
              "description": "register BTSEL89AB"
            }
          },
          "bits": {
            "BTSEL89AB": {
              "SELAB_": {
                "bit": 12,
                "description": "bitfield SELAB_",
                "width": 4
              },
              "SEL89_": {
                "bit": 8,
                "description": "bitfield SEL89_",
                "width": 4
              }
            }
          }
        },
        "BTIOSELCF": {
          "instances": [
            {
              "name": "BTIOSELCF",
              "base": "0x40025700"
            }
          ],
          "registers": {
            "BTSELCDEF": {
              "offset": "0x00",
              "size": 16,
              "description": "register BTSELCDEF"
            }
          },
          "bits": {
            "BTSELCDEF": {
              "SELEF_": {
                "bit": 12,
                "description": "bitfield SELEF_",
                "width": 4
              },
              "SELCD_": {
                "bit": 8,
                "description": "bitfield SELCD_",
                "width": 4
              }
            }
          }
        },
        "SBSSR": {
          "instances": [
            {
              "name": "SBSSR",
              "base": "0x40025F00"
            }
          ],
          "registers": {
            "BTSSSR": {
              "offset": "0xFC",
              "size": 16,
              "description": "register BTSSSR"
            }
          },
          "bits": {
            "BTSSSR": {
              "SSSR15": {
                "bit": 15,
                "description": "bitfield SSSR15"
              },
              "SSSR14": {
                "bit": 14,
                "description": "bitfield SSSR14"
              },
              "SSSR13": {
                "bit": 13,
                "description": "bitfield SSSR13"
              },
              "SSSR12": {
                "bit": 12,
                "description": "bitfield SSSR12"
              },
              "SSSR11": {
                "bit": 11,
                "description": "bitfield SSSR11"
              },
              "SSSR10": {
                "bit": 10,
                "description": "bitfield SSSR10"
              },
              "SSSR9": {
                "bit": 9,
                "description": "bitfield SSSR9"
              },
              "SSSR8": {
                "bit": 8,
                "description": "bitfield SSSR8"
              },
              "SSSR7": {
                "bit": 7,
                "description": "bitfield SSSR7"
              },
              "SSSR6": {
                "bit": 6,
                "description": "bitfield SSSR6"
              },
              "SSSR5": {
                "bit": 5,
                "description": "bitfield SSSR5"
              },
              "SSSR4": {
                "bit": 4,
                "description": "bitfield SSSR4"
              },
              "SSSR3": {
                "bit": 3,
                "description": "bitfield SSSR3"
              },
              "SSSR2": {
                "bit": 2,
                "description": "bitfield SSSR2"
              },
              "SSSR1": {
                "bit": 1,
                "description": "bitfield SSSR1"
              },
              "SSSR0": {
                "bit": 0,
                "description": "bitfield SSSR0"
              }
            }
          }
        },
        "BT0": {
          "instances": [
            {
              "name": "BT0",
              "base": "0x40025000",
              "irq": 39
            }
          ],
          "registers": {
            "PWM_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register PWM_TMCR"
            },
            "PWM_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "register PWM_TMCR2"
            },
            "PWM_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "register PWM_STC"
            },
            "PWM_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "register PWM_PCSR"
            },
            "PWM_PDUT": {
              "offset": "0x04",
              "size": 16,
              "description": "register PWM_PDUT"
            },
            "PWM_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "register PWM_TMR"
            },
            "PPG_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register PPG_TMCR"
            },
            "PPG_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "register PPG_TMCR2"
            },
            "PPG_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "register PPG_STC"
            },
            "PPG_PRLL": {
              "offset": "0x00",
              "size": 16,
              "description": "register PPG_PRLL"
            },
            "PPG_PRLH": {
              "offset": "0x04",
              "size": 16,
              "description": "register PPG_PRLH"
            },
            "PPG_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "register PPG_TMR"
            },
            "RT_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register RT_TMCR"
            },
            "RT_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "register RT_TMCR2"
            },
            "RT_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "register RT_STC"
            },
            "RT_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "register RT_PCSR"
            },
            "RT_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "register RT_TMR"
            },
            "PWC_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register PWC_TMCR"
            },
            "PWC_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "register PWC_TMCR2"
            },
            "PWC_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "register PWC_STC"
            },
            "PWC_DTBF": {
              "offset": "0x04",
              "size": 16,
              "description": "register PWC_DTBF"
            }
          },
          "bits": {
            "PWM_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "bitfield CKS2_0",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "bitfield RTGEN"
              },
              "PMSK": {
                "bit": 10,
                "description": "bitfield PMSK"
              },
              "EGS": {
                "bit": 8,
                "description": "bitfield EGS",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "bitfield FMD",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "bitfield OSEL"
              },
              "MDSE": {
                "bit": 2,
                "description": "bitfield MDSE"
              },
              "CTEN": {
                "bit": 1,
                "description": "bitfield CTEN"
              },
              "STRG": {
                "bit": 0,
                "description": "bitfield STRG"
              }
            },
            "PWM_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "bitfield CKS3"
              }
            },
            "PWM_STC": {
              "TGIE": {
                "bit": 6,
                "description": "bitfield TGIE"
              },
              "DTIE": {
                "bit": 5,
                "description": "bitfield DTIE"
              },
              "UDIE": {
                "bit": 4,
                "description": "bitfield UDIE"
              },
              "TGIR": {
                "bit": 2,
                "description": "bitfield TGIR"
              },
              "DTIR": {
                "bit": 1,
                "description": "bitfield DTIR"
              },
              "UDIR": {
                "bit": 0,
                "description": "bitfield UDIR"
              }
            },
            "PPG_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "bitfield CKS2_0",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "bitfield RTGEN"
              },
              "PMSK": {
                "bit": 10,
                "description": "bitfield PMSK"
              },
              "EGS": {
                "bit": 8,
                "description": "bitfield EGS",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "bitfield FMD",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "bitfield OSEL"
              },
              "MDSE": {
                "bit": 2,
                "description": "bitfield MDSE"
              },
              "CTEN": {
                "bit": 1,
                "description": "bitfield CTEN"
              },
              "STRG": {
                "bit": 0,
                "description": "bitfield STRG"
              }
            },
            "PPG_TMCR2": {
              "CKS3": {
                "bit": 1,
                "description": "bitfield CKS3"
              }
            },
            "PPG_STC": {
              "TGIE": {
                "bit": 6,
                "description": "bitfield TGIE"
              },
              "UDIE": {
                "bit": 4,
                "description": "bitfield UDIE"
              },
              "TGIR": {
                "bit": 2,
                "description": "bitfield TGIR"
              },
              "UDIR": {
                "bit": 0,
                "description": "bitfield UDIR"
              }
            },
            "RT_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "bitfield CKS2_0",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "bitfield EGS",
                "width": 2
              },
              "T32": {
                "bit": 7,
                "description": "bitfield T32"
              },
              "FMD": {
                "bit": 4,
                "description": "bitfield FMD",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "bitfield OSEL"
              },
              "MDSE": {
                "bit": 2,
                "description": "bitfield MDSE"
              },
              "CTEN": {
                "bit": 1,
                "description": "bitfield CTEN"
              },
              "STRG": {
                "bit": 0,
                "description": "bitfield STRG"
              }
            },
            "RT_TMCR2": {
              "GATE": {
                "bit": 7,
                "description": "bitfield GATE"
              },
              "CKS3": {
                "bit": 0,
                "description": "bitfield CKS3"
              }
            },
            "RT_STC": {
              "TGIE": {
                "bit": 6,
                "description": "bitfield TGIE"
              },
              "UDIE": {
                "bit": 4,
                "description": "bitfield UDIE"
              },
              "TGIR": {
                "bit": 2,
                "description": "bitfield TGIR"
              },
              "UDIR": {
                "bit": 0,
                "description": "bitfield UDIR"
              }
            },
            "PWC_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "bitfield CKS2_0",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "bitfield EGS",
                "width": 3
              },
              "T32": {
                "bit": 7,
                "description": "bitfield T32"
              },
              "FMD": {
                "bit": 4,
                "description": "bitfield FMD",
                "width": 3
              },
              "MDSE": {
                "bit": 2,
                "description": "bitfield MDSE"
              },
              "CTEN": {
                "bit": 1,
                "description": "bitfield CTEN"
              }
            },
            "PWC_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "bitfield CKS3"
              }
            },
            "PWC_STC": {
              "ERR": {
                "bit": 7,
                "description": "bitfield ERR"
              },
              "EDIE": {
                "bit": 6,
                "description": "bitfield EDIE"
              },
              "OVIE": {
                "bit": 4,
                "description": "bitfield OVIE"
              },
              "EDIR": {
                "bit": 2,
                "description": "bitfield EDIR"
              },
              "OVIR": {
                "bit": 0,
                "description": "bitfield OVIR"
              }
            }
          }
        },
        "BT1": {
          "instances": [
            {
              "name": "BT1",
              "base": "0x40025040",
              "irq": 40
            }
          ],
          "registers": {}
        },
        "BT2": {
          "instances": [
            {
              "name": "BT2",
              "base": "0x40025080",
              "irq": 41
            }
          ],
          "registers": {}
        },
        "BT3": {
          "instances": [
            {
              "name": "BT3",
              "base": "0x400250C0",
              "irq": 42
            }
          ],
          "registers": {}
        },
        "BT4": {
          "instances": [
            {
              "name": "BT4",
              "base": "0x40025200",
              "irq": 43
            }
          ],
          "registers": {}
        },
        "BT5": {
          "instances": [
            {
              "name": "BT5",
              "base": "0x40025240",
              "irq": 44
            }
          ],
          "registers": {}
        },
        "BT6": {
          "instances": [
            {
              "name": "BT6",
              "base": "0x40025280",
              "irq": 45
            }
          ],
          "registers": {}
        },
        "BT7": {
          "instances": [
            {
              "name": "BT7",
              "base": "0x400252C0",
              "irq": 46
            }
          ],
          "registers": {}
        },
        "BT8": {
          "instances": [
            {
              "name": "BT8",
              "base": "0x40025400",
              "irq": 98
            }
          ],
          "registers": {}
        },
        "BT9": {
          "instances": [
            {
              "name": "BT9",
              "base": "0x40025440",
              "irq": 99
            }
          ],
          "registers": {}
        },
        "BT10": {
          "instances": [
            {
              "name": "BT10",
              "base": "0x40025480",
              "irq": 100
            }
          ],
          "registers": {}
        },
        "BT11": {
          "instances": [
            {
              "name": "BT11",
              "base": "0x400254C0",
              "irq": 101
            }
          ],
          "registers": {}
        },
        "BT12": {
          "instances": [
            {
              "name": "BT12",
              "base": "0x40025600",
              "irq": 102
            }
          ],
          "registers": {}
        },
        "BT13": {
          "instances": [
            {
              "name": "BT13",
              "base": "0x40025640"
            }
          ],
          "registers": {}
        },
        "BT14": {
          "instances": [
            {
              "name": "BT14",
              "base": "0x40025680"
            }
          ],
          "registers": {}
        },
        "BT15": {
          "instances": [
            {
              "name": "BT15",
              "base": "0x400256C0"
            }
          ],
          "registers": {}
        },
        "QPRC0": {
          "instances": [
            {
              "name": "QPRC0",
              "base": "0x40026000",
              "irq": 19
            },
            {
              "name": "QPRC0_NF",
              "base": "0x40026100"
            }
          ],
          "registers": {
            "QPCR": {
              "offset": "0x00",
              "size": 16,
              "description": "register QPCR"
            },
            "QRCR": {
              "offset": "0x04",
              "size": 16,
              "description": "register QRCR"
            },
            "QPCCR": {
              "offset": "0x08",
              "size": 16,
              "description": "register QPCCR"
            },
            "QPRCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register QPRCR"
            },
            "QCR": {
              "offset": "0x18",
              "size": 16,
              "description": "register QCR"
            },
            "QECR": {
              "offset": "0x1C",
              "size": 16,
              "description": "register QECR"
            },
            "QICRL": {
              "offset": "0x14",
              "size": 8,
              "description": "register QICRL"
            },
            "QICRH": {
              "offset": "0x15",
              "size": 8,
              "description": "register QICRH"
            },
            "QMPR": {
              "offset": "0x10",
              "size": 16,
              "description": "register QMPR"
            },
            "QRCRR": {
              "offset": "0x3C",
              "size": 16,
              "description": "register QRCRR"
            },
            "QPCRR": {
              "offset": "0x3E",
              "size": 16,
              "description": "register QPCRR"
            }
          },
          "bits": {
            "QCR": {
              "CGE": {
                "bit": 14,
                "description": "bitfield CGE",
                "width": 2
              },
              "BES": {
                "bit": 12,
                "description": "bitfield BES",
                "width": 2
              },
              "AES": {
                "bit": 10,
                "description": "bitfield AES",
                "width": 2
              },
              "PCRM": {
                "bit": 8,
                "description": "bitfield PCRM",
                "width": 2
              },
              "SWAP": {
                "bit": 7,
                "description": "bitfield SWAP"
              },
              "RSEL": {
                "bit": 6,
                "description": "bitfield RSEL"
              },
              "CGSC": {
                "bit": 5,
                "description": "bitfield CGSC"
              },
              "PSTP": {
                "bit": 4,
                "description": "bitfield PSTP"
              },
              "RCM": {
                "bit": 2,
                "description": "bitfield RCM",
                "width": 2
              },
              "PCM": {
                "bit": 0,
                "description": "bitfield PCM",
                "width": 2
              }
            },
            "QECR": {
              "ORNGIE": {
                "bit": 2,
                "description": "bitfield ORNGIE"
              },
              "ORNGF": {
                "bit": 1,
                "description": "bitfield ORNGF"
              },
              "ORNGMD": {
                "bit": 0,
                "description": "bitfield ORNGMD"
              }
            },
            "QICRL": {
              "ZIIF": {
                "bit": 7,
                "description": "bitfield ZIIF"
              },
              "OFDF": {
                "bit": 6,
                "description": "bitfield OFDF"
              },
              "UFDF": {
                "bit": 5,
                "description": "bitfield UFDF"
              },
              "OUZIE": {
                "bit": 4,
                "description": "bitfield OUZIE"
              },
              "QPRCMF": {
                "bit": 3,
                "description": "bitfield QPRCMF"
              },
              "QPRCMIE": {
                "bit": 2,
                "description": "bitfield QPRCMIE"
              },
              "QPCMF": {
                "bit": 1,
                "description": "bitfield QPCMF"
              },
              "QPCMIE": {
                "bit": 0,
                "description": "bitfield QPCMIE"
              }
            },
            "QICRH": {
              "QPCNRCMF": {
                "bit": 5,
                "description": "bitfield QPCNRCMF"
              },
              "QPCNRCMIE": {
                "bit": 4,
                "description": "bitfield QPCNRCMIE"
              },
              "DIROU": {
                "bit": 3,
                "description": "bitfield DIROU"
              },
              "DIRPC": {
                "bit": 2,
                "description": "bitfield DIRPC"
              },
              "CDCF": {
                "bit": 1,
                "description": "bitfield CDCF"
              },
              "CDCIE": {
                "bit": 0,
                "description": "bitfield CDCIE"
              }
            }
          }
        },
        "QPRC1": {
          "instances": [
            {
              "name": "QPRC1",
              "base": "0x40026040",
              "irq": 20
            },
            {
              "name": "QPRC1_NF",
              "base": "0x40026110"
            }
          ],
          "registers": {}
        },
        "QPRC2": {
          "instances": [
            {
              "name": "QPRC2",
              "base": "0x40026080",
              "irq": 96
            },
            {
              "name": "QPRC2_NF",
              "base": "0x40026120"
            }
          ],
          "registers": {}
        },
        "QPRC3": {
          "instances": [
            {
              "name": "QPRC3",
              "base": "0x400260C0",
              "irq": 97
            },
            {
              "name": "QPRC3_NF",
              "base": "0x40026130"
            }
          ],
          "registers": {}
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40027000",
              "irq": 76
            },
            {
              "name": "ADC1",
              "base": "0x40027100",
              "irq": 77
            },
            {
              "name": "ADC2",
              "base": "0x40027200",
              "irq": 111
            }
          ],
          "registers": {
            "ADCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register ADCR"
            },
            "ADSR": {
              "offset": "0x00",
              "size": 8,
              "description": "register ADSR"
            },
            "SCCR": {
              "offset": "0x09",
              "size": 8,
              "description": "register SCCR"
            },
            "SFNS": {
              "offset": "0x08",
              "size": 8,
              "description": "register SFNS"
            },
            "SCFD": {
              "offset": "0x0C",
              "size": 32,
              "description": "register SCFD"
            },
            "SCIS3": {
              "offset": "0x11",
              "size": 8,
              "description": "register SCIS3"
            },
            "SCIS2": {
              "offset": "0x10",
              "size": 8,
              "description": "register SCIS2"
            },
            "SCIS1": {
              "offset": "0x15",
              "size": 8,
              "description": "register SCIS1"
            },
            "SCIS0": {
              "offset": "0x14",
              "size": 8,
              "description": "register SCIS0"
            },
            "PFNS": {
              "offset": "0x18",
              "size": 8,
              "description": "register PFNS"
            },
            "PCCR": {
              "offset": "0x19",
              "size": 8,
              "description": "register PCCR"
            },
            "PCFD": {
              "offset": "0x1C",
              "size": 32,
              "description": "register PCFD"
            },
            "PCIS": {
              "offset": "0x20",
              "size": 8,
              "description": "register PCIS"
            },
            "CMPCR": {
              "offset": "0x24",
              "size": 8,
              "description": "register CMPCR"
            },
            "CMPD": {
              "offset": "0x26",
              "size": 16,
              "description": "register CMPD"
            },
            "ADSS3": {
              "offset": "0x29",
              "size": 8,
              "description": "register ADSS3"
            },
            "ADSS2": {
              "offset": "0x28",
              "size": 8,
              "description": "register ADSS2"
            },
            "ADSS1": {
              "offset": "0x2D",
              "size": 8,
              "description": "register ADSS1"
            },
            "ADSS0": {
              "offset": "0x2C",
              "size": 8,
              "description": "register ADSS0"
            },
            "ADST1": {
              "offset": "0x30",
              "size": 8,
              "description": "register ADST1"
            },
            "ADST0": {
              "offset": "0x31",
              "size": 8,
              "description": "register ADST0"
            },
            "ADCT": {
              "offset": "0x34",
              "size": 8,
              "description": "register ADCT"
            },
            "PRTSL": {
              "offset": "0x38",
              "size": 8,
              "description": "register PRTSL"
            },
            "SCTSL": {
              "offset": "0x39",
              "size": 8,
              "description": "register SCTSL"
            },
            "ADCEN": {
              "offset": "0x3C",
              "size": 16,
              "description": "register ADCEN"
            },
            "WCMRCOT": {
              "offset": "0x44",
              "size": 8,
              "description": "register WCMRCOT"
            },
            "WCMRCIF": {
              "offset": "0x48",
              "size": 8,
              "description": "register WCMRCIF"
            },
            "WCMPCR": {
              "offset": "0x4C",
              "size": 8,
              "description": "register WCMPCR"
            },
            "WCMPSR": {
              "offset": "0x4D",
              "size": 8,
              "description": "register WCMPSR"
            },
            "WCMPDL": {
              "offset": "0x50",
              "size": 16,
              "description": "register WCMPDL"
            },
            "WCMPDH": {
              "offset": "0x52",
              "size": 16,
              "description": "register WCMPDH"
            }
          },
          "bits": {
            "ADCR": {
              "SCIF": {
                "bit": 7,
                "description": "bitfield SCIF"
              },
              "PCIF": {
                "bit": 6,
                "description": "bitfield PCIF"
              },
              "CMPIF": {
                "bit": 5,
                "description": "bitfield CMPIF"
              },
              "SCIE": {
                "bit": 3,
                "description": "bitfield SCIE"
              },
              "PCIE": {
                "bit": 2,
                "description": "bitfield PCIE"
              },
              "CMPIE": {
                "bit": 1,
                "description": "bitfield CMPIE"
              },
              "OVRIE": {
                "bit": 0,
                "description": "bitfield OVRIE"
              }
            },
            "ADSR": {
              "ADSTP": {
                "bit": 7,
                "description": "bitfield ADSTP"
              },
              "FDAS": {
                "bit": 6,
                "description": "bitfield FDAS"
              },
              "PCNS": {
                "bit": 2,
                "description": "bitfield PCNS"
              },
              "PCS": {
                "bit": 1,
                "description": "bitfield PCS"
              },
              "SCS": {
                "bit": 0,
                "description": "bitfield SCS"
              }
            },
            "SCCR": {
              "SEMP": {
                "bit": 7,
                "description": "bitfield SEMP"
              },
              "SFUL": {
                "bit": 6,
                "description": "bitfield SFUL"
              },
              "SOVR": {
                "bit": 5,
                "description": "bitfield SOVR"
              },
              "SFCLR": {
                "bit": 4,
                "description": "bitfield SFCLR"
              },
              "RPT": {
                "bit": 2,
                "description": "bitfield RPT"
              },
              "SHEN": {
                "bit": 1,
                "description": "bitfield SHEN"
              },
              "SSTR": {
                "bit": 0,
                "description": "bitfield SSTR"
              }
            },
            "SFNS": {
              "SFS": {
                "bit": 0,
                "description": "bitfield SFS",
                "width": 4
              }
            },
            "SCFD": {
              "SD": {
                "bit": 20,
                "description": "bitfield SD",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "bitfield INVL"
              },
              "RS": {
                "bit": 8,
                "description": "bitfield RS",
                "width": 2
              },
              "SC": {
                "bit": 0,
                "description": "bitfield SC",
                "width": 5
              }
            },
            "SCIS3": {
              "AN31": {
                "bit": 7,
                "description": "bitfield AN31"
              },
              "AN30": {
                "bit": 6,
                "description": "bitfield AN30"
              },
              "AN29": {
                "bit": 5,
                "description": "bitfield AN29"
              },
              "AN28": {
                "bit": 4,
                "description": "bitfield AN28"
              },
              "AN27": {
                "bit": 3,
                "description": "bitfield AN27"
              },
              "AN26": {
                "bit": 2,
                "description": "bitfield AN26"
              },
              "AN25": {
                "bit": 1,
                "description": "bitfield AN25"
              },
              "AN24": {
                "bit": 0,
                "description": "bitfield AN24"
              }
            },
            "SCIS2": {
              "AN23": {
                "bit": 7,
                "description": "bitfield AN23"
              },
              "AN22": {
                "bit": 6,
                "description": "bitfield AN22"
              },
              "AN21": {
                "bit": 5,
                "description": "bitfield AN21"
              },
              "AN20": {
                "bit": 4,
                "description": "bitfield AN20"
              },
              "AN19": {
                "bit": 3,
                "description": "bitfield AN19"
              },
              "AN18": {
                "bit": 2,
                "description": "bitfield AN18"
              },
              "AN17": {
                "bit": 1,
                "description": "bitfield AN17"
              },
              "AN16": {
                "bit": 0,
                "description": "bitfield AN16"
              }
            },
            "SCIS1": {
              "AN15": {
                "bit": 7,
                "description": "bitfield AN15"
              },
              "AN14": {
                "bit": 6,
                "description": "bitfield AN14"
              },
              "AN13": {
                "bit": 5,
                "description": "bitfield AN13"
              },
              "AN12": {
                "bit": 4,
                "description": "bitfield AN12"
              },
              "AN11": {
                "bit": 3,
                "description": "bitfield AN11"
              },
              "AN10": {
                "bit": 2,
                "description": "bitfield AN10"
              },
              "AN9": {
                "bit": 1,
                "description": "bitfield AN9"
              },
              "AN8": {
                "bit": 0,
                "description": "bitfield AN8"
              }
            },
            "SCIS0": {
              "AN7": {
                "bit": 7,
                "description": "bitfield AN7"
              },
              "AN6": {
                "bit": 6,
                "description": "bitfield AN6"
              },
              "AN5": {
                "bit": 5,
                "description": "bitfield AN5"
              },
              "AN4": {
                "bit": 4,
                "description": "bitfield AN4"
              },
              "AN3": {
                "bit": 3,
                "description": "bitfield AN3"
              },
              "AN2": {
                "bit": 2,
                "description": "bitfield AN2"
              },
              "AN1": {
                "bit": 1,
                "description": "bitfield AN1"
              },
              "AN0": {
                "bit": 0,
                "description": "bitfield AN0"
              }
            },
            "PFNS": {
              "TEST": {
                "bit": 4,
                "description": "bitfield TEST",
                "width": 2
              },
              "PFS": {
                "bit": 0,
                "description": "bitfield PFS",
                "width": 2
              }
            },
            "PCCR": {
              "PEMP": {
                "bit": 7,
                "description": "bitfield PEMP"
              },
              "PFUL": {
                "bit": 6,
                "description": "bitfield PFUL"
              },
              "POVR": {
                "bit": 5,
                "description": "bitfield POVR"
              },
              "PFCLR": {
                "bit": 4,
                "description": "bitfield PFCLR"
              },
              "ESCE": {
                "bit": 3,
                "description": "bitfield ESCE"
              },
              "PEEN": {
                "bit": 2,
                "description": "bitfield PEEN"
              },
              "PHEN": {
                "bit": 1,
                "description": "bitfield PHEN"
              },
              "PSTR": {
                "bit": 0,
                "description": "bitfield PSTR"
              }
            },
            "PCFD": {
              "PD": {
                "bit": 20,
                "description": "bitfield PD",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "bitfield INVL"
              },
              "RS": {
                "bit": 8,
                "description": "bitfield RS",
                "width": 3
              },
              "PC": {
                "bit": 0,
                "description": "bitfield PC",
                "width": 5
              }
            },
            "PCIS": {
              "P2A": {
                "bit": 3,
                "description": "bitfield P2A",
                "width": 5
              },
              "P1A": {
                "bit": 0,
                "description": "bitfield P1A",
                "width": 3
              }
            },
            "CMPCR": {
              "CMPEN": {
                "bit": 7,
                "description": "bitfield CMPEN"
              },
              "CMD1": {
                "bit": 6,
                "description": "bitfield CMD1"
              },
              "CMD0": {
                "bit": 5,
                "description": "bitfield CMD0"
              },
              "CCH": {
                "bit": 0,
                "description": "bitfield CCH",
                "width": 5
              }
            },
            "CMPD": {
              "CMAD": {
                "bit": 6,
                "description": "bitfield CMAD",
                "width": 10
              }
            },
            "ADSS3": {
              "TS31": {
                "bit": 7,
                "description": "bitfield TS31"
              },
              "TS30": {
                "bit": 6,
                "description": "bitfield TS30"
              },
              "TS29": {
                "bit": 5,
                "description": "bitfield TS29"
              },
              "TS28": {
                "bit": 4,
                "description": "bitfield TS28"
              },
              "TS27": {
                "bit": 3,
                "description": "bitfield TS27"
              },
              "TS26": {
                "bit": 2,
                "description": "bitfield TS26"
              },
              "TS25": {
                "bit": 1,
                "description": "bitfield TS25"
              },
              "TS24": {
                "bit": 0,
                "description": "bitfield TS24"
              }
            },
            "ADSS2": {
              "TS23": {
                "bit": 7,
                "description": "bitfield TS23"
              },
              "TS22": {
                "bit": 6,
                "description": "bitfield TS22"
              },
              "TS21": {
                "bit": 5,
                "description": "bitfield TS21"
              },
              "TS20": {
                "bit": 4,
                "description": "bitfield TS20"
              },
              "TS19": {
                "bit": 3,
                "description": "bitfield TS19"
              },
              "TS18": {
                "bit": 2,
                "description": "bitfield TS18"
              },
              "TS17": {
                "bit": 1,
                "description": "bitfield TS17"
              },
              "TS16": {
                "bit": 0,
                "description": "bitfield TS16"
              }
            },
            "ADSS1": {
              "TS15": {
                "bit": 7,
                "description": "bitfield TS15"
              },
              "TS14": {
                "bit": 6,
                "description": "bitfield TS14"
              },
              "TS13": {
                "bit": 5,
                "description": "bitfield TS13"
              },
              "TS12": {
                "bit": 4,
                "description": "bitfield TS12"
              },
              "TS11": {
                "bit": 3,
                "description": "bitfield TS11"
              },
              "TS10": {
                "bit": 2,
                "description": "bitfield TS10"
              },
              "TS9": {
                "bit": 1,
                "description": "bitfield TS9"
              },
              "TS8": {
                "bit": 0,
                "description": "bitfield TS8"
              }
            },
            "ADSS0": {
              "TS7": {
                "bit": 7,
                "description": "bitfield TS7"
              },
              "TS6": {
                "bit": 6,
                "description": "bitfield TS6"
              },
              "TS5": {
                "bit": 5,
                "description": "bitfield TS5"
              },
              "TS4": {
                "bit": 4,
                "description": "bitfield TS4"
              },
              "TS3": {
                "bit": 3,
                "description": "bitfield TS3"
              },
              "TS2": {
                "bit": 2,
                "description": "bitfield TS2"
              },
              "TS1": {
                "bit": 1,
                "description": "bitfield TS1"
              },
              "TS0": {
                "bit": 0,
                "description": "bitfield TS0"
              }
            },
            "ADST1": {
              "STX1": {
                "bit": 5,
                "description": "bitfield STX1",
                "width": 3
              },
              "ST1": {
                "bit": 0,
                "description": "bitfield ST1",
                "width": 5
              }
            },
            "ADST0": {
              "STX0": {
                "bit": 5,
                "description": "bitfield STX0",
                "width": 3
              },
              "ST0": {
                "bit": 0,
                "description": "bitfield ST0",
                "width": 5
              }
            },
            "ADCT": {
              "CT": {
                "bit": 0,
                "description": "bitfield CT",
                "width": 8
              }
            },
            "PRTSL": {
              "PRTSL": {
                "bit": 0,
                "description": "bitfield PRTSL",
                "width": 4
              }
            },
            "SCTSL": {
              "SCTSL": {
                "bit": 0,
                "description": "bitfield SCTSL",
                "width": 4
              }
            },
            "ADCEN": {
              "ENBLTIME": {
                "bit": 8,
                "description": "bitfield ENBLTIME",
                "width": 8
              },
              "READY": {
                "bit": 1,
                "description": "bitfield READY"
              },
              "ENBL": {
                "bit": 0,
                "description": "bitfield ENBL"
              }
            },
            "WCMRCOT": {
              "RCOOF": {
                "bit": 0,
                "description": "bitfield RCOOF"
              }
            },
            "WCMRCIF": {
              "RCINT": {
                "bit": 0,
                "description": "bitfield RCINT"
              }
            },
            "WCMPCR": {
              "RCOCD": {
                "bit": 5,
                "description": "bitfield RCOCD",
                "width": 3
              },
              "RCOIRS": {
                "bit": 4,
                "description": "bitfield RCOIRS"
              },
              "RCOIE": {
                "bit": 3,
                "description": "bitfield RCOIE"
              },
              "RCOE": {
                "bit": 2,
                "description": "bitfield RCOE"
              }
            },
            "WCMPSR": {
              "WCMD": {
                "bit": 5,
                "description": "bitfield WCMD"
              },
              "WCCH": {
                "bit": 0,
                "description": "bitfield WCCH",
                "width": 5
              }
            },
            "WCMPDL": {
              "CMLD": {
                "bit": 6,
                "description": "bitfield CMLD",
                "width": 10
              }
            },
            "WCMPDH": {
              "CMHD": {
                "bit": 6,
                "description": "bitfield CMHD",
                "width": 10
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x40033000"
            },
            {
              "name": "DAC1",
              "base": "0x40033008"
            }
          ],
          "registers": {
            "DACR": {
              "offset": "0x00",
              "size": 8,
              "description": "register DACR"
            },
            "DADR": {
              "offset": "0x04",
              "size": 16,
              "description": "register DADR"
            }
          },
          "bits": {
            "DACR": {
              "DDAS": {
                "bit": 5,
                "description": "bitfield DDAS"
              },
              "DAC10": {
                "bit": 4,
                "description": "bitfield DAC10"
              },
              "DRDY": {
                "bit": 1,
                "description": "bitfield DRDY"
              },
              "DAE": {
                "bit": 0,
                "description": "bitfield DAE"
              }
            },
            "DADR": {
              "DA": {
                "bit": 0,
                "description": "bitfield DA",
                "width": 10
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40030000",
              "irq": 11
            }
          ],
          "registers": {
            "ENIR": {
              "offset": "0x00",
              "size": 32,
              "description": "register ENIR"
            },
            "EIRR": {
              "offset": "0x04",
              "size": 32,
              "description": "register EIRR"
            },
            "EICL": {
              "offset": "0x08",
              "size": 32,
              "description": "register EICL"
            },
            "ELVR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register ELVR"
            },
            "ELVR1": {
              "offset": "0x10",
              "size": 32,
              "description": "register ELVR1"
            },
            "NMIRR": {
              "offset": "0x14",
              "size": 8,
              "description": "register NMIRR"
            },
            "NMICL": {
              "offset": "0x18",
              "size": 8,
              "description": "register NMICL"
            }
          },
          "bits": {
            "ENIR": {
              "EN31": {
                "bit": 31,
                "description": "bitfield EN31"
              },
              "EN30": {
                "bit": 30,
                "description": "bitfield EN30"
              },
              "EN29": {
                "bit": 29,
                "description": "bitfield EN29"
              },
              "EN28": {
                "bit": 28,
                "description": "bitfield EN28"
              },
              "EN27": {
                "bit": 27,
                "description": "bitfield EN27"
              },
              "EN26": {
                "bit": 26,
                "description": "bitfield EN26"
              },
              "EN25": {
                "bit": 25,
                "description": "bitfield EN25"
              },
              "EN24": {
                "bit": 24,
                "description": "bitfield EN24"
              },
              "EN23": {
                "bit": 23,
                "description": "bitfield EN23"
              },
              "EN22": {
                "bit": 22,
                "description": "bitfield EN22"
              },
              "EN21": {
                "bit": 21,
                "description": "bitfield EN21"
              },
              "EN20": {
                "bit": 20,
                "description": "bitfield EN20"
              },
              "EN19": {
                "bit": 19,
                "description": "bitfield EN19"
              },
              "EN18": {
                "bit": 18,
                "description": "bitfield EN18"
              },
              "EN17": {
                "bit": 17,
                "description": "bitfield EN17"
              },
              "EN16": {
                "bit": 16,
                "description": "bitfield EN16"
              },
              "EN15": {
                "bit": 15,
                "description": "bitfield EN15"
              },
              "EN14": {
                "bit": 14,
                "description": "bitfield EN14"
              },
              "EN13": {
                "bit": 13,
                "description": "bitfield EN13"
              },
              "EN12": {
                "bit": 12,
                "description": "bitfield EN12"
              },
              "EN11": {
                "bit": 11,
                "description": "bitfield EN11"
              },
              "EN10": {
                "bit": 10,
                "description": "bitfield EN10"
              },
              "EN9": {
                "bit": 9,
                "description": "bitfield EN9"
              },
              "EN8": {
                "bit": 8,
                "description": "bitfield EN8"
              },
              "EN7": {
                "bit": 7,
                "description": "bitfield EN7"
              },
              "EN6": {
                "bit": 6,
                "description": "bitfield EN6"
              },
              "EN5": {
                "bit": 5,
                "description": "bitfield EN5"
              },
              "EN4": {
                "bit": 4,
                "description": "bitfield EN4"
              },
              "EN3": {
                "bit": 3,
                "description": "bitfield EN3"
              },
              "EN2": {
                "bit": 2,
                "description": "bitfield EN2"
              },
              "EN1": {
                "bit": 1,
                "description": "bitfield EN1"
              },
              "EN0": {
                "bit": 0,
                "description": "bitfield EN0"
              }
            },
            "EIRR": {
              "ER31": {
                "bit": 31,
                "description": "bitfield ER31"
              },
              "ER30": {
                "bit": 30,
                "description": "bitfield ER30"
              },
              "ER29": {
                "bit": 29,
                "description": "bitfield ER29"
              },
              "ER28": {
                "bit": 28,
                "description": "bitfield ER28"
              },
              "ER27": {
                "bit": 27,
                "description": "bitfield ER27"
              },
              "ER26": {
                "bit": 26,
                "description": "bitfield ER26"
              },
              "ER25": {
                "bit": 25,
                "description": "bitfield ER25"
              },
              "ER24": {
                "bit": 24,
                "description": "bitfield ER24"
              },
              "ER23": {
                "bit": 23,
                "description": "bitfield ER23"
              },
              "ER22": {
                "bit": 22,
                "description": "bitfield ER22"
              },
              "ER21": {
                "bit": 21,
                "description": "bitfield ER21"
              },
              "ER20": {
                "bit": 20,
                "description": "bitfield ER20"
              },
              "ER19": {
                "bit": 19,
                "description": "bitfield ER19"
              },
              "ER18": {
                "bit": 18,
                "description": "bitfield ER18"
              },
              "ER17": {
                "bit": 17,
                "description": "bitfield ER17"
              },
              "ER16": {
                "bit": 16,
                "description": "bitfield ER16"
              },
              "ER15": {
                "bit": 15,
                "description": "bitfield ER15"
              },
              "ER14": {
                "bit": 14,
                "description": "bitfield ER14"
              },
              "ER13": {
                "bit": 13,
                "description": "bitfield ER13"
              },
              "ER12": {
                "bit": 12,
                "description": "bitfield ER12"
              },
              "ER11": {
                "bit": 11,
                "description": "bitfield ER11"
              },
              "ER10": {
                "bit": 10,
                "description": "bitfield ER10"
              },
              "ER9": {
                "bit": 9,
                "description": "bitfield ER9"
              },
              "ER8": {
                "bit": 8,
                "description": "bitfield ER8"
              },
              "ER7": {
                "bit": 7,
                "description": "bitfield ER7"
              },
              "ER6": {
                "bit": 6,
                "description": "bitfield ER6"
              },
              "ER5": {
                "bit": 5,
                "description": "bitfield ER5"
              },
              "ER4": {
                "bit": 4,
                "description": "bitfield ER4"
              },
              "ER3": {
                "bit": 3,
                "description": "bitfield ER3"
              },
              "ER2": {
                "bit": 2,
                "description": "bitfield ER2"
              },
              "ER1": {
                "bit": 1,
                "description": "bitfield ER1"
              },
              "ER0": {
                "bit": 0,
                "description": "bitfield ER0"
              }
            },
            "EICL": {
              "ECL31": {
                "bit": 31,
                "description": "bitfield ECL31"
              },
              "ECL30": {
                "bit": 30,
                "description": "bitfield ECL30"
              },
              "ECL29": {
                "bit": 29,
                "description": "bitfield ECL29"
              },
              "ECL28": {
                "bit": 28,
                "description": "bitfield ECL28"
              },
              "ECL27": {
                "bit": 27,
                "description": "bitfield ECL27"
              },
              "ECL26": {
                "bit": 26,
                "description": "bitfield ECL26"
              },
              "ECL25": {
                "bit": 25,
                "description": "bitfield ECL25"
              },
              "ECL24": {
                "bit": 24,
                "description": "bitfield ECL24"
              },
              "ECL23": {
                "bit": 23,
                "description": "bitfield ECL23"
              },
              "ECL22": {
                "bit": 22,
                "description": "bitfield ECL22"
              },
              "ECL21": {
                "bit": 21,
                "description": "bitfield ECL21"
              },
              "ECL20": {
                "bit": 20,
                "description": "bitfield ECL20"
              },
              "ECL19": {
                "bit": 19,
                "description": "bitfield ECL19"
              },
              "ECL18": {
                "bit": 18,
                "description": "bitfield ECL18"
              },
              "ECL17": {
                "bit": 17,
                "description": "bitfield ECL17"
              },
              "ECL16": {
                "bit": 16,
                "description": "bitfield ECL16"
              },
              "ECL15": {
                "bit": 15,
                "description": "bitfield ECL15"
              },
              "ECL14": {
                "bit": 14,
                "description": "bitfield ECL14"
              },
              "ECL13": {
                "bit": 13,
                "description": "bitfield ECL13"
              },
              "ECL12": {
                "bit": 12,
                "description": "bitfield ECL12"
              },
              "ECL11": {
                "bit": 11,
                "description": "bitfield ECL11"
              },
              "ECL10": {
                "bit": 10,
                "description": "bitfield ECL10"
              },
              "ECL9": {
                "bit": 9,
                "description": "bitfield ECL9"
              },
              "ECL8": {
                "bit": 8,
                "description": "bitfield ECL8"
              },
              "ECL7": {
                "bit": 7,
                "description": "bitfield ECL7"
              },
              "ECL6": {
                "bit": 6,
                "description": "bitfield ECL6"
              },
              "ECL5": {
                "bit": 5,
                "description": "bitfield ECL5"
              },
              "ECL4": {
                "bit": 4,
                "description": "bitfield ECL4"
              },
              "ECL3": {
                "bit": 3,
                "description": "bitfield ECL3"
              },
              "ECL2": {
                "bit": 2,
                "description": "bitfield ECL2"
              },
              "ECL1": {
                "bit": 1,
                "description": "bitfield ECL1"
              },
              "ECL0": {
                "bit": 0,
                "description": "bitfield ECL0"
              }
            },
            "ELVR": {
              "LB15": {
                "bit": 31,
                "description": "bitfield LB15"
              },
              "LA15": {
                "bit": 30,
                "description": "bitfield LA15"
              },
              "LB14": {
                "bit": 29,
                "description": "bitfield LB14"
              },
              "LA14": {
                "bit": 28,
                "description": "bitfield LA14"
              },
              "LB13": {
                "bit": 27,
                "description": "bitfield LB13"
              },
              "LA13": {
                "bit": 26,
                "description": "bitfield LA13"
              },
              "LB12": {
                "bit": 25,
                "description": "bitfield LB12"
              },
              "LA12": {
                "bit": 24,
                "description": "bitfield LA12"
              },
              "LB11": {
                "bit": 23,
                "description": "bitfield LB11"
              },
              "LA11": {
                "bit": 22,
                "description": "bitfield LA11"
              },
              "LB10": {
                "bit": 21,
                "description": "bitfield LB10"
              },
              "LA10": {
                "bit": 20,
                "description": "bitfield LA10"
              },
              "LB9": {
                "bit": 19,
                "description": "bitfield LB9"
              },
              "LA9": {
                "bit": 18,
                "description": "bitfield LA9"
              },
              "LB8": {
                "bit": 17,
                "description": "bitfield LB8"
              },
              "LA8": {
                "bit": 16,
                "description": "bitfield LA8"
              },
              "LB7": {
                "bit": 15,
                "description": "bitfield LB7"
              },
              "LA7": {
                "bit": 14,
                "description": "bitfield LA7"
              },
              "LB6": {
                "bit": 13,
                "description": "bitfield LB6"
              },
              "LA6": {
                "bit": 12,
                "description": "bitfield LA6"
              },
              "LB5": {
                "bit": 11,
                "description": "bitfield LB5"
              },
              "LA5": {
                "bit": 10,
                "description": "bitfield LA5"
              },
              "LB4": {
                "bit": 9,
                "description": "bitfield LB4"
              },
              "LA4": {
                "bit": 8,
                "description": "bitfield LA4"
              },
              "LB3": {
                "bit": 7,
                "description": "bitfield LB3"
              },
              "LA3": {
                "bit": 6,
                "description": "bitfield LA3"
              },
              "LB2": {
                "bit": 5,
                "description": "bitfield LB2"
              },
              "LA2": {
                "bit": 4,
                "description": "bitfield LA2"
              },
              "LB1": {
                "bit": 3,
                "description": "bitfield LB1"
              },
              "LA1": {
                "bit": 2,
                "description": "bitfield LA1"
              },
              "LB0": {
                "bit": 1,
                "description": "bitfield LB0"
              },
              "LA0": {
                "bit": 0,
                "description": "bitfield LA0"
              }
            },
            "ELVR1": {
              "LB31": {
                "bit": 31,
                "description": "bitfield LB31"
              },
              "LA31": {
                "bit": 30,
                "description": "bitfield LA31"
              },
              "LB30": {
                "bit": 29,
                "description": "bitfield LB30"
              },
              "LA30": {
                "bit": 28,
                "description": "bitfield LA30"
              },
              "LB29": {
                "bit": 27,
                "description": "bitfield LB29"
              },
              "LA29": {
                "bit": 26,
                "description": "bitfield LA29"
              },
              "LB28": {
                "bit": 25,
                "description": "bitfield LB28"
              },
              "LA28": {
                "bit": 24,
                "description": "bitfield LA28"
              },
              "LB27": {
                "bit": 23,
                "description": "bitfield LB27"
              },
              "LA27": {
                "bit": 22,
                "description": "bitfield LA27"
              },
              "LB26": {
                "bit": 21,
                "description": "bitfield LB26"
              },
              "LA26": {
                "bit": 20,
                "description": "bitfield LA26"
              },
              "LB25": {
                "bit": 19,
                "description": "bitfield LB25"
              },
              "LA25": {
                "bit": 18,
                "description": "bitfield LA25"
              },
              "LB24": {
                "bit": 17,
                "description": "bitfield LB24"
              },
              "LA24": {
                "bit": 16,
                "description": "bitfield LA24"
              },
              "LB23": {
                "bit": 15,
                "description": "bitfield LB23"
              },
              "LA23": {
                "bit": 14,
                "description": "bitfield LA23"
              },
              "LB22": {
                "bit": 13,
                "description": "bitfield LB22"
              },
              "LA22": {
                "bit": 12,
                "description": "bitfield LA22"
              },
              "LB21": {
                "bit": 11,
                "description": "bitfield LB21"
              },
              "LA21": {
                "bit": 10,
                "description": "bitfield LA21"
              },
              "LB20": {
                "bit": 9,
                "description": "bitfield LB20"
              },
              "LA20": {
                "bit": 8,
                "description": "bitfield LA20"
              },
              "LB19": {
                "bit": 7,
                "description": "bitfield LB19"
              },
              "LA19": {
                "bit": 6,
                "description": "bitfield LA19"
              },
              "LB18": {
                "bit": 5,
                "description": "bitfield LB18"
              },
              "LA18": {
                "bit": 4,
                "description": "bitfield LA18"
              },
              "LB17": {
                "bit": 3,
                "description": "bitfield LB17"
              },
              "LA17": {
                "bit": 2,
                "description": "bitfield LA17"
              },
              "LB16": {
                "bit": 1,
                "description": "bitfield LB16"
              },
              "LA16": {
                "bit": 0,
                "description": "bitfield LA16"
              }
            },
            "NMIRR": {
              "NR": {
                "bit": 0,
                "description": "bitfield NR"
              }
            },
            "NMICL": {
              "NCL": {
                "bit": 0,
                "description": "bitfield NCL"
              }
            }
          }
        },
        "INTREQ": {
          "instances": [
            {
              "name": "INTREQ",
              "base": "0x40031000"
            }
          ],
          "registers": {
            "DRQSEL": {
              "offset": "0x00",
              "size": 32,
              "description": "register DRQSEL"
            },
            "ODDPKS": {
              "offset": "0x10",
              "size": 8,
              "description": "register ODDPKS"
            },
            "IRQ003SEL": {
              "offset": "0x110",
              "size": 32,
              "description": "register IRQ003SEL"
            },
            "IRQ004SEL": {
              "offset": "0x114",
              "size": 32,
              "description": "register IRQ004SEL"
            },
            "IRQ005SEL": {
              "offset": "0x118",
              "size": 32,
              "description": "register IRQ005SEL"
            },
            "IRQ006SEL": {
              "offset": "0x11C",
              "size": 32,
              "description": "register IRQ006SEL"
            },
            "IRQ007SEL": {
              "offset": "0x120",
              "size": 32,
              "description": "register IRQ007SEL"
            },
            "IRQ008SEL": {
              "offset": "0x124",
              "size": 32,
              "description": "register IRQ008SEL"
            },
            "IRQ009SEL": {
              "offset": "0x128",
              "size": 32,
              "description": "register IRQ009SEL"
            },
            "IRQ010SEL": {
              "offset": "0x12C",
              "size": 32,
              "description": "register IRQ010SEL"
            },
            "EXC02MON": {
              "offset": "0x200",
              "size": 32,
              "description": "register EXC02MON"
            },
            "IRQ000MON": {
              "offset": "0x204",
              "size": 32,
              "description": "register IRQ000MON"
            },
            "IRQ001MON": {
              "offset": "0x208",
              "size": 32,
              "description": "register IRQ001MON"
            },
            "IRQ002MON": {
              "offset": "0x20C",
              "size": 32,
              "description": "register IRQ002MON"
            },
            "IRQ003MON": {
              "offset": "0x210",
              "size": 32,
              "description": "register IRQ003MON"
            },
            "IRQ004MON": {
              "offset": "0x214",
              "size": 32,
              "description": "register IRQ004MON"
            },
            "IRQ005MON": {
              "offset": "0x218",
              "size": 32,
              "description": "register IRQ005MON"
            },
            "IRQ006MON": {
              "offset": "0x21C",
              "size": 32,
              "description": "register IRQ006MON"
            },
            "IRQ007MON": {
              "offset": "0x220",
              "size": 32,
              "description": "register IRQ007MON"
            },
            "IRQ008MON": {
              "offset": "0x224",
              "size": 32,
              "description": "register IRQ008MON"
            },
            "IRQ009MON": {
              "offset": "0x228",
              "size": 32,
              "description": "register IRQ009MON"
            },
            "IRQ010MON": {
              "offset": "0x22C",
              "size": 32,
              "description": "register IRQ010MON"
            },
            "IRQ011MON": {
              "offset": "0x230",
              "size": 32,
              "description": "register IRQ011MON"
            },
            "IRQ012MON": {
              "offset": "0x234",
              "size": 32,
              "description": "register IRQ012MON"
            },
            "IRQ013MON": {
              "offset": "0x238",
              "size": 32,
              "description": "register IRQ013MON"
            },
            "IRQ014MON": {
              "offset": "0x23C",
              "size": 32,
              "description": "register IRQ014MON"
            },
            "IRQ015MON": {
              "offset": "0x240",
              "size": 32,
              "description": "register IRQ015MON"
            },
            "IRQ016MON": {
              "offset": "0x244",
              "size": 32,
              "description": "register IRQ016MON"
            },
            "IRQ017MON": {
              "offset": "0x248",
              "size": 32,
              "description": "register IRQ017MON"
            },
            "IRQ018MON": {
              "offset": "0x24C",
              "size": 32,
              "description": "register IRQ018MON"
            },
            "IRQ019MON": {
              "offset": "0x250",
              "size": 32,
              "description": "register IRQ019MON"
            },
            "IRQ020MON": {
              "offset": "0x254",
              "size": 32,
              "description": "register IRQ020MON"
            },
            "IRQ021MON": {
              "offset": "0x258",
              "size": 32,
              "description": "register IRQ021MON"
            },
            "IRQ022MON": {
              "offset": "0x25C",
              "size": 32,
              "description": "register IRQ022MON"
            },
            "IRQ023MON": {
              "offset": "0x260",
              "size": 32,
              "description": "register IRQ023MON"
            },
            "IRQ024MON": {
              "offset": "0x264",
              "size": 32,
              "description": "register IRQ024MON"
            },
            "IRQ025MON": {
              "offset": "0x268",
              "size": 32,
              "description": "register IRQ025MON"
            },
            "IRQ026MON": {
              "offset": "0x26C",
              "size": 32,
              "description": "register IRQ026MON"
            },
            "IRQ027MON": {
              "offset": "0x270",
              "size": 32,
              "description": "register IRQ027MON"
            },
            "IRQ028MON": {
              "offset": "0x274",
              "size": 32,
              "description": "register IRQ028MON"
            },
            "IRQ029MON": {
              "offset": "0x278",
              "size": 32,
              "description": "register IRQ029MON"
            },
            "IRQ030MON": {
              "offset": "0x27C",
              "size": 32,
              "description": "register IRQ030MON"
            },
            "IRQ031MON": {
              "offset": "0x280",
              "size": 32,
              "description": "register IRQ031MON"
            },
            "IRQ032MON": {
              "offset": "0x284",
              "size": 32,
              "description": "register IRQ032MON"
            },
            "IRQ033MON": {
              "offset": "0x288",
              "size": 32,
              "description": "register IRQ033MON"
            },
            "IRQ034MON": {
              "offset": "0x28C",
              "size": 32,
              "description": "register IRQ034MON"
            },
            "IRQ035MON": {
              "offset": "0x290",
              "size": 32,
              "description": "register IRQ035MON"
            },
            "IRQ036MON": {
              "offset": "0x294",
              "size": 32,
              "description": "register IRQ036MON"
            },
            "IRQ037MON": {
              "offset": "0x298",
              "size": 32,
              "description": "register IRQ037MON"
            },
            "IRQ038MON": {
              "offset": "0x29C",
              "size": 32,
              "description": "register IRQ038MON"
            },
            "IRQ039MON": {
              "offset": "0x2A0",
              "size": 32,
              "description": "register IRQ039MON"
            },
            "IRQ040MON": {
              "offset": "0x2A4",
              "size": 32,
              "description": "register IRQ040MON"
            },
            "IRQ041MON": {
              "offset": "0x2A8",
              "size": 32,
              "description": "register IRQ041MON"
            },
            "IRQ042MON": {
              "offset": "0x2AC",
              "size": 32,
              "description": "register IRQ042MON"
            },
            "IRQ043MON": {
              "offset": "0x2B0",
              "size": 32,
              "description": "register IRQ043MON"
            },
            "IRQ044MON": {
              "offset": "0x2B4",
              "size": 32,
              "description": "register IRQ044MON"
            },
            "IRQ045MON": {
              "offset": "0x2B8",
              "size": 32,
              "description": "register IRQ045MON"
            },
            "IRQ046MON": {
              "offset": "0x2BC",
              "size": 32,
              "description": "register IRQ046MON"
            },
            "IRQ047MON": {
              "offset": "0x2C0",
              "size": 32,
              "description": "register IRQ047MON"
            },
            "IRQ048MON": {
              "offset": "0x2C4",
              "size": 32,
              "description": "register IRQ048MON"
            },
            "IRQ049MON": {
              "offset": "0x2C8",
              "size": 32,
              "description": "register IRQ049MON"
            },
            "IRQ050MON": {
              "offset": "0x2CC",
              "size": 32,
              "description": "register IRQ050MON"
            },
            "IRQ051MON": {
              "offset": "0x2D0",
              "size": 32,
              "description": "register IRQ051MON"
            },
            "IRQ052MON": {
              "offset": "0x2D4",
              "size": 32,
              "description": "register IRQ052MON"
            },
            "IRQ053MON": {
              "offset": "0x2D8",
              "size": 32,
              "description": "register IRQ053MON"
            },
            "IRQ054MON": {
              "offset": "0x2DC",
              "size": 32,
              "description": "register IRQ054MON"
            },
            "IRQ055MON": {
              "offset": "0x2E0",
              "size": 32,
              "description": "register IRQ055MON"
            },
            "IRQ056MON": {
              "offset": "0x2E4",
              "size": 32,
              "description": "register IRQ056MON"
            },
            "IRQ057MON": {
              "offset": "0x2E8",
              "size": 32,
              "description": "register IRQ057MON"
            },
            "IRQ058MON": {
              "offset": "0x2EC",
              "size": 32,
              "description": "register IRQ058MON"
            },
            "IRQ059MON": {
              "offset": "0x2F0",
              "size": 32,
              "description": "register IRQ059MON"
            },
            "IRQ060MON": {
              "offset": "0x2F4",
              "size": 32,
              "description": "register IRQ060MON"
            },
            "IRQ061MON": {
              "offset": "0x2F8",
              "size": 32,
              "description": "register IRQ061MON"
            },
            "IRQ062MON": {
              "offset": "0x2FC",
              "size": 32,
              "description": "register IRQ062MON"
            },
            "IRQ063MON": {
              "offset": "0x300",
              "size": 32,
              "description": "register IRQ063MON"
            },
            "IRQ064MON": {
              "offset": "0x304",
              "size": 32,
              "description": "register IRQ064MON"
            },
            "IRQ065MON": {
              "offset": "0x308",
              "size": 32,
              "description": "register IRQ065MON"
            },
            "IRQ066MON": {
              "offset": "0x30C",
              "size": 32,
              "description": "register IRQ066MON"
            },
            "IRQ067MON": {
              "offset": "0x310",
              "size": 32,
              "description": "register IRQ067MON"
            },
            "IRQ068MON": {
              "offset": "0x314",
              "size": 32,
              "description": "register IRQ068MON"
            },
            "IRQ069MON": {
              "offset": "0x318",
              "size": 32,
              "description": "register IRQ069MON"
            },
            "IRQ070MON": {
              "offset": "0x31C",
              "size": 32,
              "description": "register IRQ070MON"
            },
            "IRQ071MON": {
              "offset": "0x320",
              "size": 32,
              "description": "register IRQ071MON"
            },
            "IRQ072MON": {
              "offset": "0x324",
              "size": 32,
              "description": "register IRQ072MON"
            },
            "IRQ073MON": {
              "offset": "0x328",
              "size": 32,
              "description": "register IRQ073MON"
            },
            "IRQ074MON": {
              "offset": "0x32C",
              "size": 32,
              "description": "register IRQ074MON"
            },
            "IRQ075MON": {
              "offset": "0x330",
              "size": 32,
              "description": "register IRQ075MON"
            },
            "IRQ076MON": {
              "offset": "0x334",
              "size": 32,
              "description": "register IRQ076MON"
            },
            "IRQ077MON": {
              "offset": "0x338",
              "size": 32,
              "description": "register IRQ077MON"
            },
            "IRQ078MON": {
              "offset": "0x33C",
              "size": 32,
              "description": "register IRQ078MON"
            },
            "IRQ079MON": {
              "offset": "0x340",
              "size": 32,
              "description": "register IRQ079MON"
            },
            "IRQ080MON": {
              "offset": "0x344",
              "size": 32,
              "description": "register IRQ080MON"
            },
            "IRQ081MON": {
              "offset": "0x348",
              "size": 32,
              "description": "register IRQ081MON"
            },
            "IRQ082MON": {
              "offset": "0x34C",
              "size": 32,
              "description": "register IRQ082MON"
            },
            "IRQ083MON": {
              "offset": "0x350",
              "size": 32,
              "description": "register IRQ083MON"
            },
            "IRQ084MON": {
              "offset": "0x354",
              "size": 32,
              "description": "register IRQ084MON"
            },
            "IRQ085MON": {
              "offset": "0x358",
              "size": 32,
              "description": "register IRQ085MON"
            },
            "IRQ086MON": {
              "offset": "0x35C",
              "size": 32,
              "description": "register IRQ086MON"
            },
            "IRQ087MON": {
              "offset": "0x360",
              "size": 32,
              "description": "register IRQ087MON"
            },
            "IRQ088MON": {
              "offset": "0x364",
              "size": 32,
              "description": "register IRQ088MON"
            },
            "IRQ089MON": {
              "offset": "0x368",
              "size": 32,
              "description": "register IRQ089MON"
            },
            "IRQ090MON": {
              "offset": "0x36C",
              "size": 32,
              "description": "register IRQ090MON"
            },
            "IRQ091MON": {
              "offset": "0x370",
              "size": 32,
              "description": "register IRQ091MON"
            },
            "IRQ092MON": {
              "offset": "0x374",
              "size": 32,
              "description": "register IRQ092MON"
            },
            "IRQ093MON": {
              "offset": "0x378",
              "size": 32,
              "description": "register IRQ093MON"
            },
            "IRQ094MON": {
              "offset": "0x37C",
              "size": 32,
              "description": "register IRQ094MON"
            },
            "IRQ095MON": {
              "offset": "0x380",
              "size": 32,
              "description": "register IRQ095MON"
            },
            "IRQ096MON": {
              "offset": "0x384",
              "size": 32,
              "description": "register IRQ096MON"
            },
            "IRQ097MON": {
              "offset": "0x388",
              "size": 32,
              "description": "register IRQ097MON"
            },
            "IRQ098MON": {
              "offset": "0x38C",
              "size": 32,
              "description": "register IRQ098MON"
            },
            "IRQ099MON": {
              "offset": "0x390",
              "size": 32,
              "description": "register IRQ099MON"
            },
            "IRQ100MON": {
              "offset": "0x394",
              "size": 32,
              "description": "register IRQ100MON"
            },
            "IRQ101MON": {
              "offset": "0x398",
              "size": 32,
              "description": "register IRQ101MON"
            },
            "IRQ102MON": {
              "offset": "0x39C",
              "size": 32,
              "description": "register IRQ102MON"
            },
            "IRQ103MON": {
              "offset": "0x3A0",
              "size": 32,
              "description": "register IRQ103MON"
            },
            "IRQ104MON": {
              "offset": "0x3A4",
              "size": 32,
              "description": "register IRQ104MON"
            },
            "IRQ105MON": {
              "offset": "0x3A8",
              "size": 32,
              "description": "register IRQ105MON"
            },
            "IRQ106MON": {
              "offset": "0x3AC",
              "size": 32,
              "description": "register IRQ106MON"
            },
            "IRQ107MON": {
              "offset": "0x3B0",
              "size": 32,
              "description": "register IRQ107MON"
            },
            "IRQ108MON": {
              "offset": "0x3B4",
              "size": 32,
              "description": "register IRQ108MON"
            },
            "IRQ109MON": {
              "offset": "0x3B8",
              "size": 32,
              "description": "register IRQ109MON"
            },
            "IRQ110MON": {
              "offset": "0x3BC",
              "size": 32,
              "description": "register IRQ110MON"
            },
            "IRQ111MON": {
              "offset": "0x3C0",
              "size": 32,
              "description": "register IRQ111MON"
            },
            "IRQ112MON": {
              "offset": "0x3C4",
              "size": 32,
              "description": "register IRQ112MON"
            },
            "IRQ113MON": {
              "offset": "0x3C8",
              "size": 32,
              "description": "register IRQ113MON"
            },
            "IRQ114MON": {
              "offset": "0x3CC",
              "size": 32,
              "description": "register IRQ114MON"
            },
            "IRQ115MON": {
              "offset": "0x3D0",
              "size": 32,
              "description": "register IRQ115MON"
            },
            "IRQ116MON": {
              "offset": "0x3D4",
              "size": 32,
              "description": "register IRQ116MON"
            },
            "IRQ117MON": {
              "offset": "0x3D8",
              "size": 32,
              "description": "register IRQ117MON"
            },
            "IRQ118MON": {
              "offset": "0x3DC",
              "size": 32,
              "description": "register IRQ118MON"
            },
            "IRQ119MON": {
              "offset": "0x3E0",
              "size": 32,
              "description": "register IRQ119MON"
            },
            "IRQ120MON": {
              "offset": "0x3E4",
              "size": 32,
              "description": "register IRQ120MON"
            },
            "IRQ121MON": {
              "offset": "0x3E8",
              "size": 32,
              "description": "register IRQ121MON"
            },
            "IRQ122MON": {
              "offset": "0x3EC",
              "size": 32,
              "description": "register IRQ122MON"
            },
            "IRQ123MON": {
              "offset": "0x3F0",
              "size": 32,
              "description": "register IRQ123MON"
            },
            "IRQ124MON": {
              "offset": "0x3F4",
              "size": 32,
              "description": "register IRQ124MON"
            },
            "IRQ125MON": {
              "offset": "0x3F8",
              "size": 32,
              "description": "register IRQ125MON"
            },
            "IRQ126MON": {
              "offset": "0x3FC",
              "size": 32,
              "description": "register IRQ126MON"
            },
            "IRQ127MON": {
              "offset": "0x400",
              "size": 32,
              "description": "register IRQ127MON"
            }
          },
          "bits": {
            "DRQSEL": {
              "EXINT3": {
                "bit": 31,
                "description": "bitfield EXINT3"
              },
              "EXINT2": {
                "bit": 30,
                "description": "bitfield EXINT2"
              },
              "EXINT1": {
                "bit": 29,
                "description": "bitfield EXINT1"
              },
              "EXINT0": {
                "bit": 28,
                "description": "bitfield EXINT0"
              },
              "MFS7TX": {
                "bit": 27,
                "description": "bitfield MFS7TX"
              },
              "MFS7RX": {
                "bit": 26,
                "description": "bitfield MFS7RX"
              },
              "MFS6TX": {
                "bit": 25,
                "description": "bitfield MFS6TX"
              },
              "MFS6RX": {
                "bit": 24,
                "description": "bitfield MFS6RX"
              },
              "MFS5TX": {
                "bit": 23,
                "description": "bitfield MFS5TX"
              },
              "MFS5RX": {
                "bit": 22,
                "description": "bitfield MFS5RX"
              },
              "MFS4TX": {
                "bit": 21,
                "description": "bitfield MFS4TX"
              },
              "MFS4RX": {
                "bit": 20,
                "description": "bitfield MFS4RX"
              },
              "MFS3TX": {
                "bit": 19,
                "description": "bitfield MFS3TX"
              },
              "MFS3RX": {
                "bit": 18,
                "description": "bitfield MFS3RX"
              },
              "MFS2TX": {
                "bit": 17,
                "description": "bitfield MFS2TX"
              },
              "MFS2RX": {
                "bit": 16,
                "description": "bitfield MFS2RX"
              },
              "MFS1TX": {
                "bit": 15,
                "description": "bitfield MFS1TX"
              },
              "MFS1RX": {
                "bit": 14,
                "description": "bitfield MFS1RX"
              },
              "MFS0TX": {
                "bit": 13,
                "description": "bitfield MFS0TX"
              },
              "MFS0RX": {
                "bit": 12,
                "description": "bitfield MFS0RX"
              },
              "IRQ0BT6": {
                "bit": 11,
                "description": "bitfield IRQ0BT6"
              },
              "IRQ0BT4": {
                "bit": 10,
                "description": "bitfield IRQ0BT4"
              },
              "IRQ0BT2": {
                "bit": 9,
                "description": "bitfield IRQ0BT2"
              },
              "IRQ0BT0": {
                "bit": 8,
                "description": "bitfield IRQ0BT0"
              },
              "ADCSCAN2": {
                "bit": 7,
                "description": "bitfield ADCSCAN2"
              },
              "ADCSCAN1": {
                "bit": 6,
                "description": "bitfield ADCSCAN1"
              },
              "ADCSCAN0": {
                "bit": 5,
                "description": "bitfield ADCSCAN0"
              },
              "USBEP5": {
                "bit": 4,
                "description": "bitfield USBEP5"
              },
              "USBEP4": {
                "bit": 3,
                "description": "bitfield USBEP4"
              },
              "USBEP3": {
                "bit": 2,
                "description": "bitfield USBEP3"
              },
              "USBEP2": {
                "bit": 1,
                "description": "bitfield USBEP2"
              },
              "USBEP1": {
                "bit": 0,
                "description": "bitfield USBEP1"
              }
            },
            "ODDPKS": {
              "ODDPKS4": {
                "bit": 4,
                "description": "bitfield ODDPKS4"
              },
              "ODDPKS3": {
                "bit": 3,
                "description": "bitfield ODDPKS3"
              },
              "ODDPKS2": {
                "bit": 2,
                "description": "bitfield ODDPKS2"
              },
              "ODDPKS1": {
                "bit": 1,
                "description": "bitfield ODDPKS1"
              },
              "ODDPKS0": {
                "bit": 0,
                "description": "bitfield ODDPKS0"
              }
            },
            "IRQ003SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "bitfield SELBIT",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "bitfield SELIRQ",
                "width": 8
              }
            },
            "IRQ004SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "bitfield SELBIT",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "bitfield SELIRQ",
                "width": 8
              }
            },
            "IRQ005SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "bitfield SELBIT",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "bitfield SELIRQ",
                "width": 8
              }
            },
            "IRQ006SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "bitfield SELBIT",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "bitfield SELIRQ",
                "width": 8
              }
            },
            "IRQ007SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "bitfield SELBIT",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "bitfield SELIRQ",
                "width": 8
              }
            },
            "IRQ008SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "bitfield SELBIT",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "bitfield SELIRQ",
                "width": 8
              }
            },
            "IRQ009SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "bitfield SELBIT",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "bitfield SELIRQ",
                "width": 8
              }
            },
            "IRQ010SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "bitfield SELBIT",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "bitfield SELIRQ",
                "width": 8
              }
            },
            "EXC02MON": {
              "HWINT": {
                "bit": 1,
                "description": "bitfield HWINT"
              },
              "NMI": {
                "bit": 0,
                "description": "bitfield NMI"
              }
            },
            "IRQ000MON": {
              "FCSINT": {
                "bit": 0,
                "description": "bitfield FCSINT"
              }
            },
            "IRQ001MON": {
              "SWWDTINT": {
                "bit": 0,
                "description": "bitfield SWWDTINT"
              }
            },
            "IRQ002MON": {
              "LVDINT": {
                "bit": 0,
                "description": "bitfield LVDINT"
              }
            },
            "IRQ003MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "bitfield IRQBIT7"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "bitfield IRQBIT6"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "bitfield IRQBIT5"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "bitfield IRQBIT4"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "bitfield IRQBIT3"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "bitfield IRQBIT2"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "bitfield IRQBIT1"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "bitfield IRQBIT0"
              }
            },
            "IRQ004MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "bitfield IRQBIT7"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "bitfield IRQBIT6"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "bitfield IRQBIT5"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "bitfield IRQBIT4"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "bitfield IRQBIT3"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "bitfield IRQBIT2"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "bitfield IRQBIT1"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "bitfield IRQBIT0"
              }
            },
            "IRQ005MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "bitfield IRQBIT7"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "bitfield IRQBIT6"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "bitfield IRQBIT5"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "bitfield IRQBIT4"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "bitfield IRQBIT3"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "bitfield IRQBIT2"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "bitfield IRQBIT1"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "bitfield IRQBIT0"
              }
            },
            "IRQ006MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "bitfield IRQBIT7"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "bitfield IRQBIT6"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "bitfield IRQBIT5"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "bitfield IRQBIT4"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "bitfield IRQBIT3"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "bitfield IRQBIT2"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "bitfield IRQBIT1"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "bitfield IRQBIT0"
              }
            },
            "IRQ007MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "bitfield IRQBIT7"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "bitfield IRQBIT6"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "bitfield IRQBIT5"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "bitfield IRQBIT4"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "bitfield IRQBIT3"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "bitfield IRQBIT2"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "bitfield IRQBIT1"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "bitfield IRQBIT0"
              }
            },
            "IRQ008MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "bitfield IRQBIT7"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "bitfield IRQBIT6"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "bitfield IRQBIT5"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "bitfield IRQBIT4"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "bitfield IRQBIT3"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "bitfield IRQBIT2"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "bitfield IRQBIT1"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "bitfield IRQBIT0"
              }
            },
            "IRQ009MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "bitfield IRQBIT7"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "bitfield IRQBIT6"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "bitfield IRQBIT5"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "bitfield IRQBIT4"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "bitfield IRQBIT3"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "bitfield IRQBIT2"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "bitfield IRQBIT1"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "bitfield IRQBIT0"
              }
            },
            "IRQ010MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "bitfield IRQBIT7"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "bitfield IRQBIT6"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "bitfield IRQBIT5"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "bitfield IRQBIT4"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "bitfield IRQBIT3"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "bitfield IRQBIT2"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "bitfield IRQBIT1"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "bitfield IRQBIT0"
              }
            },
            "IRQ011MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ012MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ013MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ014MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ015MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ016MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ017MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ018MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ019MON": {
              "QUDINT5": {
                "bit": 5,
                "description": "bitfield QUDINT5"
              },
              "QUDINT4": {
                "bit": 4,
                "description": "bitfield QUDINT4"
              },
              "QUDINT3": {
                "bit": 3,
                "description": "bitfield QUDINT3"
              },
              "QUDINT2": {
                "bit": 2,
                "description": "bitfield QUDINT2"
              },
              "QUDINT1": {
                "bit": 1,
                "description": "bitfield QUDINT1"
              },
              "QUDINT0": {
                "bit": 0,
                "description": "bitfield QUDINT0"
              }
            },
            "IRQ020MON": {
              "QUDINT5": {
                "bit": 5,
                "description": "bitfield QUDINT5"
              },
              "QUDINT4": {
                "bit": 4,
                "description": "bitfield QUDINT4"
              },
              "QUDINT3": {
                "bit": 3,
                "description": "bitfield QUDINT3"
              },
              "QUDINT2": {
                "bit": 2,
                "description": "bitfield QUDINT2"
              },
              "QUDINT1": {
                "bit": 1,
                "description": "bitfield QUDINT1"
              },
              "QUDINT0": {
                "bit": 0,
                "description": "bitfield QUDINT0"
              }
            },
            "IRQ021MON": {
              "WAVEINT3": {
                "bit": 3,
                "description": "bitfield WAVEINT3"
              },
              "WAVEINT2": {
                "bit": 2,
                "description": "bitfield WAVEINT2"
              },
              "WAVEINT1": {
                "bit": 1,
                "description": "bitfield WAVEINT1"
              },
              "WAVEINT0": {
                "bit": 0,
                "description": "bitfield WAVEINT0"
              }
            },
            "IRQ022MON": {
              "WAVEINT3": {
                "bit": 3,
                "description": "bitfield WAVEINT3"
              },
              "WAVEINT2": {
                "bit": 2,
                "description": "bitfield WAVEINT2"
              },
              "WAVEINT1": {
                "bit": 1,
                "description": "bitfield WAVEINT1"
              },
              "WAVEINT0": {
                "bit": 0,
                "description": "bitfield WAVEINT0"
              }
            },
            "IRQ023MON": {
              "WAVEINT3": {
                "bit": 3,
                "description": "bitfield WAVEINT3"
              },
              "WAVEINT2": {
                "bit": 2,
                "description": "bitfield WAVEINT2"
              },
              "WAVEINT1": {
                "bit": 1,
                "description": "bitfield WAVEINT1"
              },
              "WAVEINT0": {
                "bit": 0,
                "description": "bitfield WAVEINT0"
              }
            },
            "IRQ024MON": {
              "FRT_PEAK_INT2": {
                "bit": 2,
                "description": "bitfield FRT_PEAK_INT2"
              },
              "FRT_PEAK_INT1": {
                "bit": 1,
                "description": "bitfield FRT_PEAK_INT1"
              },
              "FRT_PEAK_INT0": {
                "bit": 0,
                "description": "bitfield FRT_PEAK_INT0"
              }
            },
            "IRQ025MON": {
              "FRT_ZERO_INT2": {
                "bit": 2,
                "description": "bitfield FRT_ZERO_INT2"
              },
              "FRT_ZERO_INT1": {
                "bit": 1,
                "description": "bitfield FRT_ZERO_INT1"
              },
              "FRT_ZERO_INT0": {
                "bit": 0,
                "description": "bitfield FRT_ZERO_INT0"
              }
            },
            "IRQ026MON": {
              "ICUINT3": {
                "bit": 3,
                "description": "bitfield ICUINT3"
              },
              "ICUINT2": {
                "bit": 2,
                "description": "bitfield ICUINT2"
              },
              "ICUINT1": {
                "bit": 1,
                "description": "bitfield ICUINT1"
              },
              "ICUINT0": {
                "bit": 0,
                "description": "bitfield ICUINT0"
              }
            },
            "IRQ027MON": {
              "OCUINT5": {
                "bit": 5,
                "description": "bitfield OCUINT5"
              },
              "OCUINT4": {
                "bit": 4,
                "description": "bitfield OCUINT4"
              },
              "OCUINT3": {
                "bit": 3,
                "description": "bitfield OCUINT3"
              },
              "OCUINT2": {
                "bit": 2,
                "description": "bitfield OCUINT2"
              },
              "OCUINT1": {
                "bit": 1,
                "description": "bitfield OCUINT1"
              },
              "OCUINT0": {
                "bit": 0,
                "description": "bitfield OCUINT0"
              }
            },
            "IRQ028MON": {
              "FRT_PEAK_INT2": {
                "bit": 2,
                "description": "bitfield FRT_PEAK_INT2"
              },
              "FRT_PEAK_INT1": {
                "bit": 1,
                "description": "bitfield FRT_PEAK_INT1"
              },
              "FRT_PEAK_INT0": {
                "bit": 0,
                "description": "bitfield FRT_PEAK_INT0"
              }
            },
            "IRQ029MON": {
              "FRT_ZERO_INT2": {
                "bit": 2,
                "description": "bitfield FRT_ZERO_INT2"
              },
              "FRT_ZERO_INT1": {
                "bit": 1,
                "description": "bitfield FRT_ZERO_INT1"
              },
              "FRT_ZERO_INT0": {
                "bit": 0,
                "description": "bitfield FRT_ZERO_INT0"
              }
            },
            "IRQ030MON": {
              "ICUINT3": {
                "bit": 3,
                "description": "bitfield ICUINT3"
              },
              "ICUINT2": {
                "bit": 2,
                "description": "bitfield ICUINT2"
              },
              "ICUINT1": {
                "bit": 1,
                "description": "bitfield ICUINT1"
              },
              "ICUINT0": {
                "bit": 0,
                "description": "bitfield ICUINT0"
              }
            },
            "IRQ031MON": {
              "OCUINT5": {
                "bit": 5,
                "description": "bitfield OCUINT5"
              },
              "OCUINT4": {
                "bit": 4,
                "description": "bitfield OCUINT4"
              },
              "OCUINT3": {
                "bit": 3,
                "description": "bitfield OCUINT3"
              },
              "OCUINT2": {
                "bit": 2,
                "description": "bitfield OCUINT2"
              },
              "OCUINT1": {
                "bit": 1,
                "description": "bitfield OCUINT1"
              },
              "OCUINT0": {
                "bit": 0,
                "description": "bitfield OCUINT0"
              }
            },
            "IRQ032MON": {
              "FRT_PEAK_INT2": {
                "bit": 2,
                "description": "bitfield FRT_PEAK_INT2"
              },
              "FRT_PEAK_INT1": {
                "bit": 1,
                "description": "bitfield FRT_PEAK_INT1"
              },
              "FRT_PEAK_INT0": {
                "bit": 0,
                "description": "bitfield FRT_PEAK_INT0"
              }
            },
            "IRQ033MON": {
              "FRT_ZERO_INT2": {
                "bit": 2,
                "description": "bitfield FRT_ZERO_INT2"
              },
              "FRT_ZERO_INT1": {
                "bit": 1,
                "description": "bitfield FRT_ZERO_INT1"
              },
              "FRT_ZERO_INT0": {
                "bit": 0,
                "description": "bitfield FRT_ZERO_INT0"
              }
            },
            "IRQ034MON": {
              "ICUINT3": {
                "bit": 3,
                "description": "bitfield ICUINT3"
              },
              "ICUINT2": {
                "bit": 2,
                "description": "bitfield ICUINT2"
              },
              "ICUINT1": {
                "bit": 1,
                "description": "bitfield ICUINT1"
              },
              "ICUINT0": {
                "bit": 0,
                "description": "bitfield ICUINT0"
              }
            },
            "IRQ035MON": {
              "OCUINT5": {
                "bit": 5,
                "description": "bitfield OCUINT5"
              },
              "OCUINT4": {
                "bit": 4,
                "description": "bitfield OCUINT4"
              },
              "OCUINT3": {
                "bit": 3,
                "description": "bitfield OCUINT3"
              },
              "OCUINT2": {
                "bit": 2,
                "description": "bitfield OCUINT2"
              },
              "OCUINT1": {
                "bit": 1,
                "description": "bitfield OCUINT1"
              },
              "OCUINT0": {
                "bit": 0,
                "description": "bitfield OCUINT0"
              }
            },
            "IRQ036MON": {
              "PPGINT2": {
                "bit": 2,
                "description": "bitfield PPGINT2"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "bitfield PPGINT1"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "bitfield PPGINT0"
              }
            },
            "IRQ037MON": {
              "PPGINT2": {
                "bit": 2,
                "description": "bitfield PPGINT2"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "bitfield PPGINT1"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "bitfield PPGINT0"
              }
            },
            "IRQ038MON": {
              "PPGINT2": {
                "bit": 2,
                "description": "bitfield PPGINT2"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "bitfield PPGINT1"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "bitfield PPGINT0"
              }
            },
            "IRQ039MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ040MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ041MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ042MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ043MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ044MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ045MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ046MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ047MON": {
              "TIMINT2": {
                "bit": 1,
                "description": "bitfield TIMINT2"
              },
              "TIMINT1": {
                "bit": 0,
                "description": "bitfield TIMINT1"
              }
            },
            "IRQ048MON": {
              "WCINT": {
                "bit": 0,
                "description": "bitfield WCINT"
              }
            },
            "IRQ049MON": {
              "BMEMCS": {
                "bit": 0,
                "description": "bitfield BMEMCS"
              }
            },
            "IRQ050MON": {
              "RTCINT": {
                "bit": 0,
                "description": "bitfield RTCINT"
              }
            },
            "IRQ051MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ052MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ053MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ054MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ055MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ056MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ057MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ058MON": {
              "EXTINT": {
                "bit": 0,
                "description": "bitfield EXTINT"
              }
            },
            "IRQ059MON": {
              "UPLLINT": {
                "bit": 3,
                "description": "bitfield UPLLINT"
              },
              "MPLLINT": {
                "bit": 2,
                "description": "bitfield MPLLINT"
              },
              "SOSCINT": {
                "bit": 1,
                "description": "bitfield SOSCINT"
              },
              "MOSCINT": {
                "bit": 0,
                "description": "bitfield MOSCINT"
              }
            },
            "IRQ060MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ061MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ062MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ063MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ064MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ065MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ066MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ067MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ068MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ069MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ070MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ071MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ072MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ073MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ074MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ075MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ076MON": {
              "ADCINT4": {
                "bit": 4,
                "description": "bitfield ADCINT4"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "bitfield ADCINT3"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "bitfield ADCINT2"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "bitfield ADCINT1"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "bitfield ADCINT0"
              }
            },
            "IRQ077MON": {
              "ADCINT4": {
                "bit": 4,
                "description": "bitfield ADCINT4"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "bitfield ADCINT3"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "bitfield ADCINT2"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "bitfield ADCINT1"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "bitfield ADCINT0"
              }
            },
            "IRQ078MON": {
              "USB_DRQ_INT4": {
                "bit": 4,
                "description": "bitfield USB_DRQ_INT4"
              },
              "USB_DRQ_INT3": {
                "bit": 3,
                "description": "bitfield USB_DRQ_INT3"
              },
              "USB_DRQ_INT2": {
                "bit": 2,
                "description": "bitfield USB_DRQ_INT2"
              },
              "USB_DRQ_INT1": {
                "bit": 1,
                "description": "bitfield USB_DRQ_INT1"
              },
              "USB_DRQ_INT0": {
                "bit": 0,
                "description": "bitfield USB_DRQ_INT0"
              }
            },
            "IRQ079MON": {
              "USB_INT5": {
                "bit": 5,
                "description": "bitfield USB_INT5"
              },
              "USB_INT4": {
                "bit": 4,
                "description": "bitfield USB_INT4"
              },
              "USB_INT3": {
                "bit": 3,
                "description": "bitfield USB_INT3"
              },
              "USB_INT2": {
                "bit": 2,
                "description": "bitfield USB_INT2"
              },
              "USB_INT1": {
                "bit": 1,
                "description": "bitfield USB_INT1"
              },
              "USB_INT0": {
                "bit": 0,
                "description": "bitfield USB_INT0"
              }
            },
            "IRQ080MON": {
              "CANINT": {
                "bit": 0,
                "description": "bitfield CANINT"
              }
            },
            "IRQ081MON": {
              "CANINT": {
                "bit": 0,
                "description": "bitfield CANINT"
              }
            },
            "IRQ082MON": {
              "MACLPI": {
                "bit": 2,
                "description": "bitfield MACLPI"
              },
              "MACPMT": {
                "bit": 1,
                "description": "bitfield MACPMT"
              },
              "MACSBD": {
                "bit": 0,
                "description": "bitfield MACSBD"
              }
            },
            "IRQ083MON": {
              "DMACINT": {
                "bit": 0,
                "description": "bitfield DMACINT"
              }
            },
            "IRQ084MON": {
              "DMACINT": {
                "bit": 0,
                "description": "bitfield DMACINT"
              }
            },
            "IRQ085MON": {
              "DMACINT": {
                "bit": 0,
                "description": "bitfield DMACINT"
              }
            },
            "IRQ086MON": {
              "DMACINT": {
                "bit": 0,
                "description": "bitfield DMACINT"
              }
            },
            "IRQ087MON": {
              "DMACINT": {
                "bit": 0,
                "description": "bitfield DMACINT"
              }
            },
            "IRQ088MON": {
              "DMACINT": {
                "bit": 0,
                "description": "bitfield DMACINT"
              }
            },
            "IRQ089MON": {
              "DMACINT": {
                "bit": 0,
                "description": "bitfield DMACINT"
              }
            },
            "IRQ090MON": {
              "DMACINT": {
                "bit": 0,
                "description": "bitfield DMACINT"
              }
            },
            "IRQ091MON": {
              "DSTCINT1": {
                "bit": 1,
                "description": "bitfield DSTCINT1"
              },
              "DSTCINT0": {
                "bit": 0,
                "description": "bitfield DSTCINT0"
              }
            },
            "IRQ092MON": {
              "EXTINT3": {
                "bit": 3,
                "description": "bitfield EXTINT3"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "bitfield EXTINT2"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "bitfield EXTINT1"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "bitfield EXTINT0"
              }
            },
            "IRQ093MON": {
              "EXTINT3": {
                "bit": 3,
                "description": "bitfield EXTINT3"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "bitfield EXTINT2"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "bitfield EXTINT1"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "bitfield EXTINT0"
              }
            },
            "IRQ094MON": {
              "EXTINT3": {
                "bit": 3,
                "description": "bitfield EXTINT3"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "bitfield EXTINT2"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "bitfield EXTINT1"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "bitfield EXTINT0"
              }
            },
            "IRQ095MON": {
              "EXTINT3": {
                "bit": 3,
                "description": "bitfield EXTINT3"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "bitfield EXTINT2"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "bitfield EXTINT1"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "bitfield EXTINT0"
              }
            },
            "IRQ096MON": {
              "QUDINT5": {
                "bit": 5,
                "description": "bitfield QUDINT5"
              },
              "QUDINT4": {
                "bit": 4,
                "description": "bitfield QUDINT4"
              },
              "QUDINT3": {
                "bit": 3,
                "description": "bitfield QUDINT3"
              },
              "QUDINT2": {
                "bit": 2,
                "description": "bitfield QUDINT2"
              },
              "QUDINT1": {
                "bit": 1,
                "description": "bitfield QUDINT1"
              },
              "QUDINT0": {
                "bit": 0,
                "description": "bitfield QUDINT0"
              }
            },
            "IRQ097MON": {
              "QUDINT5": {
                "bit": 5,
                "description": "bitfield QUDINT5"
              },
              "QUDINT4": {
                "bit": 4,
                "description": "bitfield QUDINT4"
              },
              "QUDINT3": {
                "bit": 3,
                "description": "bitfield QUDINT3"
              },
              "QUDINT2": {
                "bit": 2,
                "description": "bitfield QUDINT2"
              },
              "QUDINT1": {
                "bit": 1,
                "description": "bitfield QUDINT1"
              },
              "QUDINT0": {
                "bit": 0,
                "description": "bitfield QUDINT0"
              }
            },
            "IRQ098MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ099MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ100MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ101MON": {
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ102MON": {
              "BTINT7": {
                "bit": 7,
                "description": "bitfield BTINT7"
              },
              "BTINT6": {
                "bit": 6,
                "description": "bitfield BTINT6"
              },
              "BTINT5": {
                "bit": 5,
                "description": "bitfield BTINT5"
              },
              "BTINT4": {
                "bit": 4,
                "description": "bitfield BTINT4"
              },
              "BTINT3": {
                "bit": 3,
                "description": "bitfield BTINT3"
              },
              "BTINT2": {
                "bit": 2,
                "description": "bitfield BTINT2"
              },
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ103MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ104MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ105MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ106MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ107MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ108MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ109MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ110MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ111MON": {
              "ADCINT4": {
                "bit": 4,
                "description": "bitfield ADCINT4"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "bitfield ADCINT3"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "bitfield ADCINT2"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "bitfield ADCINT1"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "bitfield ADCINT0"
              }
            },
            "IRQ113MON": {
              "USB_DRQ_INT4": {
                "bit": 4,
                "description": "bitfield USB_DRQ_INT4"
              },
              "USB_DRQ_INT3": {
                "bit": 3,
                "description": "bitfield USB_DRQ_INT3"
              },
              "USB_DRQ_INT2": {
                "bit": 2,
                "description": "bitfield USB_DRQ_INT2"
              },
              "USB_DRQ_INT1": {
                "bit": 1,
                "description": "bitfield USB_DRQ_INT1"
              },
              "USB_DRQ_INT0": {
                "bit": 0,
                "description": "bitfield USB_DRQ_INT0"
              }
            },
            "IRQ114MON": {
              "USB_INT5": {
                "bit": 5,
                "description": "bitfield USB_INT5"
              },
              "USB_INT4": {
                "bit": 4,
                "description": "bitfield USB_INT4"
              },
              "USB_INT3": {
                "bit": 3,
                "description": "bitfield USB_INT3"
              },
              "USB_INT2": {
                "bit": 2,
                "description": "bitfield USB_INT2"
              },
              "USB_INT1": {
                "bit": 1,
                "description": "bitfield USB_INT1"
              },
              "USB_INT0": {
                "bit": 0,
                "description": "bitfield USB_INT0"
              }
            },
            "IRQ118MON": {
              "SDINT1": {
                "bit": 1,
                "description": "bitfield SDINT1"
              },
              "SDINT0": {
                "bit": 0,
                "description": "bitfield SDINT0"
              }
            },
            "IRQ119MON": {
              "FLINT": {
                "bit": 0,
                "description": "bitfield FLINT"
              }
            },
            "IRQ120MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ121MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ122MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ123MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ124MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ125MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ126MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "bitfield MFSRINT"
              }
            },
            "IRQ127MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x4006F000"
            }
          ],
          "registers": {
            "PFR0": {
              "offset": "0x00",
              "size": 32,
              "description": "register PFR0"
            },
            "PFR1": {
              "offset": "0x04",
              "size": 32,
              "description": "register PFR1"
            },
            "PFR2": {
              "offset": "0x08",
              "size": 32,
              "description": "register PFR2"
            },
            "PFR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "register PFR3"
            },
            "PFR4": {
              "offset": "0x10",
              "size": 32,
              "description": "register PFR4"
            },
            "PFR5": {
              "offset": "0x14",
              "size": 32,
              "description": "register PFR5"
            },
            "PFR6": {
              "offset": "0x18",
              "size": 32,
              "description": "register PFR6"
            },
            "PFR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "register PFR7"
            },
            "PFR8": {
              "offset": "0x20",
              "size": 32,
              "description": "register PFR8"
            },
            "PFRE": {
              "offset": "0x38",
              "size": 32,
              "description": "register PFRE"
            },
            "PCR0": {
              "offset": "0x100",
              "size": 32,
              "description": "register PCR0"
            },
            "PCR1": {
              "offset": "0x104",
              "size": 32,
              "description": "register PCR1"
            },
            "PCR2": {
              "offset": "0x108",
              "size": 32,
              "description": "register PCR2"
            },
            "PCR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "register PCR3"
            },
            "PCR4": {
              "offset": "0x110",
              "size": 32,
              "description": "register PCR4"
            },
            "PCR5": {
              "offset": "0x114",
              "size": 32,
              "description": "register PCR5"
            },
            "PCR6": {
              "offset": "0x118",
              "size": 32,
              "description": "register PCR6"
            },
            "PCR7": {
              "offset": "0x11C",
              "size": 32,
              "description": "register PCR7"
            },
            "PCR8": {
              "offset": "0x120",
              "size": 32,
              "description": "register PCR8"
            },
            "PCRE": {
              "offset": "0x138",
              "size": 32,
              "description": "register PCRE"
            },
            "DDR0": {
              "offset": "0x200",
              "size": 32,
              "description": "register DDR0"
            },
            "DDR1": {
              "offset": "0x204",
              "size": 32,
              "description": "register DDR1"
            },
            "DDR2": {
              "offset": "0x208",
              "size": 32,
              "description": "register DDR2"
            },
            "DDR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "register DDR3"
            },
            "DDR4": {
              "offset": "0x210",
              "size": 32,
              "description": "register DDR4"
            },
            "DDR5": {
              "offset": "0x214",
              "size": 32,
              "description": "register DDR5"
            },
            "DDR6": {
              "offset": "0x218",
              "size": 32,
              "description": "register DDR6"
            },
            "DDR7": {
              "offset": "0x21C",
              "size": 32,
              "description": "register DDR7"
            },
            "DDR8": {
              "offset": "0x220",
              "size": 32,
              "description": "register DDR8"
            },
            "DDRE": {
              "offset": "0x238",
              "size": 32,
              "description": "register DDRE"
            },
            "PDIR0": {
              "offset": "0x300",
              "size": 32,
              "description": "register PDIR0"
            },
            "PDIR1": {
              "offset": "0x304",
              "size": 32,
              "description": "register PDIR1"
            },
            "PDIR2": {
              "offset": "0x308",
              "size": 32,
              "description": "register PDIR2"
            },
            "PDIR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "register PDIR3"
            },
            "PDIR4": {
              "offset": "0x310",
              "size": 32,
              "description": "register PDIR4"
            },
            "PDIR5": {
              "offset": "0x314",
              "size": 32,
              "description": "register PDIR5"
            },
            "PDIR6": {
              "offset": "0x318",
              "size": 32,
              "description": "register PDIR6"
            },
            "PDIR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "register PDIR7"
            },
            "PDIR8": {
              "offset": "0x320",
              "size": 32,
              "description": "register PDIR8"
            },
            "PDIRE": {
              "offset": "0x338",
              "size": 32,
              "description": "register PDIRE"
            },
            "PDOR0": {
              "offset": "0x400",
              "size": 32,
              "description": "register PDOR0"
            },
            "PDOR1": {
              "offset": "0x404",
              "size": 32,
              "description": "register PDOR1"
            },
            "PDOR2": {
              "offset": "0x408",
              "size": 32,
              "description": "register PDOR2"
            },
            "PDOR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "register PDOR3"
            },
            "PDOR4": {
              "offset": "0x410",
              "size": 32,
              "description": "register PDOR4"
            },
            "PDOR5": {
              "offset": "0x414",
              "size": 32,
              "description": "register PDOR5"
            },
            "PDOR6": {
              "offset": "0x418",
              "size": 32,
              "description": "register PDOR6"
            },
            "PDOR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "register PDOR7"
            },
            "PDOR8": {
              "offset": "0x420",
              "size": 32,
              "description": "register PDOR8"
            },
            "PDORE": {
              "offset": "0x438",
              "size": 32,
              "description": "register PDORE"
            },
            "ADE": {
              "offset": "0x500",
              "size": 32,
              "description": "register ADE"
            },
            "SPSR": {
              "offset": "0x580",
              "size": 32,
              "description": "register SPSR"
            },
            "EPFR00": {
              "offset": "0x600",
              "size": 32,
              "description": "register EPFR00"
            },
            "EPFR01": {
              "offset": "0x604",
              "size": 32,
              "description": "register EPFR01"
            },
            "EPFR02": {
              "offset": "0x608",
              "size": 32,
              "description": "register EPFR02"
            },
            "EPFR03": {
              "offset": "0x60C",
              "size": 32,
              "description": "register EPFR03"
            },
            "EPFR04": {
              "offset": "0x610",
              "size": 32,
              "description": "register EPFR04"
            },
            "EPFR05": {
              "offset": "0x614",
              "size": 32,
              "description": "register EPFR05"
            },
            "EPFR06": {
              "offset": "0x618",
              "size": 32,
              "description": "register EPFR06"
            },
            "EPFR07": {
              "offset": "0x61C",
              "size": 32,
              "description": "register EPFR07"
            },
            "EPFR08": {
              "offset": "0x620",
              "size": 32,
              "description": "register EPFR08"
            },
            "EPFR09": {
              "offset": "0x624",
              "size": 32,
              "description": "register EPFR09"
            },
            "EPFR10": {
              "offset": "0x628",
              "size": 32,
              "description": "register EPFR10"
            },
            "EPFR11": {
              "offset": "0x62C",
              "size": 32,
              "description": "register EPFR11"
            },
            "EPFR12": {
              "offset": "0x630",
              "size": 32,
              "description": "register EPFR12"
            },
            "EPFR13": {
              "offset": "0x634",
              "size": 32,
              "description": "register EPFR13"
            },
            "EPFR14": {
              "offset": "0x638",
              "size": 32,
              "description": "register EPFR14"
            },
            "EPFR15": {
              "offset": "0x63C",
              "size": 32,
              "description": "register EPFR15"
            },
            "EPFR16": {
              "offset": "0x640",
              "size": 32,
              "description": "register EPFR16"
            },
            "EPFR17": {
              "offset": "0x644",
              "size": 32,
              "description": "register EPFR17"
            },
            "EPFR18": {
              "offset": "0x648",
              "size": 32,
              "description": "register EPFR18"
            },
            "EPFR19": {
              "offset": "0x64C",
              "size": 32,
              "description": "register EPFR19"
            },
            "EPFR20": {
              "offset": "0x650",
              "size": 32,
              "description": "register EPFR20"
            },
            "PZR0": {
              "offset": "0x700",
              "size": 32,
              "description": "register PZR0"
            },
            "PZR1": {
              "offset": "0x704",
              "size": 32,
              "description": "register PZR1"
            },
            "PZR2": {
              "offset": "0x708",
              "size": 32,
              "description": "register PZR2"
            },
            "PZR3": {
              "offset": "0x70C",
              "size": 32,
              "description": "register PZR3"
            },
            "PZR4": {
              "offset": "0x710",
              "size": 32,
              "description": "register PZR4"
            },
            "PZR5": {
              "offset": "0x714",
              "size": 32,
              "description": "register PZR5"
            },
            "PZR6": {
              "offset": "0x718",
              "size": 32,
              "description": "register PZR6"
            },
            "PZR7": {
              "offset": "0x71C",
              "size": 32,
              "description": "register PZR7"
            },
            "PZR8": {
              "offset": "0x720",
              "size": 32,
              "description": "register PZR8"
            },
            "PZRE": {
              "offset": "0x738",
              "size": 32,
              "description": "register PZRE"
            }
          },
          "bits": {
            "PFR0": {
              "P0E": {
                "bit": 14,
                "description": "bitfield P0E"
              },
              "P0D": {
                "bit": 13,
                "description": "bitfield P0D"
              },
              "P0C": {
                "bit": 12,
                "description": "bitfield P0C"
              },
              "P0B": {
                "bit": 11,
                "description": "bitfield P0B"
              },
              "P0A": {
                "bit": 10,
                "description": "bitfield P0A"
              },
              "P09": {
                "bit": 9,
                "description": "bitfield P09"
              },
              "P08": {
                "bit": 8,
                "description": "bitfield P08"
              },
              "P07": {
                "bit": 7,
                "description": "bitfield P07"
              },
              "P06": {
                "bit": 6,
                "description": "bitfield P06"
              },
              "P05": {
                "bit": 5,
                "description": "bitfield P05"
              },
              "P04": {
                "bit": 4,
                "description": "bitfield P04"
              },
              "P03": {
                "bit": 3,
                "description": "bitfield P03"
              },
              "P02": {
                "bit": 2,
                "description": "bitfield P02"
              },
              "P01": {
                "bit": 1,
                "description": "bitfield P01"
              },
              "P00": {
                "bit": 0,
                "description": "bitfield P00"
              }
            },
            "PFR1": {
              "P1F": {
                "bit": 15,
                "description": "bitfield P1F"
              },
              "P1E": {
                "bit": 14,
                "description": "bitfield P1E"
              },
              "P1D": {
                "bit": 13,
                "description": "bitfield P1D"
              },
              "P1C": {
                "bit": 12,
                "description": "bitfield P1C"
              },
              "P1B": {
                "bit": 11,
                "description": "bitfield P1B"
              },
              "P1A": {
                "bit": 10,
                "description": "bitfield P1A"
              },
              "P19": {
                "bit": 9,
                "description": "bitfield P19"
              },
              "P18": {
                "bit": 8,
                "description": "bitfield P18"
              },
              "P17": {
                "bit": 7,
                "description": "bitfield P17"
              },
              "P16": {
                "bit": 6,
                "description": "bitfield P16"
              },
              "P15": {
                "bit": 5,
                "description": "bitfield P15"
              },
              "P14": {
                "bit": 4,
                "description": "bitfield P14"
              },
              "P13": {
                "bit": 3,
                "description": "bitfield P13"
              },
              "P12": {
                "bit": 2,
                "description": "bitfield P12"
              },
              "P11": {
                "bit": 1,
                "description": "bitfield P11"
              },
              "P10": {
                "bit": 0,
                "description": "bitfield P10"
              }
            },
            "PFR2": {
              "P27": {
                "bit": 7,
                "description": "bitfield P27"
              },
              "P26": {
                "bit": 6,
                "description": "bitfield P26"
              },
              "P25": {
                "bit": 5,
                "description": "bitfield P25"
              },
              "P24": {
                "bit": 4,
                "description": "bitfield P24"
              },
              "P23": {
                "bit": 3,
                "description": "bitfield P23"
              },
              "P22": {
                "bit": 2,
                "description": "bitfield P22"
              },
              "P21": {
                "bit": 1,
                "description": "bitfield P21"
              },
              "P20": {
                "bit": 0,
                "description": "bitfield P20"
              }
            },
            "PFR3": {
              "P3F": {
                "bit": 15,
                "description": "bitfield P3F"
              },
              "P3E": {
                "bit": 14,
                "description": "bitfield P3E"
              },
              "P3D": {
                "bit": 13,
                "description": "bitfield P3D"
              },
              "P3C": {
                "bit": 12,
                "description": "bitfield P3C"
              },
              "P3B": {
                "bit": 11,
                "description": "bitfield P3B"
              },
              "P3A": {
                "bit": 10,
                "description": "bitfield P3A"
              },
              "P39": {
                "bit": 9,
                "description": "bitfield P39"
              },
              "P38": {
                "bit": 8,
                "description": "bitfield P38"
              },
              "P37": {
                "bit": 7,
                "description": "bitfield P37"
              },
              "P36": {
                "bit": 6,
                "description": "bitfield P36"
              },
              "P35": {
                "bit": 5,
                "description": "bitfield P35"
              },
              "P34": {
                "bit": 4,
                "description": "bitfield P34"
              },
              "P33": {
                "bit": 3,
                "description": "bitfield P33"
              },
              "P32": {
                "bit": 2,
                "description": "bitfield P32"
              },
              "P31": {
                "bit": 1,
                "description": "bitfield P31"
              },
              "P30": {
                "bit": 0,
                "description": "bitfield P30"
              }
            },
            "PFR4": {
              "P4E": {
                "bit": 14,
                "description": "bitfield P4E"
              },
              "P4D": {
                "bit": 13,
                "description": "bitfield P4D"
              },
              "P4C": {
                "bit": 12,
                "description": "bitfield P4C"
              },
              "P4B": {
                "bit": 11,
                "description": "bitfield P4B"
              },
              "P4A": {
                "bit": 10,
                "description": "bitfield P4A"
              },
              "P49": {
                "bit": 9,
                "description": "bitfield P49"
              },
              "P48": {
                "bit": 8,
                "description": "bitfield P48"
              },
              "P47": {
                "bit": 7,
                "description": "bitfield P47"
              },
              "P46": {
                "bit": 6,
                "description": "bitfield P46"
              },
              "P45": {
                "bit": 5,
                "description": "bitfield P45"
              },
              "P44": {
                "bit": 4,
                "description": "bitfield P44"
              },
              "P43": {
                "bit": 3,
                "description": "bitfield P43"
              },
              "P42": {
                "bit": 2,
                "description": "bitfield P42"
              },
              "P41": {
                "bit": 1,
                "description": "bitfield P41"
              },
              "P40": {
                "bit": 0,
                "description": "bitfield P40"
              }
            },
            "PFR5": {
              "P5B": {
                "bit": 11,
                "description": "bitfield P5B"
              },
              "P5A": {
                "bit": 10,
                "description": "bitfield P5A"
              },
              "P59": {
                "bit": 9,
                "description": "bitfield P59"
              },
              "P58": {
                "bit": 8,
                "description": "bitfield P58"
              },
              "P57": {
                "bit": 7,
                "description": "bitfield P57"
              },
              "P56": {
                "bit": 6,
                "description": "bitfield P56"
              },
              "P55": {
                "bit": 5,
                "description": "bitfield P55"
              },
              "P54": {
                "bit": 4,
                "description": "bitfield P54"
              },
              "P53": {
                "bit": 3,
                "description": "bitfield P53"
              },
              "P52": {
                "bit": 2,
                "description": "bitfield P52"
              },
              "P51": {
                "bit": 1,
                "description": "bitfield P51"
              },
              "P50": {
                "bit": 0,
                "description": "bitfield P50"
              }
            },
            "PFR6": {
              "P68": {
                "bit": 8,
                "description": "bitfield P68"
              },
              "P67": {
                "bit": 7,
                "description": "bitfield P67"
              },
              "P66": {
                "bit": 6,
                "description": "bitfield P66"
              },
              "P65": {
                "bit": 5,
                "description": "bitfield P65"
              },
              "P64": {
                "bit": 4,
                "description": "bitfield P64"
              },
              "P63": {
                "bit": 3,
                "description": "bitfield P63"
              },
              "P62": {
                "bit": 2,
                "description": "bitfield P62"
              },
              "P61": {
                "bit": 1,
                "description": "bitfield P61"
              },
              "P60": {
                "bit": 0,
                "description": "bitfield P60"
              }
            },
            "PFR7": {
              "P74": {
                "bit": 4,
                "description": "bitfield P74"
              },
              "P73": {
                "bit": 3,
                "description": "bitfield P73"
              },
              "P72": {
                "bit": 2,
                "description": "bitfield P72"
              },
              "P71": {
                "bit": 1,
                "description": "bitfield P71"
              },
              "P70": {
                "bit": 0,
                "description": "bitfield P70"
              }
            },
            "PFR8": {
              "P81": {
                "bit": 1,
                "description": "bitfield P81"
              },
              "P80": {
                "bit": 0,
                "description": "bitfield P80"
              }
            },
            "PFRE": {
              "PE3": {
                "bit": 3,
                "description": "bitfield PE3"
              },
              "PE2": {
                "bit": 2,
                "description": "bitfield PE2"
              },
              "PE0": {
                "bit": 0,
                "description": "bitfield PE0"
              }
            },
            "DDR0": {
              "P0F": {
                "bit": 15,
                "description": "bitfield P0F"
              },
              "P0E": {
                "bit": 14,
                "description": "bitfield P0E"
              },
              "P0D": {
                "bit": 13,
                "description": "bitfield P0D"
              },
              "P0C": {
                "bit": 12,
                "description": "bitfield P0C"
              },
              "P0B": {
                "bit": 11,
                "description": "bitfield P0B"
              },
              "P0A": {
                "bit": 10,
                "description": "bitfield P0A"
              },
              "P09": {
                "bit": 9,
                "description": "bitfield P09"
              },
              "P08": {
                "bit": 8,
                "description": "bitfield P08"
              },
              "P07": {
                "bit": 7,
                "description": "bitfield P07"
              },
              "P06": {
                "bit": 6,
                "description": "bitfield P06"
              },
              "P05": {
                "bit": 5,
                "description": "bitfield P05"
              },
              "P04": {
                "bit": 4,
                "description": "bitfield P04"
              },
              "P03": {
                "bit": 3,
                "description": "bitfield P03"
              },
              "P02": {
                "bit": 2,
                "description": "bitfield P02"
              },
              "P01": {
                "bit": 1,
                "description": "bitfield P01"
              },
              "P00": {
                "bit": 0,
                "description": "bitfield P00"
              }
            },
            "ADE": {
              "AN31": {
                "bit": 31,
                "description": "bitfield AN31"
              },
              "AN30": {
                "bit": 30,
                "description": "bitfield AN30"
              },
              "AN29": {
                "bit": 29,
                "description": "bitfield AN29"
              },
              "AN28": {
                "bit": 28,
                "description": "bitfield AN28"
              },
              "AN27": {
                "bit": 27,
                "description": "bitfield AN27"
              },
              "AN26": {
                "bit": 26,
                "description": "bitfield AN26"
              },
              "AN25": {
                "bit": 25,
                "description": "bitfield AN25"
              },
              "AN24": {
                "bit": 24,
                "description": "bitfield AN24"
              },
              "AN23": {
                "bit": 23,
                "description": "bitfield AN23"
              },
              "AN22": {
                "bit": 22,
                "description": "bitfield AN22"
              },
              "AN21": {
                "bit": 21,
                "description": "bitfield AN21"
              },
              "AN20": {
                "bit": 20,
                "description": "bitfield AN20"
              },
              "AN19": {
                "bit": 19,
                "description": "bitfield AN19"
              },
              "AN18": {
                "bit": 18,
                "description": "bitfield AN18"
              },
              "AN17": {
                "bit": 17,
                "description": "bitfield AN17"
              },
              "AN16": {
                "bit": 16,
                "description": "bitfield AN16"
              },
              "AN15": {
                "bit": 15,
                "description": "bitfield AN15"
              },
              "AN14": {
                "bit": 14,
                "description": "bitfield AN14"
              },
              "AN13": {
                "bit": 13,
                "description": "bitfield AN13"
              },
              "AN12": {
                "bit": 12,
                "description": "bitfield AN12"
              },
              "AN11": {
                "bit": 11,
                "description": "bitfield AN11"
              },
              "AN10": {
                "bit": 10,
                "description": "bitfield AN10"
              },
              "AN09": {
                "bit": 9,
                "description": "bitfield AN09"
              },
              "AN08": {
                "bit": 8,
                "description": "bitfield AN08"
              },
              "AN07": {
                "bit": 7,
                "description": "bitfield AN07"
              },
              "AN06": {
                "bit": 6,
                "description": "bitfield AN06"
              },
              "AN05": {
                "bit": 5,
                "description": "bitfield AN05"
              },
              "AN04": {
                "bit": 4,
                "description": "bitfield AN04"
              },
              "AN03": {
                "bit": 3,
                "description": "bitfield AN03"
              },
              "AN02": {
                "bit": 2,
                "description": "bitfield AN02"
              },
              "AN01": {
                "bit": 1,
                "description": "bitfield AN01"
              },
              "AN00": {
                "bit": 0,
                "description": "bitfield AN00"
              }
            },
            "SPSR": {
              "USB1C": {
                "bit": 5,
                "description": "bitfield USB1C"
              },
              "USB0C": {
                "bit": 4,
                "description": "bitfield USB0C"
              },
              "MAINXC": {
                "bit": 2,
                "description": "bitfield MAINXC",
                "width": 2
              }
            },
            "EPFR00": {
              "TRC1E": {
                "bit": 25,
                "description": "bitfield TRC1E"
              },
              "TRC0E": {
                "bit": 24,
                "description": "bitfield TRC0E"
              },
              "JTAGEN1S": {
                "bit": 17,
                "description": "bitfield JTAGEN1S"
              },
              "JTAGEN0B": {
                "bit": 16,
                "description": "bitfield JTAGEN0B"
              },
              "USBP1E": {
                "bit": 13,
                "description": "bitfield USBP1E"
              },
              "USBP0E": {
                "bit": 9,
                "description": "bitfield USBP0E"
              },
              "SUBOUTE": {
                "bit": 6,
                "description": "bitfield SUBOUTE",
                "width": 2
              },
              "RTCCOE": {
                "bit": 4,
                "description": "bitfield RTCCOE",
                "width": 2
              },
              "CROUTE": {
                "bit": 1,
                "description": "bitfield CROUTE",
                "width": 2
              },
              "NMIS": {
                "bit": 0,
                "description": "bitfield NMIS"
              }
            },
            "EPFR01": {
              "IC03S": {
                "bit": 29,
                "description": "bitfield IC03S",
                "width": 3
              },
              "IC02S": {
                "bit": 26,
                "description": "bitfield IC02S",
                "width": 3
              },
              "IC01S": {
                "bit": 23,
                "description": "bitfield IC01S",
                "width": 3
              },
              "IC00S": {
                "bit": 20,
                "description": "bitfield IC00S",
                "width": 3
              },
              "FRCK0S": {
                "bit": 18,
                "description": "bitfield FRCK0S",
                "width": 2
              },
              "DTTI0S": {
                "bit": 16,
                "description": "bitfield DTTI0S",
                "width": 2
              },
              "DTTI0C": {
                "bit": 12,
                "description": "bitfield DTTI0C"
              },
              "RTO05E": {
                "bit": 10,
                "description": "bitfield RTO05E",
                "width": 2
              },
              "RTO04E": {
                "bit": 8,
                "description": "bitfield RTO04E",
                "width": 2
              },
              "RTO03E": {
                "bit": 6,
                "description": "bitfield RTO03E",
                "width": 2
              },
              "RTO02E": {
                "bit": 4,
                "description": "bitfield RTO02E",
                "width": 2
              },
              "RTO01E": {
                "bit": 2,
                "description": "bitfield RTO01E",
                "width": 2
              },
              "RTO00E": {
                "bit": 0,
                "description": "bitfield RTO00E",
                "width": 2
              }
            },
            "EPFR02": {
              "IC13S": {
                "bit": 29,
                "description": "bitfield IC13S",
                "width": 3
              },
              "IC12S": {
                "bit": 26,
                "description": "bitfield IC12S",
                "width": 3
              },
              "IC11S": {
                "bit": 23,
                "description": "bitfield IC11S",
                "width": 3
              },
              "IC10S": {
                "bit": 20,
                "description": "bitfield IC10S",
                "width": 3
              },
              "FRCK1S": {
                "bit": 18,
                "description": "bitfield FRCK1S",
                "width": 2
              },
              "DTTI1S": {
                "bit": 16,
                "description": "bitfield DTTI1S",
                "width": 2
              },
              "DTTI1C": {
                "bit": 12,
                "description": "bitfield DTTI1C"
              },
              "RTO15E": {
                "bit": 10,
                "description": "bitfield RTO15E",
                "width": 2
              },
              "RTO14E": {
                "bit": 8,
                "description": "bitfield RTO14E",
                "width": 2
              },
              "RTO13E": {
                "bit": 6,
                "description": "bitfield RTO13E",
                "width": 2
              },
              "RTO12E": {
                "bit": 4,
                "description": "bitfield RTO12E",
                "width": 2
              },
              "RTO11E": {
                "bit": 2,
                "description": "bitfield RTO11E",
                "width": 2
              },
              "RTO10E": {
                "bit": 0,
                "description": "bitfield RTO10E",
                "width": 2
              }
            },
            "EPFR03": {
              "IC23S": {
                "bit": 29,
                "description": "bitfield IC23S",
                "width": 3
              },
              "IC22S": {
                "bit": 26,
                "description": "bitfield IC22S",
                "width": 3
              },
              "IC21S": {
                "bit": 23,
                "description": "bitfield IC21S",
                "width": 3
              },
              "IC20S": {
                "bit": 20,
                "description": "bitfield IC20S",
                "width": 3
              },
              "FRCK2S": {
                "bit": 18,
                "description": "bitfield FRCK2S",
                "width": 2
              },
              "DTTI2S": {
                "bit": 16,
                "description": "bitfield DTTI2S",
                "width": 2
              },
              "DTTI2C": {
                "bit": 12,
                "description": "bitfield DTTI2C"
              },
              "RTO25E": {
                "bit": 10,
                "description": "bitfield RTO25E",
                "width": 2
              },
              "RTO24E": {
                "bit": 8,
                "description": "bitfield RTO24E",
                "width": 2
              },
              "RTO23E": {
                "bit": 6,
                "description": "bitfield RTO23E",
                "width": 2
              },
              "RTO22E": {
                "bit": 4,
                "description": "bitfield RTO22E",
                "width": 2
              },
              "RTO21E": {
                "bit": 2,
                "description": "bitfield RTO21E",
                "width": 2
              },
              "RTO20E": {
                "bit": 0,
                "description": "bitfield RTO20E",
                "width": 2
              }
            },
            "EPFR04": {
              "TIOB3S": {
                "bit": 28,
                "description": "bitfield TIOB3S",
                "width": 2
              },
              "TIOA3E": {
                "bit": 26,
                "description": "bitfield TIOA3E",
                "width": 2
              },
              "TIOA3S": {
                "bit": 24,
                "description": "bitfield TIOA3S",
                "width": 2
              },
              "TIOB2S": {
                "bit": 20,
                "description": "bitfield TIOB2S",
                "width": 2
              },
              "TIOA2E": {
                "bit": 18,
                "description": "bitfield TIOA2E",
                "width": 2
              },
              "TIOB1S": {
                "bit": 12,
                "description": "bitfield TIOB1S",
                "width": 2
              },
              "TIOA1E": {
                "bit": 10,
                "description": "bitfield TIOA1E",
                "width": 2
              },
              "TIOA1S": {
                "bit": 8,
                "description": "bitfield TIOA1S",
                "width": 2
              },
              "TIOB0S": {
                "bit": 4,
                "description": "bitfield TIOB0S",
                "width": 3
              },
              "TIOA0E": {
                "bit": 2,
                "description": "bitfield TIOA0E",
                "width": 2
              }
            },
            "EPFR05": {
              "TIOB7S": {
                "bit": 28,
                "description": "bitfield TIOB7S",
                "width": 2
              },
              "TIOA7E": {
                "bit": 26,
                "description": "bitfield TIOA7E",
                "width": 2
              },
              "TIOA7S": {
                "bit": 24,
                "description": "bitfield TIOA7S",
                "width": 2
              },
              "TIOB6S": {
                "bit": 20,
                "description": "bitfield TIOB6S",
                "width": 2
              },
              "TIOA6E": {
                "bit": 18,
                "description": "bitfield TIOA6E",
                "width": 2
              },
              "TIOB5S": {
                "bit": 12,
                "description": "bitfield TIOB5S",
                "width": 2
              },
              "TIOA5E": {
                "bit": 10,
                "description": "bitfield TIOA5E",
                "width": 2
              },
              "TIOA5S": {
                "bit": 8,
                "description": "bitfield TIOA5S",
                "width": 2
              },
              "TIOB4S": {
                "bit": 4,
                "description": "bitfield TIOB4S",
                "width": 2
              },
              "TIOA4E": {
                "bit": 2,
                "description": "bitfield TIOA4E",
                "width": 2
              }
            },
            "EPFR06": {
              "EINT15S": {
                "bit": 30,
                "description": "bitfield EINT15S",
                "width": 2
              },
              "EINT14S": {
                "bit": 28,
                "description": "bitfield EINT14S",
                "width": 2
              },
              "EINT13S": {
                "bit": 26,
                "description": "bitfield EINT13S",
                "width": 2
              },
              "EINT12S": {
                "bit": 24,
                "description": "bitfield EINT12S",
                "width": 2
              },
              "EINT11S": {
                "bit": 22,
                "description": "bitfield EINT11S",
                "width": 2
              },
              "EINT10S": {
                "bit": 20,
                "description": "bitfield EINT10S",
                "width": 2
              },
              "EINT09S": {
                "bit": 18,
                "description": "bitfield EINT09S",
                "width": 2
              },
              "EINT08S": {
                "bit": 16,
                "description": "bitfield EINT08S",
                "width": 2
              },
              "EINT07S": {
                "bit": 14,
                "description": "bitfield EINT07S",
                "width": 2
              },
              "EINT06S": {
                "bit": 12,
                "description": "bitfield EINT06S",
                "width": 2
              },
              "EINT05S": {
                "bit": 10,
                "description": "bitfield EINT05S",
                "width": 2
              },
              "EINT04S": {
                "bit": 8,
                "description": "bitfield EINT04S",
                "width": 2
              },
              "EINT03S": {
                "bit": 6,
                "description": "bitfield EINT03S",
                "width": 2
              },
              "EINT02S": {
                "bit": 4,
                "description": "bitfield EINT02S",
                "width": 2
              },
              "EINT01S": {
                "bit": 2,
                "description": "bitfield EINT01S",
                "width": 2
              },
              "EINT00S": {
                "bit": 0,
                "description": "bitfield EINT00S",
                "width": 2
              }
            },
            "EPFR07": {
              "SCK3B": {
                "bit": 26,
                "description": "bitfield SCK3B",
                "width": 2
              },
              "SOT3B": {
                "bit": 24,
                "description": "bitfield SOT3B",
                "width": 2
              },
              "SIN3S": {
                "bit": 22,
                "description": "bitfield SIN3S",
                "width": 2
              },
              "SCK2B": {
                "bit": 20,
                "description": "bitfield SCK2B",
                "width": 2
              },
              "SOT2B": {
                "bit": 18,
                "description": "bitfield SOT2B",
                "width": 2
              },
              "SIN2S": {
                "bit": 16,
                "description": "bitfield SIN2S",
                "width": 2
              },
              "SCK1B": {
                "bit": 14,
                "description": "bitfield SCK1B",
                "width": 2
              },
              "SOT1B": {
                "bit": 12,
                "description": "bitfield SOT1B",
                "width": 2
              },
              "SIN1S": {
                "bit": 10,
                "description": "bitfield SIN1S",
                "width": 2
              },
              "SCK0B": {
                "bit": 8,
                "description": "bitfield SCK0B",
                "width": 2
              },
              "SOT0B": {
                "bit": 6,
                "description": "bitfield SOT0B",
                "width": 2
              },
              "SIN0S": {
                "bit": 4,
                "description": "bitfield SIN0S",
                "width": 2
              }
            },
            "EPFR08": {
              "CTS5S": {
                "bit": 30,
                "description": "bitfield CTS5S",
                "width": 2
              },
              "RTS5E": {
                "bit": 28,
                "description": "bitfield RTS5E",
                "width": 2
              },
              "SCK7B": {
                "bit": 26,
                "description": "bitfield SCK7B",
                "width": 2
              },
              "SOT7B": {
                "bit": 24,
                "description": "bitfield SOT7B",
                "width": 2
              },
              "SIN7S": {
                "bit": 22,
                "description": "bitfield SIN7S",
                "width": 2
              },
              "SCK6B": {
                "bit": 20,
                "description": "bitfield SCK6B",
                "width": 2
              },
              "SOT6B": {
                "bit": 18,
                "description": "bitfield SOT6B",
                "width": 2
              },
              "SIN6S": {
                "bit": 16,
                "description": "bitfield SIN6S",
                "width": 2
              },
              "SCK5B": {
                "bit": 14,
                "description": "bitfield SCK5B",
                "width": 2
              },
              "SOT5B": {
                "bit": 12,
                "description": "bitfield SOT5B",
                "width": 2
              },
              "SIN5S": {
                "bit": 10,
                "description": "bitfield SIN5S",
                "width": 2
              },
              "SCK4B": {
                "bit": 8,
                "description": "bitfield SCK4B",
                "width": 2
              },
              "SOT4B": {
                "bit": 6,
                "description": "bitfield SOT4B",
                "width": 2
              },
              "SIN4S": {
                "bit": 4,
                "description": "bitfield SIN4S",
                "width": 2
              },
              "CTS4S": {
                "bit": 2,
                "description": "bitfield CTS4S",
                "width": 2
              },
              "RTS4E": {
                "bit": 0,
                "description": "bitfield RTS4E",
                "width": 2
              }
            },
            "EPFR09": {
              "CTX1E": {
                "bit": 30,
                "description": "bitfield CTX1E",
                "width": 2
              },
              "CRX1S": {
                "bit": 28,
                "description": "bitfield CRX1S",
                "width": 2
              },
              "CTX0E": {
                "bit": 26,
                "description": "bitfield CTX0E",
                "width": 2
              },
              "CRX0S": {
                "bit": 24,
                "description": "bitfield CRX0S",
                "width": 2
              },
              "ADTRG2S": {
                "bit": 20,
                "description": "bitfield ADTRG2S",
                "width": 4
              },
              "ADTRG1S": {
                "bit": 16,
                "description": "bitfield ADTRG1S",
                "width": 4
              },
              "ADTRG0S": {
                "bit": 12,
                "description": "bitfield ADTRG0S",
                "width": 4
              },
              "QZIN1S": {
                "bit": 10,
                "description": "bitfield QZIN1S",
                "width": 2
              },
              "QBIN1S": {
                "bit": 8,
                "description": "bitfield QBIN1S",
                "width": 2
              },
              "QAIN1S": {
                "bit": 6,
                "description": "bitfield QAIN1S",
                "width": 2
              },
              "QZIN0S": {
                "bit": 4,
                "description": "bitfield QZIN0S",
                "width": 2
              },
              "QBIN0S": {
                "bit": 2,
                "description": "bitfield QBIN0S",
                "width": 2
              },
              "QAIN0S": {
                "bit": 0,
                "description": "bitfield QAIN0S",
                "width": 2
              }
            },
            "EPFR10": {
              "UEA24E": {
                "bit": 31,
                "description": "bitfield UEA24E"
              },
              "UEA23E": {
                "bit": 30,
                "description": "bitfield UEA23E"
              },
              "UEA22E": {
                "bit": 29,
                "description": "bitfield UEA22E"
              },
              "UEA21E": {
                "bit": 28,
                "description": "bitfield UEA21E"
              },
              "UEA20E": {
                "bit": 27,
                "description": "bitfield UEA20E"
              },
              "UEA19E": {
                "bit": 26,
                "description": "bitfield UEA19E"
              },
              "UEA18E": {
                "bit": 25,
                "description": "bitfield UEA18E"
              },
              "UEA17E": {
                "bit": 24,
                "description": "bitfield UEA17E"
              },
              "UEA16E": {
                "bit": 23,
                "description": "bitfield UEA16E"
              },
              "UEA15E": {
                "bit": 22,
                "description": "bitfield UEA15E"
              },
              "UEA14E": {
                "bit": 21,
                "description": "bitfield UEA14E"
              },
              "UEA13E": {
                "bit": 20,
                "description": "bitfield UEA13E"
              },
              "UEA12E": {
                "bit": 19,
                "description": "bitfield UEA12E"
              },
              "UEA11E": {
                "bit": 18,
                "description": "bitfield UEA11E"
              },
              "UEA10E": {
                "bit": 17,
                "description": "bitfield UEA10E"
              },
              "UEA09E": {
                "bit": 16,
                "description": "bitfield UEA09E"
              },
              "UEA08E": {
                "bit": 15,
                "description": "bitfield UEA08E"
              },
              "UEAOOE": {
                "bit": 14,
                "description": "bitfield UEAOOE"
              },
              "UECS7E": {
                "bit": 13,
                "description": "bitfield UECS7E"
              },
              "UECS6E": {
                "bit": 12,
                "description": "bitfield UECS6E"
              },
              "UECS5E": {
                "bit": 11,
                "description": "bitfield UECS5E"
              },
              "UECS4E": {
                "bit": 10,
                "description": "bitfield UECS4E"
              },
              "UECS3E": {
                "bit": 9,
                "description": "bitfield UECS3E"
              },
              "UECS2E": {
                "bit": 8,
                "description": "bitfield UECS2E"
              },
              "UECS1E": {
                "bit": 7,
                "description": "bitfield UECS1E"
              },
              "UEFLSE": {
                "bit": 6,
                "description": "bitfield UEFLSE"
              },
              "UEOEXE": {
                "bit": 5,
                "description": "bitfield UEOEXE"
              },
              "UEDQME": {
                "bit": 4,
                "description": "bitfield UEDQME"
              },
              "UEWEXE": {
                "bit": 3,
                "description": "bitfield UEWEXE"
              },
              "UECLKE": {
                "bit": 2,
                "description": "bitfield UECLKE"
              },
              "UEDTHB": {
                "bit": 1,
                "description": "bitfield UEDTHB"
              },
              "UEDEFB": {
                "bit": 0,
                "description": "bitfield UEDEFB"
              }
            },
            "EPFR11": {
              "UERLC": {
                "bit": 25,
                "description": "bitfield UERLC"
              },
              "UED15B": {
                "bit": 24,
                "description": "bitfield UED15B"
              },
              "UED14B": {
                "bit": 23,
                "description": "bitfield UED14B"
              },
              "UED13B": {
                "bit": 22,
                "description": "bitfield UED13B"
              },
              "UED12B": {
                "bit": 21,
                "description": "bitfield UED12B"
              },
              "UED11B": {
                "bit": 20,
                "description": "bitfield UED11B"
              },
              "UED10B": {
                "bit": 19,
                "description": "bitfield UED10B"
              },
              "UED09B": {
                "bit": 18,
                "description": "bitfield UED09B"
              },
              "UED08B": {
                "bit": 17,
                "description": "bitfield UED08B"
              },
              "UED07B": {
                "bit": 16,
                "description": "bitfield UED07B"
              },
              "UED06B": {
                "bit": 15,
                "description": "bitfield UED06B"
              },
              "UED05B": {
                "bit": 14,
                "description": "bitfield UED05B"
              },
              "UED04B": {
                "bit": 13,
                "description": "bitfield UED04B"
              },
              "UED03B": {
                "bit": 12,
                "description": "bitfield UED03B"
              },
              "UED02B": {
                "bit": 11,
                "description": "bitfield UED02B"
              },
              "UED01B": {
                "bit": 10,
                "description": "bitfield UED01B"
              },
              "UED00B": {
                "bit": 9,
                "description": "bitfield UED00B"
              },
              "UEA07E": {
                "bit": 8,
                "description": "bitfield UEA07E"
              },
              "UEA06E": {
                "bit": 7,
                "description": "bitfield UEA06E"
              },
              "UEA05E": {
                "bit": 6,
                "description": "bitfield UEA05E"
              },
              "UEA04E": {
                "bit": 5,
                "description": "bitfield UEA04E"
              },
              "UEA03E": {
                "bit": 4,
                "description": "bitfield UEA03E"
              },
              "UEA02E": {
                "bit": 3,
                "description": "bitfield UEA02E"
              },
              "UEA01E": {
                "bit": 2,
                "description": "bitfield UEA01E"
              },
              "UECS0E": {
                "bit": 1,
                "description": "bitfield UECS0E"
              },
              "UEALEE": {
                "bit": 0,
                "description": "bitfield UEALEE"
              }
            },
            "EPFR12": {
              "TIOB11S": {
                "bit": 28,
                "description": "bitfield TIOB11S",
                "width": 2
              },
              "TIOA11E": {
                "bit": 26,
                "description": "bitfield TIOA11E",
                "width": 2
              },
              "TIOA11S": {
                "bit": 24,
                "description": "bitfield TIOA11S",
                "width": 2
              },
              "TIOB10S": {
                "bit": 20,
                "description": "bitfield TIOB10S",
                "width": 2
              },
              "TIOA10E": {
                "bit": 18,
                "description": "bitfield TIOA10E",
                "width": 2
              },
              "TIOB9S": {
                "bit": 12,
                "description": "bitfield TIOB9S",
                "width": 2
              },
              "TIOA9E": {
                "bit": 10,
                "description": "bitfield TIOA9E",
                "width": 2
              },
              "TIOA9S": {
                "bit": 8,
                "description": "bitfield TIOA9S",
                "width": 2
              },
              "TIOB8S": {
                "bit": 4,
                "description": "bitfield TIOB8S",
                "width": 2
              },
              "TIOA8E": {
                "bit": 2,
                "description": "bitfield TIOA8E",
                "width": 2
              }
            },
            "EPFR13": {
              "TIOB15S": {
                "bit": 28,
                "description": "bitfield TIOB15S",
                "width": 2
              },
              "TIOA15E": {
                "bit": 26,
                "description": "bitfield TIOA15E",
                "width": 2
              },
              "TIOA15S": {
                "bit": 24,
                "description": "bitfield TIOA15S",
                "width": 2
              },
              "TIOB14S": {
                "bit": 20,
                "description": "bitfield TIOB14S",
                "width": 2
              },
              "TIOA14E": {
                "bit": 18,
                "description": "bitfield TIOA14E",
                "width": 2
              },
              "TIOB13S": {
                "bit": 12,
                "description": "bitfield TIOB13S",
                "width": 2
              },
              "TIOA13E": {
                "bit": 10,
                "description": "bitfield TIOA13E",
                "width": 2
              },
              "TIOA13S": {
                "bit": 8,
                "description": "bitfield TIOA13S",
                "width": 2
              },
              "TIOB12S": {
                "bit": 4,
                "description": "bitfield TIOB12S",
                "width": 2
              },
              "TIOA12E": {
                "bit": 2,
                "description": "bitfield TIOA12E",
                "width": 2
              }
            },
            "EPFR14": {
              "E_SPLC": {
                "bit": 28,
                "description": "bitfield E_SPLC",
                "width": 2
              },
              "E_PSE": {
                "bit": 27,
                "description": "bitfield E_PSE"
              },
              "E_CKE": {
                "bit": 26,
                "description": "bitfield E_CKE"
              },
              "E_MD1B": {
                "bit": 25,
                "description": "bitfield E_MD1B"
              },
              "E_MD0B": {
                "bit": 24,
                "description": "bitfield E_MD0B"
              },
              "E_MC1B": {
                "bit": 23,
                "description": "bitfield E_MC1B"
              },
              "E_MC0E": {
                "bit": 22,
                "description": "bitfield E_MC0E"
              },
              "E_TE1E": {
                "bit": 21,
                "description": "bitfield E_TE1E"
              },
              "E_TE0E": {
                "bit": 20,
                "description": "bitfield E_TE0E"
              },
              "E_TD1E": {
                "bit": 19,
                "description": "bitfield E_TD1E"
              },
              "E_TD0E": {
                "bit": 18,
                "description": "bitfield E_TD0E"
              },
              "QZIN2S": {
                "bit": 4,
                "description": "bitfield QZIN2S",
                "width": 2
              },
              "QBIN2S": {
                "bit": 2,
                "description": "bitfield QBIN2S",
                "width": 2
              },
              "QAIN2S": {
                "bit": 0,
                "description": "bitfield QAIN2S",
                "width": 2
              }
            },
            "EPFR15": {
              "EINT31S": {
                "bit": 30,
                "description": "bitfield EINT31S",
                "width": 2
              },
              "EINT30S": {
                "bit": 28,
                "description": "bitfield EINT30S",
                "width": 2
              },
              "EINT29S": {
                "bit": 26,
                "description": "bitfield EINT29S",
                "width": 2
              },
              "EINT28S": {
                "bit": 24,
                "description": "bitfield EINT28S",
                "width": 2
              },
              "EINT27S": {
                "bit": 22,
                "description": "bitfield EINT27S",
                "width": 2
              },
              "EINT26S": {
                "bit": 20,
                "description": "bitfield EINT26S",
                "width": 2
              },
              "EINT25S": {
                "bit": 18,
                "description": "bitfield EINT25S",
                "width": 2
              },
              "EINT24S": {
                "bit": 16,
                "description": "bitfield EINT24S",
                "width": 2
              },
              "EINT23S": {
                "bit": 14,
                "description": "bitfield EINT23S",
                "width": 2
              },
              "EINT22S": {
                "bit": 12,
                "description": "bitfield EINT22S",
                "width": 2
              },
              "EINT21S": {
                "bit": 10,
                "description": "bitfield EINT21S",
                "width": 2
              },
              "EINT20S": {
                "bit": 8,
                "description": "bitfield EINT20S",
                "width": 2
              },
              "EINT19S": {
                "bit": 6,
                "description": "bitfield EINT19S",
                "width": 2
              },
              "EINT18S": {
                "bit": 4,
                "description": "bitfield EINT18S",
                "width": 2
              },
              "EINT17S": {
                "bit": 2,
                "description": "bitfield EINT17S",
                "width": 2
              },
              "EINT16S": {
                "bit": 0,
                "description": "bitfield EINT16S",
                "width": 2
              }
            },
            "EPFR16": {
              "SFMPBC": {
                "bit": 29,
                "description": "bitfield SFMPBC"
              },
              "SFMPAC": {
                "bit": 28,
                "description": "bitfield SFMPAC"
              },
              "SCK11B": {
                "bit": 26,
                "description": "bitfield SCK11B",
                "width": 2
              },
              "SOT11B": {
                "bit": 24,
                "description": "bitfield SOT11B",
                "width": 2
              },
              "SIN11S": {
                "bit": 22,
                "description": "bitfield SIN11S",
                "width": 2
              },
              "SCK10B": {
                "bit": 20,
                "description": "bitfield SCK10B",
                "width": 2
              },
              "SOT10B": {
                "bit": 18,
                "description": "bitfield SOT10B",
                "width": 2
              },
              "SIN10S": {
                "bit": 16,
                "description": "bitfield SIN10S",
                "width": 2
              },
              "SCK9B": {
                "bit": 14,
                "description": "bitfield SCK9B",
                "width": 2
              },
              "SOT9B": {
                "bit": 12,
                "description": "bitfield SOT9B",
                "width": 2
              },
              "SIN9S": {
                "bit": 10,
                "description": "bitfield SIN9S",
                "width": 2
              },
              "SCK8B": {
                "bit": 8,
                "description": "bitfield SCK8B",
                "width": 2
              },
              "SOT8B": {
                "bit": 6,
                "description": "bitfield SOT8B",
                "width": 2
              },
              "SIN8S": {
                "bit": 4,
                "description": "bitfield SIN8S",
                "width": 2
              },
              "SCS7B": {
                "bit": 2,
                "description": "bitfield SCS7B",
                "width": 2
              },
              "SCS6B": {
                "bit": 0,
                "description": "bitfield SCS6B",
                "width": 2
              }
            },
            "EPFR17": {
              "SCK15B": {
                "bit": 26,
                "description": "bitfield SCK15B",
                "width": 2
              },
              "SOT15B": {
                "bit": 24,
                "description": "bitfield SOT15B",
                "width": 2
              },
              "SIN15S": {
                "bit": 22,
                "description": "bitfield SIN15S",
                "width": 2
              },
              "SCK14B": {
                "bit": 20,
                "description": "bitfield SCK14B",
                "width": 2
              },
              "SOT14B": {
                "bit": 18,
                "description": "bitfield SOT14B",
                "width": 2
              },
              "SIN14S": {
                "bit": 16,
                "description": "bitfield SIN14S",
                "width": 2
              },
              "SCK13B": {
                "bit": 14,
                "description": "bitfield SCK13B",
                "width": 2
              },
              "SOT13B": {
                "bit": 12,
                "description": "bitfield SOT13B",
                "width": 2
              },
              "SIN13S": {
                "bit": 10,
                "description": "bitfield SIN13S",
                "width": 2
              },
              "SCK12B": {
                "bit": 8,
                "description": "bitfield SCK12B",
                "width": 2
              },
              "SOT12B": {
                "bit": 6,
                "description": "bitfield SOT12B",
                "width": 2
              },
              "SIN12S": {
                "bit": 4,
                "description": "bitfield SIN12S",
                "width": 2
              }
            },
            "EPFR18": {
              "SDWPS": {
                "bit": 28,
                "description": "bitfield SDWPS",
                "width": 2
              },
              "SDCDS": {
                "bit": 26,
                "description": "bitfield SDCDS",
                "width": 2
              },
              "SDDATA3B": {
                "bit": 24,
                "description": "bitfield SDDATA3B",
                "width": 2
              },
              "SDDATA2B": {
                "bit": 22,
                "description": "bitfield SDDATA2B",
                "width": 2
              },
              "SDDATA1B": {
                "bit": 20,
                "description": "bitfield SDDATA1B",
                "width": 2
              },
              "SDDATA0B": {
                "bit": 18,
                "description": "bitfield SDDATA0B",
                "width": 2
              },
              "SDCMDB": {
                "bit": 16,
                "description": "bitfield SDCMDB",
                "width": 2
              },
              "SDCLKE": {
                "bit": 14,
                "description": "bitfield SDCLKE",
                "width": 2
              },
              "QZIN3S": {
                "bit": 8,
                "description": "bitfield QZIN3S",
                "width": 2
              },
              "QBIN3S": {
                "bit": 6,
                "description": "bitfield QBIN3S",
                "width": 2
              },
              "QAIN3S": {
                "bit": 4,
                "description": "bitfield QAIN3S",
                "width": 2
              }
            },
            "EPFR20": {
              "UED31B": {
                "bit": 24,
                "description": "bitfield UED31B"
              },
              "UED30B": {
                "bit": 23,
                "description": "bitfield UED30B"
              },
              "UED29B": {
                "bit": 22,
                "description": "bitfield UED29B"
              },
              "UED28B": {
                "bit": 21,
                "description": "bitfield UED28B"
              },
              "UED27B": {
                "bit": 20,
                "description": "bitfield UED27B"
              },
              "UED26B": {
                "bit": 19,
                "description": "bitfield UED26B"
              },
              "UED25B": {
                "bit": 18,
                "description": "bitfield UED25B"
              },
              "UED24B": {
                "bit": 17,
                "description": "bitfield UED24B"
              },
              "UED23B": {
                "bit": 16,
                "description": "bitfield UED23B"
              },
              "UED22B": {
                "bit": 15,
                "description": "bitfield UED22B"
              },
              "UED21B": {
                "bit": 14,
                "description": "bitfield UED21B"
              },
              "UED20B": {
                "bit": 13,
                "description": "bitfield UED20B"
              },
              "UED19B": {
                "bit": 12,
                "description": "bitfield UED19B"
              },
              "UED18B": {
                "bit": 11,
                "description": "bitfield UED18B"
              },
              "UED17B": {
                "bit": 10,
                "description": "bitfield UED17B"
              },
              "UED16B": {
                "bit": 9,
                "description": "bitfield UED16B"
              },
              "UEDTHHB": {
                "bit": 8,
                "description": "bitfield UEDTHHB"
              },
              "UEDQM3E": {
                "bit": 7,
                "description": "bitfield UEDQM3E"
              },
              "UEDQM2E": {
                "bit": 6,
                "description": "bitfield UEDQM2E"
              },
              "UECSXE": {
                "bit": 5,
                "description": "bitfield UECSXE"
              },
              "UEDWEXE": {
                "bit": 4,
                "description": "bitfield UEDWEXE"
              },
              "UECASE": {
                "bit": 3,
                "description": "bitfield UECASE"
              },
              "UERASE": {
                "bit": 2,
                "description": "bitfield UERASE"
              },
              "UESMCEE": {
                "bit": 1,
                "description": "bitfield UESMCEE"
              },
              "UESMCKE": {
                "bit": 0,
                "description": "bitfield UESMCKE"
              }
            }
          }
        },
        "LVD": {
          "instances": [
            {
              "name": "LVD",
              "base": "0x40035000",
              "irq": 2
            }
          ],
          "registers": {
            "LVD_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "register LVD_CTL"
            },
            "LVD_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "register LVD_STR"
            },
            "LVD_CLR": {
              "offset": "0x08",
              "size": 8,
              "description": "register LVD_CLR"
            },
            "LVD_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register LVD_RLR"
            },
            "LVD_STR2": {
              "offset": "0x10",
              "size": 8,
              "description": "register LVD_STR2"
            }
          },
          "bits": {
            "LVD_CTL": {
              "LVDIE": {
                "bit": 7,
                "description": "bitfield LVDIE"
              },
              "SVHI": {
                "bit": 2,
                "description": "bitfield SVHI",
                "width": 4
              }
            },
            "LVD_STR": {
              "LVDIR": {
                "bit": 7,
                "description": "bitfield LVDIR"
              }
            },
            "LVD_CLR": {
              "LVDCL": {
                "bit": 7,
                "description": "bitfield LVDCL"
              }
            },
            "LVD_RLR": {
              "LVDLCK": {
                "bit": 0,
                "description": "bitfield LVDLCK",
                "width": 32
              }
            },
            "LVD_STR2": {
              "LVDIRDY": {
                "bit": 7,
                "description": "bitfield LVDIRDY"
              }
            }
          }
        },
        "DS": {
          "instances": [
            {
              "name": "DS",
              "base": "0x40035100"
            }
          ],
          "registers": {
            "RCK_CTL": {
              "offset": "0x04",
              "size": 8,
              "description": "register RCK_CTL"
            },
            "PMD_CTL": {
              "offset": "0x700",
              "size": 8,
              "description": "register PMD_CTL"
            },
            "WRFSR": {
              "offset": "0x704",
              "size": 8,
              "description": "register WRFSR"
            },
            "WIFSR": {
              "offset": "0x708",
              "size": 16,
              "description": "register WIFSR"
            },
            "WIER": {
              "offset": "0x70C",
              "size": 16,
              "description": "register WIER"
            },
            "WILVR": {
              "offset": "0x710",
              "size": 8,
              "description": "register WILVR"
            },
            "DSRAMR": {
              "offset": "0x714",
              "size": 8,
              "description": "register DSRAMR"
            },
            "BUR01": {
              "offset": "0x800",
              "size": 8,
              "description": "register BUR01"
            },
            "BUR02": {
              "offset": "0x801",
              "size": 8,
              "description": "register BUR02"
            },
            "BUR03": {
              "offset": "0x802",
              "size": 8,
              "description": "register BUR03"
            },
            "BUR04": {
              "offset": "0x803",
              "size": 8,
              "description": "register BUR04"
            },
            "BUR05": {
              "offset": "0x804",
              "size": 8,
              "description": "register BUR05"
            },
            "BUR06": {
              "offset": "0x805",
              "size": 8,
              "description": "register BUR06"
            },
            "BUR07": {
              "offset": "0x806",
              "size": 8,
              "description": "register BUR07"
            },
            "BUR08": {
              "offset": "0x807",
              "size": 8,
              "description": "register BUR08"
            },
            "BUR09": {
              "offset": "0x808",
              "size": 8,
              "description": "register BUR09"
            },
            "BUR10": {
              "offset": "0x809",
              "size": 8,
              "description": "register BUR10"
            },
            "BUR11": {
              "offset": "0x80A",
              "size": 8,
              "description": "register BUR11"
            },
            "BUR12": {
              "offset": "0x80B",
              "size": 8,
              "description": "register BUR12"
            },
            "BUR13": {
              "offset": "0x80C",
              "size": 8,
              "description": "register BUR13"
            },
            "BUR14": {
              "offset": "0x80D",
              "size": 8,
              "description": "register BUR14"
            },
            "BUR15": {
              "offset": "0x80E",
              "size": 8,
              "description": "register BUR15"
            },
            "BUR16": {
              "offset": "0x80F",
              "size": 8,
              "description": "register BUR16"
            }
          },
          "bits": {
            "RCK_CTL": {
              "RTCCKE": {
                "bit": 0,
                "description": "bitfield RTCCKE"
              }
            },
            "PMD_CTL": {
              "RTCE": {
                "bit": 0,
                "description": "bitfield RTCE"
              }
            },
            "WRFSR": {
              "WLVDH": {
                "bit": 1,
                "description": "bitfield WLVDH"
              },
              "WINITX": {
                "bit": 0,
                "description": "bitfield WINITX"
              }
            },
            "WIFSR": {
              "WUI5": {
                "bit": 7,
                "description": "bitfield WUI5"
              },
              "WUI4": {
                "bit": 6,
                "description": "bitfield WUI4"
              },
              "WUI3": {
                "bit": 5,
                "description": "bitfield WUI3"
              },
              "WUI2": {
                "bit": 4,
                "description": "bitfield WUI2"
              },
              "WUI1": {
                "bit": 3,
                "description": "bitfield WUI1"
              },
              "WUI0": {
                "bit": 2,
                "description": "bitfield WUI0"
              },
              "WLVDI": {
                "bit": 1,
                "description": "bitfield WLVDI"
              },
              "WRTCI": {
                "bit": 0,
                "description": "bitfield WRTCI"
              }
            },
            "WIER": {
              "WUI5E": {
                "bit": 7,
                "description": "bitfield WUI5E"
              },
              "WUI4E": {
                "bit": 6,
                "description": "bitfield WUI4E"
              },
              "WUI3E": {
                "bit": 5,
                "description": "bitfield WUI3E"
              },
              "WUI2E": {
                "bit": 4,
                "description": "bitfield WUI2E"
              },
              "WUI1E": {
                "bit": 3,
                "description": "bitfield WUI1E"
              },
              "WLVDE": {
                "bit": 1,
                "description": "bitfield WLVDE"
              },
              "WRTCE": {
                "bit": 0,
                "description": "bitfield WRTCE"
              }
            },
            "WILVR": {
              "WUI5LV": {
                "bit": 4,
                "description": "bitfield WUI5LV"
              },
              "WUI4LV": {
                "bit": 3,
                "description": "bitfield WUI4LV"
              },
              "WUI3LV": {
                "bit": 2,
                "description": "bitfield WUI3LV"
              },
              "WUI2LV": {
                "bit": 1,
                "description": "bitfield WUI2LV"
              },
              "WUI1LV": {
                "bit": 0,
                "description": "bitfield WUI1LV"
              }
            },
            "DSRAMR": {
              "SRAMR": {
                "bit": 0,
                "description": "bitfield SRAMR",
                "width": 2
              }
            }
          }
        },
        "MFS0": {
          "instances": [
            {
              "name": "MFS0",
              "base": "0x40038000",
              "irq": 60
            }
          ],
          "registers": {
            "UART_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register UART_SCR"
            },
            "UART_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "register UART_SMR"
            },
            "UART_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "register UART_SSR"
            },
            "UART_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "register UART_ESCR"
            },
            "UART_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register UART_RDR"
            },
            "UART_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register UART_TDR"
            },
            "UART_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register UART_BGR"
            },
            "UART_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "register UART_FCR1"
            },
            "UART_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "register UART_FCR0"
            },
            "UART_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "register UART_FBYTE1"
            },
            "UART_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "register UART_FBYTE2"
            },
            "CSIO_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register CSIO_SCR"
            },
            "CSIO_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "register CSIO_SMR"
            },
            "CSIO_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "register CSIO_SSR"
            },
            "CSIO_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "register CSIO_ESCR"
            },
            "CSIO_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register CSIO_RDR"
            },
            "CSIO_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register CSIO_TDR"
            },
            "CSIO_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register CSIO_BGR"
            },
            "CSIO_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "register CSIO_FCR1"
            },
            "CSIO_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "register CSIO_FCR0"
            },
            "CSIO_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "register CSIO_FBYTE1"
            },
            "CSIO_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "register CSIO_FBYTE2"
            },
            "CSIO_SCSTR0": {
              "offset": "0x1C",
              "size": 8,
              "description": "register CSIO_SCSTR0"
            },
            "CSIO_SCSTR1": {
              "offset": "0x1D",
              "size": 8,
              "description": "register CSIO_SCSTR1"
            },
            "CSIO_SCSTR2": {
              "offset": "0x20",
              "size": 16,
              "description": "register CSIO_SCSTR2"
            },
            "CSIO_SCSTR3": {
              "offset": "0x21",
              "size": 8,
              "description": "register CSIO_SCSTR3"
            },
            "CSIO_SACSR": {
              "offset": "0x24",
              "size": 16,
              "description": "register CSIO_SACSR"
            },
            "CSIO_STMR": {
              "offset": "0x28",
              "size": 16,
              "description": "register CSIO_STMR"
            },
            "CSIO_STMCR": {
              "offset": "0x2C",
              "size": 16,
              "description": "register CSIO_STMCR"
            },
            "CSIO_SCSCR": {
              "offset": "0x30",
              "size": 16,
              "description": "register CSIO_SCSCR"
            },
            "CSIO_TBYTE0": {
              "offset": "0x3C",
              "size": 8,
              "description": "register CSIO_TBYTE0"
            },
            "CSIO_TBYTE1": {
              "offset": "0x3D",
              "size": 8,
              "description": "register CSIO_TBYTE1"
            },
            "CSIO_TBYTE2": {
              "offset": "0x40",
              "size": 8,
              "description": "register CSIO_TBYTE2"
            },
            "CSIO_TBYTE3": {
              "offset": "0x41",
              "size": 8,
              "description": "register CSIO_TBYTE3"
            },
            "LIN_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register LIN_SCR"
            },
            "LIN_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "register LIN_SMR"
            },
            "LIN_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "register LIN_SSR"
            },
            "LIN_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "register LIN_ESCR"
            },
            "LIN_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register LIN_RDR"
            },
            "LIN_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register LIN_TDR"
            },
            "LIN_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register LIN_BGR"
            },
            "LIN_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "register LIN_FCR1"
            },
            "LIN_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "register LIN_FCR0"
            },
            "LIN_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "register LIN_FBYTE1"
            },
            "LIN_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "register LIN_FBYTE2"
            },
            "I2C_IBCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register I2C_IBCR"
            },
            "I2C_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "register I2C_SMR"
            },
            "I2C_IBSR": {
              "offset": "0x04",
              "size": 8,
              "description": "register I2C_IBSR"
            },
            "I2C_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "register I2C_SSR"
            },
            "I2C_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register I2C_RDR"
            },
            "I2C_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register I2C_TDR"
            },
            "I2C_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register I2C_BGR"
            },
            "I2C_ISMK": {
              "offset": "0x11",
              "size": 8,
              "description": "register I2C_ISMK"
            },
            "I2C_ISBA": {
              "offset": "0x10",
              "size": 8,
              "description": "register I2C_ISBA"
            },
            "I2C_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "register I2C_FCR1"
            },
            "I2C_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "register I2C_FCR0"
            },
            "I2C_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "register I2C_FBYTE1"
            },
            "I2C_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "register I2C_FBYTE2"
            },
            "I2C_NFCR": {
              "offset": "0x1C",
              "size": 8,
              "description": "register I2C_NFCR"
            },
            "I2C_EIBCR": {
              "offset": "0x1D",
              "size": 8,
              "description": "register I2C_EIBCR"
            }
          },
          "bits": {
            "UART_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "bitfield UPCL"
              },
              "RIE": {
                "bit": 4,
                "description": "bitfield RIE"
              },
              "TIE": {
                "bit": 3,
                "description": "bitfield TIE"
              },
              "TBIE": {
                "bit": 2,
                "description": "bitfield TBIE"
              },
              "RXE": {
                "bit": 1,
                "description": "bitfield RXE"
              },
              "TXE": {
                "bit": 0,
                "description": "bitfield TXE"
              }
            },
            "UART_SMR": {
              "MD": {
                "bit": 5,
                "description": "bitfield MD",
                "width": 3
              },
              "SBL": {
                "bit": 3,
                "description": "bitfield SBL"
              },
              "BDS": {
                "bit": 2,
                "description": "bitfield BDS"
              },
              "SOE": {
                "bit": 0,
                "description": "bitfield SOE"
              }
            },
            "UART_SSR": {
              "REC": {
                "bit": 7,
                "description": "bitfield REC"
              },
              "PE": {
                "bit": 5,
                "description": "bitfield PE"
              },
              "FRE": {
                "bit": 4,
                "description": "bitfield FRE"
              },
              "ORE": {
                "bit": 3,
                "description": "bitfield ORE"
              },
              "RDRF": {
                "bit": 2,
                "description": "bitfield RDRF"
              },
              "TDRE": {
                "bit": 1,
                "description": "bitfield TDRE"
              },
              "TBI": {
                "bit": 0,
                "description": "bitfield TBI"
              }
            },
            "UART_ESCR": {
              "FLWEN": {
                "bit": 7,
                "description": "bitfield FLWEN"
              },
              "ESBL": {
                "bit": 6,
                "description": "bitfield ESBL"
              },
              "INV": {
                "bit": 5,
                "description": "bitfield INV"
              },
              "PEN": {
                "bit": 4,
                "description": "bitfield PEN"
              },
              "P": {
                "bit": 3,
                "description": "bitfield P"
              },
              "L": {
                "bit": 0,
                "description": "bitfield L",
                "width": 3
              }
            },
            "UART_RDR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 9
              }
            },
            "UART_TDR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 9
              }
            },
            "UART_BGR": {
              "EXT": {
                "bit": 15,
                "description": "bitfield EXT"
              },
              "BGR1": {
                "bit": 8,
                "description": "bitfield BGR1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "bitfield BGR0",
                "width": 8
              }
            },
            "UART_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "bitfield FLSTE"
              },
              "FRIIE": {
                "bit": 3,
                "description": "bitfield FRIIE"
              },
              "FDRQ": {
                "bit": 2,
                "description": "bitfield FDRQ"
              },
              "FTIE": {
                "bit": 1,
                "description": "bitfield FTIE"
              },
              "FSEL": {
                "bit": 0,
                "description": "bitfield FSEL"
              }
            },
            "UART_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "bitfield FLST"
              },
              "FLD": {
                "bit": 5,
                "description": "bitfield FLD"
              },
              "FSET": {
                "bit": 4,
                "description": "bitfield FSET"
              },
              "FCL2": {
                "bit": 3,
                "description": "bitfield FCL2"
              },
              "FCL1": {
                "bit": 2,
                "description": "bitfield FCL1"
              },
              "FE2": {
                "bit": 1,
                "description": "bitfield FE2"
              },
              "FE1": {
                "bit": 0,
                "description": "bitfield FE1"
              }
            },
            "CSIO_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "bitfield UPCL"
              },
              "MS": {
                "bit": 6,
                "description": "bitfield MS"
              },
              "SPI": {
                "bit": 5,
                "description": "bitfield SPI"
              },
              "RIE": {
                "bit": 4,
                "description": "bitfield RIE"
              },
              "TIE": {
                "bit": 3,
                "description": "bitfield TIE"
              },
              "TBIE": {
                "bit": 2,
                "description": "bitfield TBIE"
              },
              "RXE": {
                "bit": 1,
                "description": "bitfield RXE"
              },
              "TXE": {
                "bit": 0,
                "description": "bitfield TXE"
              }
            },
            "CSIO_SMR": {
              "MD": {
                "bit": 5,
                "description": "bitfield MD",
                "width": 3
              },
              "SCINV": {
                "bit": 3,
                "description": "bitfield SCINV"
              },
              "BDS": {
                "bit": 2,
                "description": "bitfield BDS"
              },
              "SCKE": {
                "bit": 1,
                "description": "bitfield SCKE"
              },
              "SOE": {
                "bit": 0,
                "description": "bitfield SOE"
              }
            },
            "CSIO_SSR": {
              "REC": {
                "bit": 7,
                "description": "bitfield REC"
              },
              "AWC": {
                "bit": 4,
                "description": "bitfield AWC"
              },
              "ORE": {
                "bit": 3,
                "description": "bitfield ORE"
              },
              "RDRF": {
                "bit": 2,
                "description": "bitfield RDRF"
              },
              "TDRE": {
                "bit": 1,
                "description": "bitfield TDRE"
              },
              "TBI": {
                "bit": 0,
                "description": "bitfield TBI"
              }
            },
            "CSIO_ESCR": {
              "SOP": {
                "bit": 7,
                "description": "bitfield SOP"
              },
              "L3": {
                "bit": 6,
                "description": "bitfield L3"
              },
              "WT": {
                "bit": 3,
                "description": "bitfield WT",
                "width": 2
              },
              "L": {
                "bit": 0,
                "description": "bitfield L",
                "width": 3
              }
            },
            "CSIO_RDR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 16
              }
            },
            "CSIO_TDR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 16
              }
            },
            "CSIO_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "bitfield BGR1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "bitfield BGR0",
                "width": 8
              }
            },
            "CSIO_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "bitfield FLSTE"
              },
              "FRIIE": {
                "bit": 3,
                "description": "bitfield FRIIE"
              },
              "FDRQ": {
                "bit": 2,
                "description": "bitfield FDRQ"
              },
              "FTIE": {
                "bit": 1,
                "description": "bitfield FTIE"
              },
              "FSEL": {
                "bit": 0,
                "description": "bitfield FSEL"
              }
            },
            "CSIO_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "bitfield FLST"
              },
              "FLD": {
                "bit": 5,
                "description": "bitfield FLD"
              },
              "FSET": {
                "bit": 4,
                "description": "bitfield FSET"
              },
              "FCL2": {
                "bit": 3,
                "description": "bitfield FCL2"
              },
              "FCL1": {
                "bit": 2,
                "description": "bitfield FCL1"
              },
              "FE2": {
                "bit": 1,
                "description": "bitfield FE2"
              },
              "FE1": {
                "bit": 0,
                "description": "bitfield FE1"
              }
            },
            "CSIO_SCSTR0": {
              "CSHD": {
                "bit": 0,
                "description": "bitfield CSHD",
                "width": 8
              }
            },
            "CSIO_SCSTR1": {
              "CSSU": {
                "bit": 0,
                "description": "bitfield CSSU",
                "width": 8
              }
            },
            "CSIO_SCSTR2": {
              "CSDS": {
                "bit": 0,
                "description": "bitfield CSDS",
                "width": 16
              }
            },
            "CSIO_SACSR": {
              "TBEEN": {
                "bit": 13,
                "description": "bitfield TBEEN"
              },
              "CSEIE": {
                "bit": 12,
                "description": "bitfield CSEIE"
              },
              "CSE": {
                "bit": 11,
                "description": "bitfield CSE"
              },
              "TINT": {
                "bit": 8,
                "description": "bitfield TINT"
              },
              "TINTE": {
                "bit": 7,
                "description": "bitfield TINTE"
              },
              "TSYNE": {
                "bit": 6,
                "description": "bitfield TSYNE"
              },
              "TDIV": {
                "bit": 1,
                "description": "bitfield TDIV",
                "width": 4
              },
              "TMRE": {
                "bit": 0,
                "description": "bitfield TMRE"
              }
            },
            "CSIO_STMR": {
              "TM": {
                "bit": 0,
                "description": "bitfield TM",
                "width": 16
              }
            },
            "CSIO_STMCR": {
              "TC": {
                "bit": 0,
                "description": "bitfield TC",
                "width": 16
              }
            },
            "CSIO_SCSCR": {
              "SCAM": {
                "bit": 9,
                "description": "bitfield SCAM"
              },
              "CDIV": {
                "bit": 6,
                "description": "bitfield CDIV",
                "width": 3
              },
              "CSLVL": {
                "bit": 5,
                "description": "bitfield CSLVL"
              },
              "CSEN0": {
                "bit": 1,
                "description": "bitfield CSEN0"
              },
              "CSOE": {
                "bit": 0,
                "description": "bitfield CSOE"
              }
            },
            "LIN_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "bitfield UPCL"
              },
              "MS": {
                "bit": 6,
                "description": "bitfield MS"
              },
              "LBR": {
                "bit": 5,
                "description": "bitfield LBR"
              },
              "RIE": {
                "bit": 4,
                "description": "bitfield RIE"
              },
              "TIE": {
                "bit": 3,
                "description": "bitfield TIE"
              },
              "TBIE": {
                "bit": 2,
                "description": "bitfield TBIE"
              },
              "RXE": {
                "bit": 1,
                "description": "bitfield RXE"
              },
              "TXE": {
                "bit": 0,
                "description": "bitfield TXE"
              }
            },
            "LIN_SMR": {
              "MD": {
                "bit": 5,
                "description": "bitfield MD",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "bitfield WUCR"
              },
              "SBL": {
                "bit": 3,
                "description": "bitfield SBL"
              },
              "SOE": {
                "bit": 0,
                "description": "bitfield SOE"
              }
            },
            "LIN_SSR": {
              "REC": {
                "bit": 7,
                "description": "bitfield REC"
              },
              "LBD": {
                "bit": 5,
                "description": "bitfield LBD"
              },
              "FRE": {
                "bit": 4,
                "description": "bitfield FRE"
              },
              "ORE": {
                "bit": 3,
                "description": "bitfield ORE"
              },
              "RDRF": {
                "bit": 2,
                "description": "bitfield RDRF"
              },
              "TDRE": {
                "bit": 1,
                "description": "bitfield TDRE"
              },
              "TBI": {
                "bit": 0,
                "description": "bitfield TBI"
              }
            },
            "LIN_ESCR": {
              "ESBL": {
                "bit": 6,
                "description": "bitfield ESBL"
              },
              "LBIE": {
                "bit": 4,
                "description": "bitfield LBIE"
              },
              "LBL": {
                "bit": 2,
                "description": "bitfield LBL",
                "width": 2
              },
              "DEL": {
                "bit": 0,
                "description": "bitfield DEL",
                "width": 2
              }
            },
            "LIN_RDR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 8
              }
            },
            "LIN_TDR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 8
              }
            },
            "LIN_BGR": {
              "EXT": {
                "bit": 15,
                "description": "bitfield EXT"
              },
              "BGR1": {
                "bit": 8,
                "description": "bitfield BGR1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "bitfield BGR0",
                "width": 8
              }
            },
            "LIN_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "bitfield FLSTE"
              },
              "FRIIE": {
                "bit": 3,
                "description": "bitfield FRIIE"
              },
              "FDRQ": {
                "bit": 2,
                "description": "bitfield FDRQ"
              },
              "FTIE": {
                "bit": 1,
                "description": "bitfield FTIE"
              },
              "FSEL": {
                "bit": 0,
                "description": "bitfield FSEL"
              }
            },
            "LIN_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "bitfield FLST"
              },
              "FLD": {
                "bit": 5,
                "description": "bitfield FLD"
              },
              "FSET": {
                "bit": 4,
                "description": "bitfield FSET"
              },
              "FCL2": {
                "bit": 3,
                "description": "bitfield FCL2"
              },
              "FCL1": {
                "bit": 2,
                "description": "bitfield FCL1"
              },
              "FE2": {
                "bit": 1,
                "description": "bitfield FE2"
              },
              "FE1": {
                "bit": 0,
                "description": "bitfield FE1"
              }
            },
            "I2C_IBCR": {
              "MSS": {
                "bit": 7,
                "description": "bitfield MSS"
              },
              "ACT_SCC": {
                "bit": 6,
                "description": "bitfield ACT_SCC"
              },
              "ACKE": {
                "bit": 5,
                "description": "bitfield ACKE"
              },
              "WSEL": {
                "bit": 4,
                "description": "bitfield WSEL"
              },
              "CNDE": {
                "bit": 3,
                "description": "bitfield CNDE"
              },
              "INTE": {
                "bit": 2,
                "description": "bitfield INTE"
              },
              "BER": {
                "bit": 1,
                "description": "bitfield BER"
              },
              "INT": {
                "bit": 0,
                "description": "bitfield INT"
              }
            },
            "I2C_SMR": {
              "MD": {
                "bit": 5,
                "description": "bitfield MD",
                "width": 3
              },
              "RIE": {
                "bit": 3,
                "description": "bitfield RIE"
              },
              "TIE": {
                "bit": 2,
                "description": "bitfield TIE"
              }
            },
            "I2C_IBSR": {
              "FBT": {
                "bit": 7,
                "description": "bitfield FBT"
              },
              "RACK": {
                "bit": 6,
                "description": "bitfield RACK"
              },
              "RSA": {
                "bit": 5,
                "description": "bitfield RSA"
              },
              "TRX": {
                "bit": 4,
                "description": "bitfield TRX"
              },
              "AL": {
                "bit": 3,
                "description": "bitfield AL"
              },
              "RSC": {
                "bit": 2,
                "description": "bitfield RSC"
              },
              "SPC": {
                "bit": 1,
                "description": "bitfield SPC"
              },
              "BB": {
                "bit": 0,
                "description": "bitfield BB"
              }
            },
            "I2C_SSR": {
              "REC": {
                "bit": 7,
                "description": "bitfield REC"
              },
              "TSET": {
                "bit": 6,
                "description": "bitfield TSET"
              },
              "DMA": {
                "bit": 5,
                "description": "bitfield DMA"
              },
              "TBIE": {
                "bit": 4,
                "description": "bitfield TBIE"
              },
              "ORE": {
                "bit": 3,
                "description": "bitfield ORE"
              },
              "RDRF": {
                "bit": 2,
                "description": "bitfield RDRF"
              },
              "TDRE": {
                "bit": 1,
                "description": "bitfield TDRE"
              },
              "TBI": {
                "bit": 0,
                "description": "bitfield TBI"
              }
            },
            "I2C_RDR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 8
              }
            },
            "I2C_TDR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 8
              }
            },
            "I2C_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "bitfield BGR1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "bitfield BGR0",
                "width": 8
              }
            },
            "I2C_ISMK": {
              "EN": {
                "bit": 7,
                "description": "bitfield EN"
              },
              "SM": {
                "bit": 0,
                "description": "bitfield SM",
                "width": 7
              }
            },
            "I2C_ISBA": {
              "SAEN": {
                "bit": 7,
                "description": "bitfield SAEN"
              },
              "SA": {
                "bit": 0,
                "description": "bitfield SA",
                "width": 7
              }
            },
            "I2C_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "bitfield FLSTE"
              },
              "FRIIE": {
                "bit": 3,
                "description": "bitfield FRIIE"
              },
              "FDRQ": {
                "bit": 2,
                "description": "bitfield FDRQ"
              },
              "FTIE": {
                "bit": 1,
                "description": "bitfield FTIE"
              },
              "FSEL": {
                "bit": 0,
                "description": "bitfield FSEL"
              }
            },
            "I2C_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "bitfield FLST"
              },
              "FLD": {
                "bit": 5,
                "description": "bitfield FLD"
              },
              "FSET": {
                "bit": 4,
                "description": "bitfield FSET"
              },
              "FCL2": {
                "bit": 3,
                "description": "bitfield FCL2"
              },
              "FCL1": {
                "bit": 2,
                "description": "bitfield FCL1"
              },
              "FE2": {
                "bit": 1,
                "description": "bitfield FE2"
              },
              "FE1": {
                "bit": 0,
                "description": "bitfield FE1"
              }
            },
            "I2C_NFCR": {
              "NFT": {
                "bit": 0,
                "description": "bitfield NFT",
                "width": 5
              }
            },
            "I2C_EIBCR": {
              "SDAS": {
                "bit": 5,
                "description": "bitfield SDAS"
              },
              "SCLS": {
                "bit": 4,
                "description": "bitfield SCLS"
              },
              "SDAC": {
                "bit": 3,
                "description": "bitfield SDAC"
              },
              "SCLC": {
                "bit": 2,
                "description": "bitfield SCLC"
              },
              "SOCE": {
                "bit": 1,
                "description": "bitfield SOCE"
              },
              "BEC": {
                "bit": 0,
                "description": "bitfield BEC"
              }
            }
          }
        },
        "MFS1": {
          "instances": [
            {
              "name": "MFS1",
              "base": "0x40038100",
              "irq": 62
            }
          ],
          "registers": {}
        },
        "MFS2": {
          "instances": [
            {
              "name": "MFS2",
              "base": "0x40038200",
              "irq": 64
            }
          ],
          "registers": {}
        },
        "MFS3": {
          "instances": [
            {
              "name": "MFS3",
              "base": "0x40038300",
              "irq": 66
            }
          ],
          "registers": {}
        },
        "MFS4": {
          "instances": [
            {
              "name": "MFS4",
              "base": "0x40038400",
              "irq": 68
            }
          ],
          "registers": {}
        },
        "MFS5": {
          "instances": [
            {
              "name": "MFS5",
              "base": "0x40038500",
              "irq": 70
            }
          ],
          "registers": {}
        },
        "MFS6": {
          "instances": [
            {
              "name": "MFS6",
              "base": "0x40038600",
              "irq": 72
            }
          ],
          "registers": {}
        },
        "MFS7": {
          "instances": [
            {
              "name": "MFS7",
              "base": "0x40038700",
              "irq": 74
            }
          ],
          "registers": {}
        },
        "MFS8": {
          "instances": [
            {
              "name": "MFS8",
              "base": "0x40038800",
              "irq": 103
            }
          ],
          "registers": {}
        },
        "MFS9": {
          "instances": [
            {
              "name": "MFS9",
              "base": "0x40038900",
              "irq": 105
            }
          ],
          "registers": {}
        },
        "MFS10": {
          "instances": [
            {
              "name": "MFS10",
              "base": "0x40038A00",
              "irq": 107
            }
          ],
          "registers": {}
        },
        "MFS11": {
          "instances": [
            {
              "name": "MFS11",
              "base": "0x40038B00",
              "irq": 109
            }
          ],
          "registers": {}
        },
        "MFS12": {
          "instances": [
            {
              "name": "MFS12",
              "base": "0x40038C00",
              "irq": 120
            }
          ],
          "registers": {}
        },
        "MFS13": {
          "instances": [
            {
              "name": "MFS13",
              "base": "0x40038D00",
              "irq": 122
            }
          ],
          "registers": {}
        },
        "MFS14": {
          "instances": [
            {
              "name": "MFS14",
              "base": "0x40038E00",
              "irq": 124
            }
          ],
          "registers": {}
        },
        "MFS15": {
          "instances": [
            {
              "name": "MFS15",
              "base": "0x40038F00",
              "irq": 126
            }
          ],
          "registers": {}
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40039000"
            }
          ],
          "registers": {
            "CRCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "register CRCCR"
            },
            "CRCINIT": {
              "offset": "0x04",
              "size": 32,
              "description": "register CRCINIT"
            },
            "CRCIN": {
              "offset": "0x08",
              "size": 32,
              "description": "register CRCIN"
            },
            "CRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register CRCR"
            }
          },
          "bits": {
            "CRCCR": {
              "FXOR": {
                "bit": 6,
                "description": "bitfield FXOR"
              },
              "CRCLSF": {
                "bit": 5,
                "description": "bitfield CRCLSF"
              },
              "CRCLTE": {
                "bit": 4,
                "description": "bitfield CRCLTE"
              },
              "LSBFST": {
                "bit": 3,
                "description": "bitfield LSBFST"
              },
              "LTLEND": {
                "bit": 2,
                "description": "bitfield LTLEND"
              },
              "CRC32": {
                "bit": 1,
                "description": "bitfield CRC32"
              },
              "INIT": {
                "bit": 0,
                "description": "bitfield INIT"
              }
            },
            "CRCINIT": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 32
              }
            },
            "CRCIN": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 32
              }
            },
            "CRCR": {
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 32
              }
            }
          }
        },
        "WC": {
          "instances": [
            {
              "name": "WC",
              "base": "0x4003A000",
              "irq": 48
            }
          ],
          "registers": {
            "WCRD": {
              "offset": "0x00",
              "size": 8,
              "description": "register WCRD"
            },
            "WCRL": {
              "offset": "0x01",
              "size": 8,
              "description": "register WCRL"
            },
            "WCCR": {
              "offset": "0x02",
              "size": 8,
              "description": "register WCCR"
            },
            "CLK_SEL": {
              "offset": "0x10",
              "size": 16,
              "description": "register CLK_SEL"
            },
            "CLK_EN": {
              "offset": "0x14",
              "size": 8,
              "description": "register CLK_EN"
            }
          },
          "bits": {
            "WCRD": {
              "CTR": {
                "bit": 0,
                "description": "bitfield CTR",
                "width": 6
              }
            },
            "WCRL": {
              "RLC": {
                "bit": 0,
                "description": "bitfield RLC",
                "width": 6
              }
            },
            "WCCR": {
              "WCEN": {
                "bit": 7,
                "description": "bitfield WCEN"
              },
              "WCOP": {
                "bit": 6,
                "description": "bitfield WCOP"
              },
              "CS": {
                "bit": 2,
                "description": "bitfield CS",
                "width": 2
              },
              "WCIE": {
                "bit": 1,
                "description": "bitfield WCIE"
              },
              "WCIF": {
                "bit": 0,
                "description": "bitfield WCIF"
              }
            },
            "CLK_SEL": {
              "SEL_OUT": {
                "bit": 8,
                "description": "bitfield SEL_OUT",
                "width": 3
              },
              "SEL_IN": {
                "bit": 0,
                "description": "bitfield SEL_IN",
                "width": 2
              }
            },
            "CLK_EN": {
              "CLK_EN_R": {
                "bit": 1,
                "description": "bitfield CLK_EN_R"
              },
              "CLK_EN": {
                "bit": 0,
                "description": "bitfield CLK_EN"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003B000",
              "irq": 50
            }
          ],
          "registers": {
            "WTCR10": {
              "offset": "0x100",
              "size": 8,
              "description": "register WTCR10"
            },
            "WTCR11": {
              "offset": "0x104",
              "size": 8,
              "description": "register WTCR11"
            },
            "WTCR12": {
              "offset": "0x108",
              "size": 8,
              "description": "register WTCR12"
            },
            "WTCR13": {
              "offset": "0x10C",
              "size": 8,
              "description": "register WTCR13"
            },
            "WTCR20": {
              "offset": "0x110",
              "size": 32,
              "description": "register WTCR20"
            },
            "WTCR21": {
              "offset": "0x114",
              "size": 32,
              "description": "register WTCR21"
            },
            "WTSR": {
              "offset": "0x11C",
              "size": 8,
              "description": "register WTSR"
            },
            "WTMIR": {
              "offset": "0x120",
              "size": 8,
              "description": "register WTMIR"
            },
            "WTHR": {
              "offset": "0x124",
              "size": 8,
              "description": "register WTHR"
            },
            "WTDR": {
              "offset": "0x128",
              "size": 8,
              "description": "register WTDR"
            },
            "WTDW": {
              "offset": "0x12C",
              "size": 8,
              "description": "register WTDW"
            },
            "WTMOR": {
              "offset": "0x130",
              "size": 8,
              "description": "register WTMOR"
            },
            "WTYR": {
              "offset": "0x134",
              "size": 8,
              "description": "register WTYR"
            },
            "ALMIR": {
              "offset": "0x138",
              "size": 8,
              "description": "register ALMIR"
            },
            "ALHR": {
              "offset": "0x13C",
              "size": 8,
              "description": "register ALHR"
            },
            "ALDR": {
              "offset": "0x140",
              "size": 8,
              "description": "register ALDR"
            },
            "ALMOR": {
              "offset": "0x144",
              "size": 8,
              "description": "register ALMOR"
            },
            "ALYR": {
              "offset": "0x148",
              "size": 8,
              "description": "register ALYR"
            },
            "WTTR0": {
              "offset": "0x14C",
              "size": 8,
              "description": "register WTTR0"
            },
            "WTTR1": {
              "offset": "0x150",
              "size": 8,
              "description": "register WTTR1"
            },
            "WTTR2": {
              "offset": "0x154",
              "size": 8,
              "description": "register WTTR2"
            },
            "WTCAL0": {
              "offset": "0x158",
              "size": 8,
              "description": "register WTCAL0"
            },
            "WTCAL1": {
              "offset": "0x15C",
              "size": 8,
              "description": "register WTCAL1"
            },
            "WTCALEN": {
              "offset": "0x160",
              "size": 8,
              "description": "register WTCALEN"
            },
            "WTDIV": {
              "offset": "0x164",
              "size": 8,
              "description": "register WTDIV"
            },
            "WTDIVEN": {
              "offset": "0x168",
              "size": 8,
              "description": "register WTDIVEN"
            },
            "WTCALPRD": {
              "offset": "0x16C",
              "size": 8,
              "description": "register WTCALPRD"
            },
            "WTCOSEL": {
              "offset": "0x170",
              "size": 8,
              "description": "register WTCOSEL"
            },
            "VB_CLKDIV": {
              "offset": "0x174",
              "size": 8,
              "description": "register VB_CLKDIV"
            },
            "WTOSCCNT": {
              "offset": "0x178",
              "size": 8,
              "description": "register WTOSCCNT"
            },
            "CCS": {
              "offset": "0x17C",
              "size": 8,
              "description": "register CCS"
            },
            "CCB": {
              "offset": "0x180",
              "size": 8,
              "description": "register CCB"
            },
            "TRIM": {
              "offset": "0x184",
              "size": 8,
              "description": "register TRIM"
            },
            "BOOST": {
              "offset": "0x188",
              "size": 8,
              "description": "register BOOST"
            },
            "EWKUP": {
              "offset": "0x18C",
              "size": 8,
              "description": "register EWKUP"
            },
            "VDET": {
              "offset": "0x190",
              "size": 8,
              "description": "register VDET"
            },
            "FDET": {
              "offset": "0x194",
              "size": 8,
              "description": "register FDET"
            },
            "HIBRST": {
              "offset": "0x198",
              "size": 8,
              "description": "register HIBRST"
            },
            "VBPFR": {
              "offset": "0x19C",
              "size": 8,
              "description": "register VBPFR"
            },
            "VBPCR": {
              "offset": "0x1A0",
              "size": 8,
              "description": "register VBPCR"
            },
            "VBDDR": {
              "offset": "0x1A4",
              "size": 8,
              "description": "register VBDDR"
            },
            "VBDIR": {
              "offset": "0x1A8",
              "size": 8,
              "description": "register VBDIR"
            },
            "VBDOR": {
              "offset": "0x1AC",
              "size": 8,
              "description": "register VBDOR"
            },
            "VBPZR": {
              "offset": "0x1B0",
              "size": 8,
              "description": "register VBPZR"
            },
            "BREG00": {
              "offset": "0x200",
              "size": 8,
              "description": "register BREG00"
            },
            "BREG01": {
              "offset": "0x201",
              "size": 8,
              "description": "register BREG01"
            },
            "BREG02": {
              "offset": "0x202",
              "size": 8,
              "description": "register BREG02"
            },
            "BREG03": {
              "offset": "0x203",
              "size": 8,
              "description": "register BREG03"
            },
            "BREG04": {
              "offset": "0x204",
              "size": 8,
              "description": "register BREG04"
            },
            "BREG05": {
              "offset": "0x205",
              "size": 8,
              "description": "register BREG05"
            },
            "BREG06": {
              "offset": "0x206",
              "size": 8,
              "description": "register BREG06"
            },
            "BREG07": {
              "offset": "0x207",
              "size": 8,
              "description": "register BREG07"
            },
            "BREG08": {
              "offset": "0x208",
              "size": 8,
              "description": "register BREG08"
            },
            "BREG09": {
              "offset": "0x209",
              "size": 8,
              "description": "register BREG09"
            },
            "BREG0A": {
              "offset": "0x20A",
              "size": 8,
              "description": "register BREG0A"
            },
            "BREG0B": {
              "offset": "0x20B",
              "size": 8,
              "description": "register BREG0B"
            },
            "BREG0C": {
              "offset": "0x20C",
              "size": 8,
              "description": "register BREG0C"
            },
            "BREG0D": {
              "offset": "0x20D",
              "size": 8,
              "description": "register BREG0D"
            },
            "BREG0E": {
              "offset": "0x20E",
              "size": 8,
              "description": "register BREG0E"
            },
            "BREG0F": {
              "offset": "0x20F",
              "size": 8,
              "description": "register BREG0F"
            },
            "BREG10": {
              "offset": "0x210",
              "size": 8,
              "description": "register BREG10"
            },
            "BREG11": {
              "offset": "0x211",
              "size": 8,
              "description": "register BREG11"
            },
            "BREG12": {
              "offset": "0x212",
              "size": 8,
              "description": "register BREG12"
            },
            "BREG13": {
              "offset": "0x213",
              "size": 8,
              "description": "register BREG13"
            },
            "BREG14": {
              "offset": "0x214",
              "size": 8,
              "description": "register BREG14"
            },
            "BREG15": {
              "offset": "0x215",
              "size": 8,
              "description": "register BREG15"
            },
            "BREG16": {
              "offset": "0x216",
              "size": 8,
              "description": "register BREG16"
            },
            "BREG17": {
              "offset": "0x217",
              "size": 8,
              "description": "register BREG17"
            },
            "BREG18": {
              "offset": "0x218",
              "size": 8,
              "description": "register BREG18"
            },
            "BREG19": {
              "offset": "0x219",
              "size": 8,
              "description": "register BREG19"
            },
            "BREG1A": {
              "offset": "0x21A",
              "size": 8,
              "description": "register BREG1A"
            },
            "BREG1B": {
              "offset": "0x21B",
              "size": 8,
              "description": "register BREG1B"
            },
            "BREG1C": {
              "offset": "0x21C",
              "size": 8,
              "description": "register BREG1C"
            },
            "BREG1D": {
              "offset": "0x21D",
              "size": 8,
              "description": "register BREG1D"
            },
            "BREG1E": {
              "offset": "0x21E",
              "size": 8,
              "description": "register BREG1E"
            },
            "BREG1F": {
              "offset": "0x21F",
              "size": 8,
              "description": "register BREG1F"
            },
            "BREG20": {
              "offset": "0x220",
              "size": 8,
              "description": "register BREG20"
            },
            "BREG21": {
              "offset": "0x221",
              "size": 8,
              "description": "register BREG21"
            },
            "BREG22": {
              "offset": "0x222",
              "size": 8,
              "description": "register BREG22"
            },
            "BREG23": {
              "offset": "0x223",
              "size": 8,
              "description": "register BREG23"
            },
            "BREG24": {
              "offset": "0x224",
              "size": 8,
              "description": "register BREG24"
            },
            "BREG25": {
              "offset": "0x225",
              "size": 8,
              "description": "register BREG25"
            },
            "BREG26": {
              "offset": "0x226",
              "size": 8,
              "description": "register BREG26"
            },
            "BREG27": {
              "offset": "0x227",
              "size": 8,
              "description": "register BREG27"
            },
            "BREG28": {
              "offset": "0x228",
              "size": 8,
              "description": "register BREG28"
            },
            "BREG29": {
              "offset": "0x229",
              "size": 8,
              "description": "register BREG29"
            },
            "BREG2A": {
              "offset": "0x22A",
              "size": 8,
              "description": "register BREG2A"
            },
            "BREG2B": {
              "offset": "0x22B",
              "size": 8,
              "description": "register BREG2B"
            },
            "BREG2C": {
              "offset": "0x22C",
              "size": 8,
              "description": "register BREG2C"
            },
            "BREG2D": {
              "offset": "0x22D",
              "size": 8,
              "description": "register BREG2D"
            },
            "BREG2E": {
              "offset": "0x22E",
              "size": 8,
              "description": "register BREG2E"
            },
            "BREG2F": {
              "offset": "0x22F",
              "size": 8,
              "description": "register BREG2F"
            },
            "BREG30": {
              "offset": "0x230",
              "size": 8,
              "description": "register BREG30"
            },
            "BREG31": {
              "offset": "0x231",
              "size": 8,
              "description": "register BREG31"
            },
            "BREG32": {
              "offset": "0x232",
              "size": 8,
              "description": "register BREG32"
            },
            "BREG33": {
              "offset": "0x233",
              "size": 8,
              "description": "register BREG33"
            },
            "BREG34": {
              "offset": "0x234",
              "size": 8,
              "description": "register BREG34"
            },
            "BREG35": {
              "offset": "0x235",
              "size": 8,
              "description": "register BREG35"
            },
            "BREG36": {
              "offset": "0x236",
              "size": 8,
              "description": "register BREG36"
            },
            "BREG37": {
              "offset": "0x237",
              "size": 8,
              "description": "register BREG37"
            },
            "BREG38": {
              "offset": "0x238",
              "size": 8,
              "description": "register BREG38"
            },
            "BREG39": {
              "offset": "0x239",
              "size": 8,
              "description": "register BREG39"
            },
            "BREG3A": {
              "offset": "0x23A",
              "size": 8,
              "description": "register BREG3A"
            },
            "BREG3B": {
              "offset": "0x23B",
              "size": 8,
              "description": "register BREG3B"
            },
            "BREG3C": {
              "offset": "0x23C",
              "size": 8,
              "description": "register BREG3C"
            },
            "BREG3D": {
              "offset": "0x23D",
              "size": 8,
              "description": "register BREG3D"
            },
            "BREG3E": {
              "offset": "0x23E",
              "size": 8,
              "description": "register BREG3E"
            },
            "BREG3F": {
              "offset": "0x23F",
              "size": 8,
              "description": "register BREG3F"
            },
            "BREG40": {
              "offset": "0x240",
              "size": 8,
              "description": "register BREG40"
            },
            "BREG41": {
              "offset": "0x241",
              "size": 8,
              "description": "register BREG41"
            },
            "BREG42": {
              "offset": "0x242",
              "size": 8,
              "description": "register BREG42"
            },
            "BREG43": {
              "offset": "0x243",
              "size": 8,
              "description": "register BREG43"
            },
            "BREG44": {
              "offset": "0x244",
              "size": 8,
              "description": "register BREG44"
            },
            "BREG45": {
              "offset": "0x245",
              "size": 8,
              "description": "register BREG45"
            },
            "BREG46": {
              "offset": "0x246",
              "size": 8,
              "description": "register BREG46"
            },
            "BREG47": {
              "offset": "0x247",
              "size": 8,
              "description": "register BREG47"
            },
            "BREG48": {
              "offset": "0x248",
              "size": 8,
              "description": "register BREG48"
            },
            "BREG49": {
              "offset": "0x249",
              "size": 8,
              "description": "register BREG49"
            },
            "BREG4A": {
              "offset": "0x24A",
              "size": 8,
              "description": "register BREG4A"
            },
            "BREG4B": {
              "offset": "0x24B",
              "size": 8,
              "description": "register BREG4B"
            },
            "BREG4C": {
              "offset": "0x24C",
              "size": 8,
              "description": "register BREG4C"
            },
            "BREG4D": {
              "offset": "0x24D",
              "size": 8,
              "description": "register BREG4D"
            },
            "BREG4E": {
              "offset": "0x24E",
              "size": 8,
              "description": "register BREG4E"
            },
            "BREG4F": {
              "offset": "0x24F",
              "size": 8,
              "description": "register BREG4F"
            },
            "BREG50": {
              "offset": "0x250",
              "size": 8,
              "description": "register BREG50"
            },
            "BREG51": {
              "offset": "0x251",
              "size": 8,
              "description": "register BREG51"
            },
            "BREG52": {
              "offset": "0x252",
              "size": 8,
              "description": "register BREG52"
            },
            "BREG53": {
              "offset": "0x253",
              "size": 8,
              "description": "register BREG53"
            },
            "BREG54": {
              "offset": "0x254",
              "size": 8,
              "description": "register BREG54"
            },
            "BREG55": {
              "offset": "0x255",
              "size": 8,
              "description": "register BREG55"
            },
            "BREG56": {
              "offset": "0x256",
              "size": 8,
              "description": "register BREG56"
            },
            "BREG57": {
              "offset": "0x257",
              "size": 8,
              "description": "register BREG57"
            },
            "BREG58": {
              "offset": "0x258",
              "size": 8,
              "description": "register BREG58"
            },
            "BREG59": {
              "offset": "0x259",
              "size": 8,
              "description": "register BREG59"
            },
            "BREG5A": {
              "offset": "0x25A",
              "size": 8,
              "description": "register BREG5A"
            },
            "BREG5B": {
              "offset": "0x25B",
              "size": 8,
              "description": "register BREG5B"
            },
            "BREG5C": {
              "offset": "0x25C",
              "size": 8,
              "description": "register BREG5C"
            },
            "BREG5D": {
              "offset": "0x25D",
              "size": 8,
              "description": "register BREG5D"
            },
            "BREG5E": {
              "offset": "0x25E",
              "size": 8,
              "description": "register BREG5E"
            },
            "BREG5F": {
              "offset": "0x25F",
              "size": 8,
              "description": "register BREG5F"
            },
            "BREG60": {
              "offset": "0x260",
              "size": 8,
              "description": "register BREG60"
            },
            "BREG61": {
              "offset": "0x261",
              "size": 8,
              "description": "register BREG61"
            },
            "BREG62": {
              "offset": "0x262",
              "size": 8,
              "description": "register BREG62"
            },
            "BREG63": {
              "offset": "0x263",
              "size": 8,
              "description": "register BREG63"
            },
            "BREG64": {
              "offset": "0x264",
              "size": 8,
              "description": "register BREG64"
            },
            "BREG65": {
              "offset": "0x265",
              "size": 8,
              "description": "register BREG65"
            },
            "BREG66": {
              "offset": "0x266",
              "size": 8,
              "description": "register BREG66"
            },
            "BREG67": {
              "offset": "0x267",
              "size": 8,
              "description": "register BREG67"
            },
            "BREG68": {
              "offset": "0x268",
              "size": 8,
              "description": "register BREG68"
            },
            "BREG69": {
              "offset": "0x269",
              "size": 8,
              "description": "register BREG69"
            },
            "BREG6A": {
              "offset": "0x26A",
              "size": 8,
              "description": "register BREG6A"
            },
            "BREG6B": {
              "offset": "0x26B",
              "size": 8,
              "description": "register BREG6B"
            },
            "BREG6C": {
              "offset": "0x26C",
              "size": 8,
              "description": "register BREG6C"
            },
            "BREG6D": {
              "offset": "0x26D",
              "size": 8,
              "description": "register BREG6D"
            },
            "BREG6E": {
              "offset": "0x26E",
              "size": 8,
              "description": "register BREG6E"
            },
            "BREG6F": {
              "offset": "0x26F",
              "size": 8,
              "description": "register BREG6F"
            },
            "BREG70": {
              "offset": "0x270",
              "size": 8,
              "description": "register BREG70"
            },
            "BREG71": {
              "offset": "0x271",
              "size": 8,
              "description": "register BREG71"
            },
            "BREG72": {
              "offset": "0x272",
              "size": 8,
              "description": "register BREG72"
            },
            "BREG73": {
              "offset": "0x273",
              "size": 8,
              "description": "register BREG73"
            },
            "BREG74": {
              "offset": "0x274",
              "size": 8,
              "description": "register BREG74"
            },
            "BREG75": {
              "offset": "0x275",
              "size": 8,
              "description": "register BREG75"
            },
            "BREG76": {
              "offset": "0x276",
              "size": 8,
              "description": "register BREG76"
            },
            "BREG77": {
              "offset": "0x277",
              "size": 8,
              "description": "register BREG77"
            },
            "BREG78": {
              "offset": "0x278",
              "size": 8,
              "description": "register BREG78"
            },
            "BREG79": {
              "offset": "0x279",
              "size": 8,
              "description": "register BREG79"
            },
            "BREG7A": {
              "offset": "0x27A",
              "size": 8,
              "description": "register BREG7A"
            },
            "BREG7B": {
              "offset": "0x27B",
              "size": 8,
              "description": "register BREG7B"
            },
            "BREG7C": {
              "offset": "0x27C",
              "size": 8,
              "description": "register BREG7C"
            },
            "BREG7D": {
              "offset": "0x27D",
              "size": 8,
              "description": "register BREG7D"
            },
            "BREG7E": {
              "offset": "0x27E",
              "size": 8,
              "description": "register BREG7E"
            },
            "BREG7F": {
              "offset": "0x27F",
              "size": 8,
              "description": "register BREG7F"
            }
          },
          "bits": {
            "WTCR10": {
              "TRANS": {
                "bit": 7,
                "description": "bitfield TRANS"
              },
              "BUSY": {
                "bit": 6,
                "description": "bitfield BUSY"
              },
              "SCRST": {
                "bit": 5,
                "description": "bitfield SCRST"
              },
              "SCST": {
                "bit": 4,
                "description": "bitfield SCST"
              },
              "SRST": {
                "bit": 3,
                "description": "bitfield SRST"
              },
              "RUN": {
                "bit": 2,
                "description": "bitfield RUN"
              },
              "ST": {
                "bit": 0,
                "description": "bitfield ST"
              }
            },
            "WTCR11": {
              "YEN": {
                "bit": 4,
                "description": "bitfield YEN"
              },
              "MOEN": {
                "bit": 3,
                "description": "bitfield MOEN"
              },
              "DEN": {
                "bit": 2,
                "description": "bitfield DEN"
              },
              "HEN": {
                "bit": 1,
                "description": "bitfield HEN"
              },
              "MIEN": {
                "bit": 0,
                "description": "bitfield MIEN"
              }
            },
            "WTCR12": {
              "INTCRI": {
                "bit": 7,
                "description": "bitfield INTCRI"
              },
              "INTERI": {
                "bit": 6,
                "description": "bitfield INTERI"
              },
              "INTALI": {
                "bit": 5,
                "description": "bitfield INTALI"
              },
              "INTTMI": {
                "bit": 4,
                "description": "bitfield INTTMI"
              },
              "INTHI": {
                "bit": 3,
                "description": "bitfield INTHI"
              },
              "INTMI": {
                "bit": 2,
                "description": "bitfield INTMI"
              },
              "INTSI": {
                "bit": 1,
                "description": "bitfield INTSI"
              },
              "INTSSI": {
                "bit": 0,
                "description": "bitfield INTSSI"
              }
            },
            "WTCR13": {
              "INTCRIE": {
                "bit": 7,
                "description": "bitfield INTCRIE"
              },
              "INTERIE": {
                "bit": 6,
                "description": "bitfield INTERIE"
              },
              "INTALIE": {
                "bit": 5,
                "description": "bitfield INTALIE"
              },
              "INTTMIE": {
                "bit": 4,
                "description": "bitfield INTTMIE"
              },
              "INTHIE": {
                "bit": 3,
                "description": "bitfield INTHIE"
              },
              "INTMIE": {
                "bit": 2,
                "description": "bitfield INTMIE"
              },
              "INTSIE": {
                "bit": 1,
                "description": "bitfield INTSIE"
              },
              "INTSSIE": {
                "bit": 0,
                "description": "bitfield INTSSIE"
              }
            },
            "WTCR20": {
              "PWRITE": {
                "bit": 5,
                "description": "bitfield PWRITE"
              },
              "PREAD": {
                "bit": 4,
                "description": "bitfield PREAD"
              },
              "BWRITE": {
                "bit": 3,
                "description": "bitfield BWRITE"
              },
              "BREAD": {
                "bit": 2,
                "description": "bitfield BREAD"
              },
              "CWRITE": {
                "bit": 1,
                "description": "bitfield CWRITE"
              },
              "CREAD": {
                "bit": 0,
                "description": "bitfield CREAD"
              }
            },
            "WTCR21": {
              "TMRUN": {
                "bit": 2,
                "description": "bitfield TMRUN"
              },
              "TMEN": {
                "bit": 1,
                "description": "bitfield TMEN"
              },
              "TMST": {
                "bit": 0,
                "description": "bitfield TMST"
              }
            },
            "WTSR": {
              "TS": {
                "bit": 4,
                "description": "bitfield TS",
                "width": 3
              },
              "S": {
                "bit": 0,
                "description": "bitfield S",
                "width": 4
              }
            },
            "WTMIR": {
              "TMI": {
                "bit": 4,
                "description": "bitfield TMI",
                "width": 3
              },
              "MI": {
                "bit": 0,
                "description": "bitfield MI",
                "width": 4
              }
            },
            "WTHR": {
              "TH": {
                "bit": 4,
                "description": "bitfield TH",
                "width": 2
              },
              "H": {
                "bit": 0,
                "description": "bitfield H",
                "width": 4
              }
            },
            "WTDR": {
              "TD": {
                "bit": 4,
                "description": "bitfield TD",
                "width": 2
              },
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 4
              }
            },
            "WTDW": {
              "DW": {
                "bit": 0,
                "description": "bitfield DW",
                "width": 3
              }
            },
            "WTMOR": {
              "TMO0": {
                "bit": 4,
                "description": "bitfield TMO0"
              },
              "MO": {
                "bit": 0,
                "description": "bitfield MO",
                "width": 4
              }
            },
            "WTYR": {
              "TY": {
                "bit": 4,
                "description": "bitfield TY",
                "width": 4
              },
              "Y": {
                "bit": 0,
                "description": "bitfield Y",
                "width": 4
              }
            },
            "ALMIR": {
              "TAMI": {
                "bit": 4,
                "description": "bitfield TAMI",
                "width": 3
              },
              "AMI": {
                "bit": 0,
                "description": "bitfield AMI",
                "width": 4
              }
            },
            "ALHR": {
              "TAH": {
                "bit": 4,
                "description": "bitfield TAH",
                "width": 2
              },
              "AH": {
                "bit": 0,
                "description": "bitfield AH",
                "width": 4
              }
            },
            "ALDR": {
              "TAD": {
                "bit": 4,
                "description": "bitfield TAD",
                "width": 2
              },
              "AD": {
                "bit": 0,
                "description": "bitfield AD",
                "width": 4
              }
            },
            "ALMOR": {
              "TAMO0": {
                "bit": 4,
                "description": "bitfield TAMO0"
              },
              "AMO": {
                "bit": 0,
                "description": "bitfield AMO",
                "width": 4
              }
            },
            "ALYR": {
              "TAY": {
                "bit": 4,
                "description": "bitfield TAY",
                "width": 4
              },
              "AY": {
                "bit": 0,
                "description": "bitfield AY",
                "width": 4
              }
            },
            "WTTR0": {
              "TM7": {
                "bit": 7,
                "description": "bitfield TM7"
              },
              "TM6": {
                "bit": 6,
                "description": "bitfield TM6"
              },
              "TM5": {
                "bit": 5,
                "description": "bitfield TM5"
              },
              "TM4": {
                "bit": 4,
                "description": "bitfield TM4"
              },
              "TM3": {
                "bit": 3,
                "description": "bitfield TM3"
              },
              "TM2": {
                "bit": 2,
                "description": "bitfield TM2"
              },
              "TM1": {
                "bit": 1,
                "description": "bitfield TM1"
              },
              "TM0": {
                "bit": 0,
                "description": "bitfield TM0"
              }
            },
            "WTTR1": {
              "TM15": {
                "bit": 7,
                "description": "bitfield TM15"
              },
              "TM14": {
                "bit": 6,
                "description": "bitfield TM14"
              },
              "TM13": {
                "bit": 5,
                "description": "bitfield TM13"
              },
              "TM12": {
                "bit": 4,
                "description": "bitfield TM12"
              },
              "TM11": {
                "bit": 3,
                "description": "bitfield TM11"
              },
              "TM10": {
                "bit": 2,
                "description": "bitfield TM10"
              },
              "TM9": {
                "bit": 1,
                "description": "bitfield TM9"
              },
              "TM8": {
                "bit": 0,
                "description": "bitfield TM8"
              }
            },
            "WTTR2": {
              "TM17": {
                "bit": 1,
                "description": "bitfield TM17"
              },
              "TM16": {
                "bit": 0,
                "description": "bitfield TM16"
              }
            },
            "WTCAL0": {
              "WTCAL0": {
                "bit": 0,
                "description": "bitfield WTCAL0",
                "width": 8
              }
            },
            "WTCAL1": {
              "WTCAL1": {
                "bit": 0,
                "description": "bitfield WTCAL1",
                "width": 2
              }
            },
            "WTCALEN": {
              "WTCALEN": {
                "bit": 0,
                "description": "bitfield WTCALEN"
              }
            },
            "WTDIV": {
              "WTDIV": {
                "bit": 0,
                "description": "bitfield WTDIV",
                "width": 4
              }
            },
            "WTDIVEN": {
              "WTDIVRDY": {
                "bit": 1,
                "description": "bitfield WTDIVRDY"
              },
              "WTDIVEN": {
                "bit": 0,
                "description": "bitfield WTDIVEN"
              }
            },
            "WTCALPRD": {
              "WTCALPRD": {
                "bit": 0,
                "description": "bitfield WTCALPRD",
                "width": 6
              }
            },
            "WTCOSEL": {
              "WTCOSEL": {
                "bit": 0,
                "description": "bitfield WTCOSEL"
              }
            },
            "VB_CLKDIV": {
              "DIV": {
                "bit": 0,
                "description": "bitfield DIV",
                "width": 8
              }
            },
            "WTOSCCNT": {
              "SOSCNTL": {
                "bit": 1,
                "description": "bitfield SOSCNTL"
              },
              "SOSCEX": {
                "bit": 0,
                "description": "bitfield SOSCEX"
              }
            },
            "BOOST": {
              "BOOST": {
                "bit": 0,
                "description": "bitfield BOOST",
                "width": 2
              }
            },
            "EWKUP": {
              "WUP0": {
                "bit": 0,
                "description": "bitfield WUP0"
              }
            },
            "VDET": {
              "PON": {
                "bit": 7,
                "description": "bitfield PON"
              }
            },
            "HIBRST": {
              "HIBRST": {
                "bit": 0,
                "description": "bitfield HIBRST"
              }
            },
            "VBPFR": {
              "SPSR1": {
                "bit": 5,
                "description": "bitfield SPSR1"
              },
              "SPSR0": {
                "bit": 4,
                "description": "bitfield SPSR0"
              },
              "VPFR3": {
                "bit": 3,
                "description": "bitfield VPFR3"
              },
              "VPFR2": {
                "bit": 2,
                "description": "bitfield VPFR2"
              },
              "VPFR1": {
                "bit": 1,
                "description": "bitfield VPFR1"
              },
              "VPFR0": {
                "bit": 0,
                "description": "bitfield VPFR0"
              }
            },
            "VBPCR": {
              "VPCR3": {
                "bit": 3,
                "description": "bitfield VPCR3"
              },
              "VPCR2": {
                "bit": 2,
                "description": "bitfield VPCR2"
              },
              "VPCR1": {
                "bit": 1,
                "description": "bitfield VPCR1"
              },
              "VPCR0": {
                "bit": 0,
                "description": "bitfield VPCR0"
              }
            },
            "VBDDR": {
              "VDDR3": {
                "bit": 3,
                "description": "bitfield VDDR3"
              },
              "VDDR2": {
                "bit": 2,
                "description": "bitfield VDDR2"
              },
              "VDDR1": {
                "bit": 1,
                "description": "bitfield VDDR1"
              },
              "VDDR0": {
                "bit": 0,
                "description": "bitfield VDDR0"
              }
            },
            "VBDIR": {
              "VDIR3": {
                "bit": 3,
                "description": "bitfield VDIR3"
              },
              "VDIR2": {
                "bit": 2,
                "description": "bitfield VDIR2"
              },
              "VDIR1": {
                "bit": 1,
                "description": "bitfield VDIR1"
              },
              "VDIR0": {
                "bit": 0,
                "description": "bitfield VDIR0"
              }
            },
            "VBDOR": {
              "VDOR3": {
                "bit": 3,
                "description": "bitfield VDOR3"
              },
              "VDOR2": {
                "bit": 2,
                "description": "bitfield VDOR2"
              },
              "VDOR1": {
                "bit": 1,
                "description": "bitfield VDOR1"
              },
              "VDOR0": {
                "bit": 0,
                "description": "bitfield VDOR0"
              }
            },
            "VBPZR": {
              "VPZR1": {
                "bit": 1,
                "description": "bitfield VPZR1"
              },
              "VPZR0": {
                "bit": 0,
                "description": "bitfield VPZR0"
              }
            }
          }
        },
        "LCR": {
          "instances": [
            {
              "name": "LCR",
              "base": "0x4003C000"
            }
          ],
          "registers": {
            "LCR_PRSLD": {
              "offset": "0x00",
              "size": 8,
              "description": "register LCR_PRSLD"
            }
          },
          "bits": {
            "LCR_PRSLD": {
              "LCR_PRSLD": {
                "bit": 0,
                "description": "bitfield LCR_PRSLD",
                "width": 6
              }
            }
          }
        },
        "CLK": {
          "instances": [
            {
              "name": "CLK_GATING",
              "base": "0x4003C100"
            }
          ],
          "registers": {
            "CKEN0": {
              "offset": "0x00",
              "size": 32,
              "description": "register CKEN0"
            },
            "MRST0": {
              "offset": "0x04",
              "size": 32,
              "description": "register MRST0"
            },
            "CKEN1": {
              "offset": "0x10",
              "size": 32,
              "description": "register CKEN1"
            },
            "MRST1": {
              "offset": "0x14",
              "size": 32,
              "description": "register MRST1"
            },
            "CKEN2": {
              "offset": "0x20",
              "size": 32,
              "description": "register CKEN2"
            },
            "MRST2": {
              "offset": "0x24",
              "size": 32,
              "description": "register MRST2"
            }
          },
          "bits": {
            "CKEN0": {
              "GIOCK": {
                "bit": 28,
                "description": "bitfield GIOCK"
              },
              "EXBCK": {
                "bit": 26,
                "description": "bitfield EXBCK"
              },
              "DMACK": {
                "bit": 24,
                "description": "bitfield DMACK"
              },
              "ADCCK3": {
                "bit": 19,
                "description": "bitfield ADCCK3"
              },
              "ADCCK2": {
                "bit": 18,
                "description": "bitfield ADCCK2"
              },
              "ADCCK1": {
                "bit": 17,
                "description": "bitfield ADCCK1"
              },
              "ADCCK0": {
                "bit": 16,
                "description": "bitfield ADCCK0"
              },
              "MFSCK15": {
                "bit": 15,
                "description": "bitfield MFSCK15"
              },
              "MFSCK14": {
                "bit": 14,
                "description": "bitfield MFSCK14"
              },
              "MFSCK13": {
                "bit": 13,
                "description": "bitfield MFSCK13"
              },
              "MFSCK12": {
                "bit": 12,
                "description": "bitfield MFSCK12"
              },
              "MFSCK11": {
                "bit": 11,
                "description": "bitfield MFSCK11"
              },
              "MFSCK10": {
                "bit": 10,
                "description": "bitfield MFSCK10"
              },
              "MFSCK9": {
                "bit": 9,
                "description": "bitfield MFSCK9"
              },
              "MFSCK8": {
                "bit": 8,
                "description": "bitfield MFSCK8"
              },
              "MFSCK7": {
                "bit": 7,
                "description": "bitfield MFSCK7"
              },
              "MFSCK6": {
                "bit": 6,
                "description": "bitfield MFSCK6"
              },
              "MFSCK5": {
                "bit": 5,
                "description": "bitfield MFSCK5"
              },
              "MFSCK4": {
                "bit": 4,
                "description": "bitfield MFSCK4"
              },
              "MFSCK3": {
                "bit": 3,
                "description": "bitfield MFSCK3"
              },
              "MFSCK2": {
                "bit": 2,
                "description": "bitfield MFSCK2"
              },
              "MFSCK1": {
                "bit": 1,
                "description": "bitfield MFSCK1"
              },
              "MFSCK0": {
                "bit": 0,
                "description": "bitfield MFSCK0"
              }
            },
            "MRST0": {
              "EXBRST": {
                "bit": 26,
                "description": "bitfield EXBRST"
              },
              "DMARST": {
                "bit": 24,
                "description": "bitfield DMARST"
              },
              "ADCRST3": {
                "bit": 19,
                "description": "bitfield ADCRST3"
              },
              "ADCRST2": {
                "bit": 18,
                "description": "bitfield ADCRST2"
              },
              "ADCRST1": {
                "bit": 17,
                "description": "bitfield ADCRST1"
              },
              "ADCRST0": {
                "bit": 16,
                "description": "bitfield ADCRST0"
              },
              "MFSRST15": {
                "bit": 15,
                "description": "bitfield MFSRST15"
              },
              "MFSRST14": {
                "bit": 14,
                "description": "bitfield MFSRST14"
              },
              "MFSRST13": {
                "bit": 13,
                "description": "bitfield MFSRST13"
              },
              "MFSRST12": {
                "bit": 12,
                "description": "bitfield MFSRST12"
              },
              "MFSRST11": {
                "bit": 11,
                "description": "bitfield MFSRST11"
              },
              "MFSRST10": {
                "bit": 10,
                "description": "bitfield MFSRST10"
              },
              "MFSRST9": {
                "bit": 9,
                "description": "bitfield MFSRST9"
              },
              "MFSRST8": {
                "bit": 8,
                "description": "bitfield MFSRST8"
              },
              "MFSRST7": {
                "bit": 7,
                "description": "bitfield MFSRST7"
              },
              "MFSRST6": {
                "bit": 6,
                "description": "bitfield MFSRST6"
              },
              "MFSRST5": {
                "bit": 5,
                "description": "bitfield MFSRST5"
              },
              "MFSRST4": {
                "bit": 4,
                "description": "bitfield MFSRST4"
              },
              "MFSRST3": {
                "bit": 3,
                "description": "bitfield MFSRST3"
              },
              "MFSRST2": {
                "bit": 2,
                "description": "bitfield MFSRST2"
              },
              "MFSRST1": {
                "bit": 1,
                "description": "bitfield MFSRST1"
              },
              "MFSRST0": {
                "bit": 0,
                "description": "bitfield MFSRST0"
              }
            },
            "CKEN1": {
              "QDUCK3": {
                "bit": 19,
                "description": "bitfield QDUCK3"
              },
              "QDUCK2": {
                "bit": 18,
                "description": "bitfield QDUCK2"
              },
              "QDUCK1": {
                "bit": 17,
                "description": "bitfield QDUCK1"
              },
              "QDUCK0": {
                "bit": 16,
                "description": "bitfield QDUCK0"
              },
              "MFTCK3": {
                "bit": 11,
                "description": "bitfield MFTCK3"
              },
              "MFTCK2": {
                "bit": 10,
                "description": "bitfield MFTCK2"
              },
              "MFTCK1": {
                "bit": 9,
                "description": "bitfield MFTCK1"
              },
              "MFTCK0": {
                "bit": 8,
                "description": "bitfield MFTCK0"
              },
              "BTMCK3": {
                "bit": 3,
                "description": "bitfield BTMCK3"
              },
              "BTMCK2": {
                "bit": 2,
                "description": "bitfield BTMCK2"
              },
              "BTMCK1": {
                "bit": 1,
                "description": "bitfield BTMCK1"
              },
              "BTMCK0": {
                "bit": 0,
                "description": "bitfield BTMCK0"
              }
            },
            "MRST1": {
              "QDURST3": {
                "bit": 19,
                "description": "bitfield QDURST3"
              },
              "QDURST2": {
                "bit": 18,
                "description": "bitfield QDURST2"
              },
              "QDURST1": {
                "bit": 17,
                "description": "bitfield QDURST1"
              },
              "QDURST0": {
                "bit": 16,
                "description": "bitfield QDURST0"
              },
              "MFTRST3": {
                "bit": 11,
                "description": "bitfield MFTRST3"
              },
              "MFTRST2": {
                "bit": 10,
                "description": "bitfield MFTRST2"
              },
              "MFTRST1": {
                "bit": 9,
                "description": "bitfield MFTRST1"
              },
              "MFTRST0": {
                "bit": 8,
                "description": "bitfield MFTRST0"
              },
              "BTMRST3": {
                "bit": 3,
                "description": "bitfield BTMRST3"
              },
              "BTMRST2": {
                "bit": 2,
                "description": "bitfield BTMRST2"
              },
              "BTMRST1": {
                "bit": 1,
                "description": "bitfield BTMRST1"
              },
              "BTMRST0": {
                "bit": 0,
                "description": "bitfield BTMRST0"
              }
            },
            "CKEN2": {
              "SDCCK": {
                "bit": 8,
                "description": "bitfield SDCCK"
              },
              "CANCK1": {
                "bit": 5,
                "description": "bitfield CANCK1"
              },
              "CANCK0": {
                "bit": 4,
                "description": "bitfield CANCK0"
              },
              "USBCK1": {
                "bit": 1,
                "description": "bitfield USBCK1"
              },
              "USBCK0": {
                "bit": 0,
                "description": "bitfield USBCK0"
              }
            },
            "MRST2": {
              "SDCRST": {
                "bit": 8,
                "description": "bitfield SDCRST"
              },
              "CANRST1": {
                "bit": 5,
                "description": "bitfield CANRST1"
              },
              "CANRST0": {
                "bit": 4,
                "description": "bitfield CANRST0"
              },
              "USBRST1": {
                "bit": 1,
                "description": "bitfield USBRST1"
              },
              "USBRST0": {
                "bit": 0,
                "description": "bitfield USBRST0"
              }
            }
          }
        },
        "PLL": {
          "instances": [
            {
              "name": "PLL_CONTROL",
              "base": "0x4003C800"
            }
          ],
          "registers": {
            "SSCTL1": {
              "offset": "0x00",
              "size": 32,
              "description": "register SSCTL1"
            },
            "SSCTL2": {
              "offset": "0x04",
              "size": 32,
              "description": "register SSCTL2"
            }
          }
        },
        "EXBUS": {
          "instances": [
            {
              "name": "EXBUS",
              "base": "0x4003F000",
              "irq": 49
            }
          ],
          "registers": {
            "MODE0": {
              "offset": "0x00",
              "size": 32,
              "description": "register MODE0"
            },
            "MODE1": {
              "offset": "0x04",
              "size": 32,
              "description": "register MODE1"
            },
            "MODE2": {
              "offset": "0x08",
              "size": 32,
              "description": "register MODE2"
            },
            "MODE3": {
              "offset": "0x0C",
              "size": 32,
              "description": "register MODE3"
            },
            "MODE4": {
              "offset": "0x10",
              "size": 32,
              "description": "register MODE4"
            },
            "MODE5": {
              "offset": "0x14",
              "size": 32,
              "description": "register MODE5"
            },
            "MODE6": {
              "offset": "0x18",
              "size": 32,
              "description": "register MODE6"
            },
            "MODE7": {
              "offset": "0x1C",
              "size": 32,
              "description": "register MODE7"
            },
            "TIM0": {
              "offset": "0x20",
              "size": 32,
              "description": "register TIM0"
            },
            "TIM1": {
              "offset": "0x24",
              "size": 32,
              "description": "register TIM1"
            },
            "TIM2": {
              "offset": "0x28",
              "size": 32,
              "description": "register TIM2"
            },
            "TIM3": {
              "offset": "0x2C",
              "size": 32,
              "description": "register TIM3"
            },
            "TIM4": {
              "offset": "0x30",
              "size": 32,
              "description": "register TIM4"
            },
            "TIM5": {
              "offset": "0x34",
              "size": 32,
              "description": "register TIM5"
            },
            "TIM6": {
              "offset": "0x38",
              "size": 32,
              "description": "register TIM6"
            },
            "TIM7": {
              "offset": "0x3C",
              "size": 32,
              "description": "register TIM7"
            },
            "AREA0": {
              "offset": "0x40",
              "size": 32,
              "description": "register AREA0"
            },
            "AREA1": {
              "offset": "0x44",
              "size": 32,
              "description": "register AREA1"
            },
            "AREA2": {
              "offset": "0x48",
              "size": 32,
              "description": "register AREA2"
            },
            "AREA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "register AREA3"
            },
            "AREA4": {
              "offset": "0x50",
              "size": 32,
              "description": "register AREA4"
            },
            "AREA5": {
              "offset": "0x54",
              "size": 32,
              "description": "register AREA5"
            },
            "AREA6": {
              "offset": "0x58",
              "size": 32,
              "description": "register AREA6"
            },
            "AREA7": {
              "offset": "0x5C",
              "size": 32,
              "description": "register AREA7"
            },
            "ATIM0": {
              "offset": "0x60",
              "size": 32,
              "description": "register ATIM0"
            },
            "ATIM1": {
              "offset": "0x64",
              "size": 32,
              "description": "register ATIM1"
            },
            "ATIM2": {
              "offset": "0x68",
              "size": 32,
              "description": "register ATIM2"
            },
            "ATIM3": {
              "offset": "0x6C",
              "size": 32,
              "description": "register ATIM3"
            },
            "ATIM4": {
              "offset": "0x70",
              "size": 32,
              "description": "register ATIM4"
            },
            "ATIM5": {
              "offset": "0x74",
              "size": 32,
              "description": "register ATIM5"
            },
            "ATIM6": {
              "offset": "0x78",
              "size": 32,
              "description": "register ATIM6"
            },
            "ATIM7": {
              "offset": "0x7C",
              "size": 32,
              "description": "register ATIM7"
            },
            "SMODE": {
              "offset": "0x100",
              "size": 32,
              "description": "register SMODE"
            },
            "REFTIM": {
              "offset": "0x104",
              "size": 32,
              "description": "register REFTIM"
            },
            "PWRDWN": {
              "offset": "0x108",
              "size": 32,
              "description": "register PWRDWN"
            },
            "SDTIM": {
              "offset": "0x10C",
              "size": 32,
              "description": "register SDTIM"
            },
            "SDCMD": {
              "offset": "0x110",
              "size": 32,
              "description": "register SDCMD"
            },
            "MEMCERR": {
              "offset": "0x200",
              "size": 32,
              "description": "register MEMCERR"
            },
            "DCLKR": {
              "offset": "0x300",
              "size": 32,
              "description": "register DCLKR"
            },
            "EST": {
              "offset": "0x304",
              "size": 32,
              "description": "register EST"
            },
            "WEAD": {
              "offset": "0x308",
              "size": 32,
              "description": "register WEAD"
            },
            "ESCLR": {
              "offset": "0x30C",
              "size": 32,
              "description": "register ESCLR"
            },
            "AMODE": {
              "offset": "0x310",
              "size": 32,
              "description": "register AMODE"
            }
          },
          "bits": {
            "MODE0": {
              "MOEXEUP": {
                "bit": 13,
                "description": "bitfield MOEXEUP"
              },
              "MPXCSOF": {
                "bit": 12,
                "description": "bitfield MPXCSOF"
              },
              "MPXDOFF": {
                "bit": 11,
                "description": "bitfield MPXDOFF"
              },
              "ALEINV": {
                "bit": 9,
                "description": "bitfield ALEINV"
              },
              "MPXMODE": {
                "bit": 8,
                "description": "bitfield MPXMODE"
              },
              "SHRTDOUT": {
                "bit": 7,
                "description": "bitfield SHRTDOUT"
              },
              "RDY": {
                "bit": 6,
                "description": "bitfield RDY"
              },
              "PAGE": {
                "bit": 5,
                "description": "bitfield PAGE"
              },
              "NAND": {
                "bit": 4,
                "description": "bitfield NAND"
              },
              "WEOFF": {
                "bit": 3,
                "description": "bitfield WEOFF"
              },
              "RBMON": {
                "bit": 2,
                "description": "bitfield RBMON"
              },
              "WDTH": {
                "bit": 0,
                "description": "bitfield WDTH",
                "width": 2
              }
            },
            "TIM0": {
              "WIDLC": {
                "bit": 28,
                "description": "bitfield WIDLC",
                "width": 4
              },
              "WWEC": {
                "bit": 24,
                "description": "bitfield WWEC",
                "width": 4
              },
              "WADC": {
                "bit": 20,
                "description": "bitfield WADC",
                "width": 4
              },
              "WACC": {
                "bit": 16,
                "description": "bitfield WACC",
                "width": 4
              },
              "RIDLC": {
                "bit": 12,
                "description": "bitfield RIDLC",
                "width": 4
              },
              "FRADC": {
                "bit": 8,
                "description": "bitfield FRADC",
                "width": 4
              },
              "RADC": {
                "bit": 4,
                "description": "bitfield RADC",
                "width": 4
              },
              "RACC": {
                "bit": 0,
                "description": "bitfield RACC",
                "width": 4
              }
            },
            "AREA0": {
              "MASK": {
                "bit": 16,
                "description": "bitfield MASK",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 8
              }
            },
            "AREA1": {
              "MASK": {
                "bit": 16,
                "description": "bitfield MASK",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 8
              }
            },
            "AREA2": {
              "MASK": {
                "bit": 16,
                "description": "bitfield MASK",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 8
              }
            },
            "AREA3": {
              "MASK": {
                "bit": 16,
                "description": "bitfield MASK",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 8
              }
            },
            "AREA4": {
              "MASK": {
                "bit": 16,
                "description": "bitfield MASK",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 8
              }
            },
            "AREA5": {
              "MASK": {
                "bit": 16,
                "description": "bitfield MASK",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 8
              }
            },
            "AREA6": {
              "MASK": {
                "bit": 16,
                "description": "bitfield MASK",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 8
              }
            },
            "AREA7": {
              "MASK": {
                "bit": 16,
                "description": "bitfield MASK",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 8
              }
            },
            "ATIM0": {
              "ALEW": {
                "bit": 8,
                "description": "bitfield ALEW",
                "width": 4
              },
              "ALES": {
                "bit": 4,
                "description": "bitfield ALES",
                "width": 4
              },
              "ALC": {
                "bit": 0,
                "description": "bitfield ALC",
                "width": 4
              }
            },
            "SMODE": {
              "MSDCLKOFF": {
                "bit": 16,
                "description": "bitfield MSDCLKOFF"
              },
              "BASEL": {
                "bit": 12,
                "description": "bitfield BASEL",
                "width": 4
              },
              "RASEL": {
                "bit": 8,
                "description": "bitfield RASEL",
                "width": 4
              },
              "CASEL": {
                "bit": 4,
                "description": "bitfield CASEL",
                "width": 2
              },
              "ROFF": {
                "bit": 2,
                "description": "bitfield ROFF"
              },
              "PDON": {
                "bit": 1,
                "description": "bitfield PDON"
              },
              "SDON": {
                "bit": 0,
                "description": "bitfield SDON"
              }
            },
            "REFTIM": {
              "PREF": {
                "bit": 24,
                "description": "bitfield PREF"
              },
              "NREF": {
                "bit": 16,
                "description": "bitfield NREF",
                "width": 8
              },
              "REFC": {
                "bit": 0,
                "description": "bitfield REFC",
                "width": 16
              }
            },
            "PWRDWN": {
              "PDC": {
                "bit": 0,
                "description": "bitfield PDC",
                "width": 16
              }
            },
            "SDTIM": {
              "TDPL": {
                "bit": 24,
                "description": "bitfield TDPL",
                "width": 2
              },
              "TREFC": {
                "bit": 20,
                "description": "bitfield TREFC",
                "width": 4
              },
              "TRAS": {
                "bit": 16,
                "description": "bitfield TRAS",
                "width": 4
              },
              "TRCD": {
                "bit": 12,
                "description": "bitfield TRCD",
                "width": 4
              },
              "TRP": {
                "bit": 8,
                "description": "bitfield TRP",
                "width": 4
              },
              "TRC": {
                "bit": 4,
                "description": "bitfield TRC",
                "width": 4
              },
              "CL": {
                "bit": 0,
                "description": "bitfield CL",
                "width": 2
              }
            },
            "SDCMD": {
              "PEND": {
                "bit": 31,
                "description": "bitfield PEND"
              },
              "SDCKE": {
                "bit": 20,
                "description": "bitfield SDCKE"
              },
              "SDCS": {
                "bit": 19,
                "description": "bitfield SDCS"
              },
              "SDRAS": {
                "bit": 18,
                "description": "bitfield SDRAS"
              },
              "SDCAS": {
                "bit": 17,
                "description": "bitfield SDCAS"
              },
              "SDWE": {
                "bit": 16,
                "description": "bitfield SDWE"
              },
              "SDAD": {
                "bit": 0,
                "description": "bitfield SDAD",
                "width": 16
              }
            },
            "MEMCERR": {
              "SDION": {
                "bit": 3,
                "description": "bitfield SDION"
              },
              "SFION": {
                "bit": 2,
                "description": "bitfield SFION"
              },
              "SDER": {
                "bit": 1,
                "description": "bitfield SDER"
              },
              "SFER": {
                "bit": 0,
                "description": "bitfield SFER"
              }
            },
            "DCLKR": {
              "MCLKON": {
                "bit": 4,
                "description": "bitfield MCLKON"
              },
              "MDIV": {
                "bit": 0,
                "description": "bitfield MDIV",
                "width": 4
              }
            },
            "EST": {
              "WERR": {
                "bit": 0,
                "description": "bitfield WERR"
              }
            },
            "WEAD": {
              "ADDR": {
                "bit": 0,
                "description": "bitfield ADDR",
                "width": 32
              }
            },
            "ESCLR": {
              "WERRCLR": {
                "bit": 0,
                "description": "bitfield WERRCLR"
              }
            },
            "AMODE": {
              "WAEN": {
                "bit": 0,
                "description": "bitfield WAEN"
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBCLK",
              "base": "0x40036000"
            },
            {
              "name": "USB0",
              "base": "0x40040000",
              "irq": 78
            }
          ],
          "registers": {
            "UCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "register UCCR"
            },
            "UPCR1": {
              "offset": "0x04",
              "size": 8,
              "description": "register UPCR1"
            },
            "UPCR2": {
              "offset": "0x08",
              "size": 8,
              "description": "register UPCR2"
            },
            "UPCR3": {
              "offset": "0x0C",
              "size": 8,
              "description": "register UPCR3"
            },
            "UPCR4": {
              "offset": "0x10",
              "size": 8,
              "description": "register UPCR4"
            },
            "UPCR5": {
              "offset": "0x24",
              "size": 8,
              "description": "register UPCR5"
            },
            "UP_STR": {
              "offset": "0x14",
              "size": 8,
              "description": "register UP_STR"
            },
            "UPINT_ENR": {
              "offset": "0x18",
              "size": 8,
              "description": "register UPINT_ENR"
            },
            "UPINT_STR": {
              "offset": "0x20",
              "size": 8,
              "description": "register UPINT_STR"
            },
            "UPINT_CLR": {
              "offset": "0x1C",
              "size": 8,
              "description": "register UPINT_CLR"
            },
            "USBEN0": {
              "offset": "0x30",
              "size": 8,
              "description": "register USBEN0"
            },
            "USBEN1": {
              "offset": "0x34",
              "size": 8,
              "description": "register USBEN1"
            }
          },
          "bits": {
            "UCCR": {
              "UCEN1": {
                "bit": 3,
                "description": "bitfield UCEN1"
              },
              "UCSEL": {
                "bit": 1,
                "description": "bitfield UCSEL"
              },
              "UCEN0": {
                "bit": 0,
                "description": "bitfield UCEN0"
              }
            },
            "UPCR1": {
              "UPINC": {
                "bit": 1,
                "description": "bitfield UPINC"
              },
              "UPLLEN": {
                "bit": 0,
                "description": "bitfield UPLLEN"
              }
            },
            "UPCR2": {
              "UPOWT": {
                "bit": 0,
                "description": "bitfield UPOWT",
                "width": 3
              }
            },
            "UPCR3": {
              "UPLLK": {
                "bit": 0,
                "description": "bitfield UPLLK",
                "width": 5
              }
            },
            "UPCR4": {
              "UPLLN": {
                "bit": 0,
                "description": "bitfield UPLLN",
                "width": 7
              }
            },
            "UPCR5": {
              "UPLLM": {
                "bit": 0,
                "description": "bitfield UPLLM",
                "width": 4
              }
            },
            "UP_STR": {
              "UPRDY": {
                "bit": 0,
                "description": "bitfield UPRDY"
              }
            },
            "UPINT_ENR": {
              "UPCSE": {
                "bit": 0,
                "description": "bitfield UPCSE"
              }
            },
            "UPINT_STR": {
              "UPCSI": {
                "bit": 0,
                "description": "bitfield UPCSI"
              }
            },
            "UPINT_CLR": {
              "UPCSC": {
                "bit": 0,
                "description": "bitfield UPCSC"
              }
            },
            "USBEN0": {
              "USBEN0": {
                "bit": 0,
                "description": "bitfield USBEN0"
              }
            },
            "USBEN1": {
              "USBEN1": {
                "bit": 0,
                "description": "bitfield USBEN1"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC",
              "base": "0x40060000",
              "irq": 83
            }
          ],
          "registers": {
            "DMACR": {
              "offset": "0x00",
              "size": 32,
              "description": "register DMACR"
            },
            "DMACA0": {
              "offset": "0x10",
              "size": 32,
              "description": "register DMACA0"
            },
            "DMACB0": {
              "offset": "0x14",
              "size": 32,
              "description": "register DMACB0"
            },
            "DMACSA0": {
              "offset": "0x18",
              "size": 32,
              "description": "register DMACSA0"
            },
            "DMACDA0": {
              "offset": "0x1C",
              "size": 32,
              "description": "register DMACDA0"
            },
            "DMACA1": {
              "offset": "0x20",
              "size": 32,
              "description": "register DMACA1"
            },
            "DMACB1": {
              "offset": "0x24",
              "size": 32,
              "description": "register DMACB1"
            },
            "DMACSA1": {
              "offset": "0x28",
              "size": 32,
              "description": "register DMACSA1"
            },
            "DMACDA1": {
              "offset": "0x2C",
              "size": 32,
              "description": "register DMACDA1"
            },
            "DMACA2": {
              "offset": "0x30",
              "size": 32,
              "description": "register DMACA2"
            },
            "DMACB2": {
              "offset": "0x34",
              "size": 32,
              "description": "register DMACB2"
            },
            "DMACSA2": {
              "offset": "0x38",
              "size": 32,
              "description": "register DMACSA2"
            },
            "DMACDA2": {
              "offset": "0x3C",
              "size": 32,
              "description": "register DMACDA2"
            },
            "DMACA3": {
              "offset": "0x40",
              "size": 32,
              "description": "register DMACA3"
            },
            "DMACB3": {
              "offset": "0x44",
              "size": 32,
              "description": "register DMACB3"
            },
            "DMACSA3": {
              "offset": "0x48",
              "size": 32,
              "description": "register DMACSA3"
            },
            "DMACDA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "register DMACDA3"
            },
            "DMACA4": {
              "offset": "0x50",
              "size": 32,
              "description": "register DMACA4"
            },
            "DMACB4": {
              "offset": "0x54",
              "size": 32,
              "description": "register DMACB4"
            },
            "DMACSA4": {
              "offset": "0x58",
              "size": 32,
              "description": "register DMACSA4"
            },
            "DMACDA4": {
              "offset": "0x5C",
              "size": 32,
              "description": "register DMACDA4"
            },
            "DMACA5": {
              "offset": "0x60",
              "size": 32,
              "description": "register DMACA5"
            },
            "DMACB5": {
              "offset": "0x64",
              "size": 32,
              "description": "register DMACB5"
            },
            "DMACSA5": {
              "offset": "0x68",
              "size": 32,
              "description": "register DMACSA5"
            },
            "DMACDA5": {
              "offset": "0x6C",
              "size": 32,
              "description": "register DMACDA5"
            },
            "DMACA6": {
              "offset": "0x70",
              "size": 32,
              "description": "register DMACA6"
            },
            "DMACB6": {
              "offset": "0x74",
              "size": 32,
              "description": "register DMACB6"
            },
            "DMACSA6": {
              "offset": "0x78",
              "size": 32,
              "description": "register DMACSA6"
            },
            "DMACDA6": {
              "offset": "0x7C",
              "size": 32,
              "description": "register DMACDA6"
            },
            "DMACA7": {
              "offset": "0x80",
              "size": 32,
              "description": "register DMACA7"
            },
            "DMACB7": {
              "offset": "0x84",
              "size": 32,
              "description": "register DMACB7"
            },
            "DMACSA7": {
              "offset": "0x88",
              "size": 32,
              "description": "register DMACSA7"
            },
            "DMACDA7": {
              "offset": "0x8C",
              "size": 32,
              "description": "register DMACDA7"
            }
          },
          "bits": {
            "DMACR": {
              "DE": {
                "bit": 31,
                "description": "bitfield DE"
              },
              "DS": {
                "bit": 30,
                "description": "bitfield DS"
              },
              "PR": {
                "bit": 28,
                "description": "bitfield PR"
              },
              "DH": {
                "bit": 24,
                "description": "bitfield DH",
                "width": 4
              }
            },
            "DMACA0": {
              "EB": {
                "bit": 31,
                "description": "bitfield EB"
              },
              "PB": {
                "bit": 30,
                "description": "bitfield PB"
              },
              "ST": {
                "bit": 29,
                "description": "bitfield ST"
              },
              "IS": {
                "bit": 23,
                "description": "bitfield IS",
                "width": 6
              },
              "BC": {
                "bit": 16,
                "description": "bitfield BC",
                "width": 4
              },
              "TC": {
                "bit": 0,
                "description": "bitfield TC",
                "width": 16
              }
            },
            "DMACB0": {
              "MS": {
                "bit": 28,
                "description": "bitfield MS",
                "width": 2
              },
              "TW": {
                "bit": 26,
                "description": "bitfield TW",
                "width": 2
              },
              "FS": {
                "bit": 25,
                "description": "bitfield FS"
              },
              "FD": {
                "bit": 24,
                "description": "bitfield FD"
              },
              "RC": {
                "bit": 23,
                "description": "bitfield RC"
              },
              "RS": {
                "bit": 22,
                "description": "bitfield RS"
              },
              "RD": {
                "bit": 21,
                "description": "bitfield RD"
              },
              "EI": {
                "bit": 20,
                "description": "bitfield EI"
              },
              "CI": {
                "bit": 19,
                "description": "bitfield CI"
              },
              "SS": {
                "bit": 16,
                "description": "bitfield SS",
                "width": 3
              },
              "EM": {
                "bit": 0,
                "description": "bitfield EM"
              }
            }
          }
        },
        "DSTC": {
          "instances": [
            {
              "name": "DSTC",
              "base": "0x40061000",
              "irq": 91
            }
          ],
          "registers": {
            "DESTP": {
              "offset": "0x00",
              "size": 32,
              "description": "register DESTP"
            },
            "HWDESP": {
              "offset": "0x04",
              "size": 32,
              "description": "register HWDESP"
            },
            "CMD": {
              "offset": "0x08",
              "size": 8,
              "description": "register CMD"
            },
            "CFG": {
              "offset": "0x09",
              "size": 8,
              "description": "register CFG"
            },
            "SWTR": {
              "offset": "0x0A",
              "size": 16,
              "description": "register SWTR"
            },
            "MONERS": {
              "offset": "0x0C",
              "size": 32,
              "description": "register MONERS"
            },
            "DREQENB0": {
              "offset": "0x10",
              "size": 32,
              "description": "register DREQENB0"
            },
            "DREQENB1": {
              "offset": "0x14",
              "size": 32,
              "description": "register DREQENB1"
            },
            "DREQENB2": {
              "offset": "0x18",
              "size": 32,
              "description": "register DREQENB2"
            },
            "DREQENB3": {
              "offset": "0x1C",
              "size": 32,
              "description": "register DREQENB3"
            },
            "DREQENB4": {
              "offset": "0x20",
              "size": 32,
              "description": "register DREQENB4"
            },
            "DREQENB5": {
              "offset": "0x24",
              "size": 32,
              "description": "register DREQENB5"
            },
            "DREQENB6": {
              "offset": "0x28",
              "size": 32,
              "description": "register DREQENB6"
            },
            "DREQENB7": {
              "offset": "0x2C",
              "size": 32,
              "description": "register DREQENB7"
            },
            "HWINT0": {
              "offset": "0x30",
              "size": 32,
              "description": "register HWINT0"
            },
            "HWINT1": {
              "offset": "0x34",
              "size": 32,
              "description": "register HWINT1"
            },
            "HWINT2": {
              "offset": "0x38",
              "size": 32,
              "description": "register HWINT2"
            },
            "HWINT3": {
              "offset": "0x3C",
              "size": 32,
              "description": "register HWINT3"
            },
            "HWINT4": {
              "offset": "0x40",
              "size": 32,
              "description": "register HWINT4"
            },
            "HWINT5": {
              "offset": "0x44",
              "size": 32,
              "description": "register HWINT5"
            },
            "HWINT6": {
              "offset": "0x48",
              "size": 32,
              "description": "register HWINT6"
            },
            "HWINT7": {
              "offset": "0x4C",
              "size": 32,
              "description": "register HWINT7"
            },
            "DQMSK0": {
              "offset": "0x70",
              "size": 32,
              "description": "register DQMSK0"
            },
            "DQMSK1": {
              "offset": "0x74",
              "size": 32,
              "description": "register DQMSK1"
            },
            "DQMSK2": {
              "offset": "0x78",
              "size": 32,
              "description": "register DQMSK2"
            },
            "DQMSK3": {
              "offset": "0x7C",
              "size": 32,
              "description": "register DQMSK3"
            },
            "DQMSK4": {
              "offset": "0x80",
              "size": 32,
              "description": "register DQMSK4"
            },
            "DQMSK5": {
              "offset": "0x84",
              "size": 32,
              "description": "register DQMSK5"
            },
            "DQMSK6": {
              "offset": "0x88",
              "size": 32,
              "description": "register DQMSK6"
            },
            "DQMSK7": {
              "offset": "0x8C",
              "size": 32,
              "description": "register DQMSK7"
            },
            "DQMSKCLR0": {
              "offset": "0x90",
              "size": 32,
              "description": "register DQMSKCLR0"
            },
            "DQMSKCLR1": {
              "offset": "0x94",
              "size": 32,
              "description": "register DQMSKCLR1"
            },
            "DQMSKCLR2": {
              "offset": "0x98",
              "size": 32,
              "description": "register DQMSKCLR2"
            },
            "DQMSKCLR3": {
              "offset": "0x9C",
              "size": 32,
              "description": "register DQMSKCLR3"
            },
            "DQMSKCLR4": {
              "offset": "0xA0",
              "size": 32,
              "description": "register DQMSKCLR4"
            },
            "DQMSKCLR5": {
              "offset": "0xA4",
              "size": 32,
              "description": "register DQMSKCLR5"
            },
            "DQMSKCLR6": {
              "offset": "0xA8",
              "size": 32,
              "description": "register DQMSKCLR6"
            },
            "DQMSKCLR7": {
              "offset": "0xAC",
              "size": 32,
              "description": "register DQMSKCLR7"
            }
          },
          "bits": {
            "HWDESP": {
              "HWDESP": {
                "bit": 16,
                "description": "bitfield HWDESP",
                "width": 14
              },
              "CHANNEL": {
                "bit": 0,
                "description": "bitfield CHANNEL",
                "width": 8
              }
            },
            "CFG": {
              "SWPR": {
                "bit": 4,
                "description": "bitfield SWPR",
                "width": 3
              },
              "ESTE": {
                "bit": 3,
                "description": "bitfield ESTE"
              },
              "RBDIS": {
                "bit": 2,
                "description": "bitfield RBDIS"
              },
              "ERINTE": {
                "bit": 1,
                "description": "bitfield ERINTE"
              },
              "SWINTE": {
                "bit": 0,
                "description": "bitfield SWINTE"
              }
            },
            "SWTR": {
              "SWST": {
                "bit": 15,
                "description": "bitfield SWST"
              },
              "SWREQ": {
                "bit": 14,
                "description": "bitfield SWREQ"
              },
              "SWDESP": {
                "bit": 0,
                "description": "bitfield SWDESP",
                "width": 14
              }
            },
            "MONERS": {
              "EDESP": {
                "bit": 16,
                "description": "bitfield EDESP",
                "width": 14
              },
              "ECH": {
                "bit": 8,
                "description": "bitfield ECH",
                "width": 8
              },
              "EHS": {
                "bit": 6,
                "description": "bitfield EHS"
              },
              "ESTOP": {
                "bit": 4,
                "description": "bitfield ESTOP"
              },
              "DER": {
                "bit": 3,
                "description": "bitfield DER"
              },
              "EST": {
                "bit": 0,
                "description": "bitfield EST",
                "width": 3
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CANPRES",
              "base": "0x40037000"
            },
            {
              "name": "CAN0",
              "base": "0x40062000",
              "irq": 80
            },
            {
              "name": "CAN1",
              "base": "0x40063000",
              "irq": 81
            }
          ],
          "registers": {
            "CANPRE": {
              "offset": "0x00",
              "size": 8,
              "description": "register CANPRE"
            }
          },
          "bits": {
            "CANPRE": {
              "CANPRE": {
                "bit": 0,
                "description": "bitfield CANPRE",
                "width": 4
              }
            }
          }
        },
        "SDIF": {
          "instances": [
            {
              "name": "SDIF",
              "base": "0x4006E000",
              "irq": 118
            }
          ],
          "registers": {
            "DUMMY": {
              "offset": "0x00",
              "size": 32,
              "description": "register DUMMY"
            }
          }
        }
      },
      "interrupts": {
        "count": 144,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "CSV_IRQHandler"
          },
          {
            "number": 17,
            "name": "SWDT_IRQHandler"
          },
          {
            "number": 18,
            "name": "LVD_IRQHandler"
          },
          {
            "number": 27,
            "name": "EXINT0_IRQHandler"
          },
          {
            "number": 28,
            "name": "EXINT1_IRQHandler"
          },
          {
            "number": 29,
            "name": "EXINT2_IRQHandler"
          },
          {
            "number": 30,
            "name": "EXINT3_IRQHandler"
          },
          {
            "number": 31,
            "name": "EXINT4_IRQHandler"
          },
          {
            "number": 32,
            "name": "EXINT5_IRQHandler"
          },
          {
            "number": 33,
            "name": "EXINT6_IRQHandler"
          },
          {
            "number": 34,
            "name": "EXINT7_IRQHandler"
          },
          {
            "number": 35,
            "name": "QPRC0_IRQHandler"
          },
          {
            "number": 36,
            "name": "QPRC1_IRQHandler"
          },
          {
            "number": 37,
            "name": "WFG0_DTIF0_IRQHandler"
          },
          {
            "number": 38,
            "name": "WFG1_DTIF1_IRQHandler"
          },
          {
            "number": 39,
            "name": "WFG2_DTIF2_IRQHandler"
          },
          {
            "number": 40,
            "name": "FRT0_PEAK_IRQHandler"
          },
          {
            "number": 41,
            "name": "FRT0_ZERO_IRQHandler"
          },
          {
            "number": 42,
            "name": "ICU0_IRQHandler"
          },
          {
            "number": 43,
            "name": "OCU0_IRQHandler"
          },
          {
            "number": 44,
            "name": "FRT1_PEAK_IRQHandler"
          },
          {
            "number": 45,
            "name": "FRT1_ZERO_IRQHandler"
          },
          {
            "number": 46,
            "name": "ICU1_IRQHandler"
          },
          {
            "number": 47,
            "name": "OCU1_IRQHandler"
          },
          {
            "number": 48,
            "name": "FRT2_PEAK_IRQHandler"
          },
          {
            "number": 49,
            "name": "FRT2_ZERO_IRQHandler"
          },
          {
            "number": 50,
            "name": "ICU2_IRQHandler"
          },
          {
            "number": 51,
            "name": "OCU2_IRQHandler"
          },
          {
            "number": 52,
            "name": "PPG00_02_04_IRQHandler"
          },
          {
            "number": 53,
            "name": "PPG08_10_12_IRQHandler"
          },
          {
            "number": 54,
            "name": "PPG16_18_20_IRQHandler"
          },
          {
            "number": 55,
            "name": "BT0_IRQHandler"
          },
          {
            "number": 56,
            "name": "BT1_IRQHandler"
          },
          {
            "number": 57,
            "name": "BT2_IRQHandler"
          },
          {
            "number": 58,
            "name": "BT3_IRQHandler"
          },
          {
            "number": 59,
            "name": "BT4_IRQHandler"
          },
          {
            "number": 60,
            "name": "BT5_IRQHandler"
          },
          {
            "number": 61,
            "name": "BT6_IRQHandler"
          },
          {
            "number": 62,
            "name": "BT7_IRQHandler"
          },
          {
            "number": 63,
            "name": "DT1_2_IRQHandler"
          },
          {
            "number": 64,
            "name": "WC_IRQHandler"
          },
          {
            "number": 65,
            "name": "EXTBUS_ERR_IRQHandler"
          },
          {
            "number": 66,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 67,
            "name": "EXINT8_IRQHandler"
          },
          {
            "number": 68,
            "name": "EXINT9_IRQHandler"
          },
          {
            "number": 69,
            "name": "EXINT10_IRQHandler"
          },
          {
            "number": 70,
            "name": "EXINT11_IRQHandler"
          },
          {
            "number": 71,
            "name": "EXINT12_IRQHandler"
          },
          {
            "number": 72,
            "name": "EXINT13_IRQHandler"
          },
          {
            "number": 73,
            "name": "EXINT14_IRQHandler"
          },
          {
            "number": 74,
            "name": "EXINT15_IRQHandler"
          },
          {
            "number": 75,
            "name": "TIM_IRQHandler"
          },
          {
            "number": 76,
            "name": "MFS0_RX_IRQHandler"
          },
          {
            "number": 77,
            "name": "MFS0_TX_IRQHandler"
          },
          {
            "number": 78,
            "name": "MFS1_RX_IRQHandler"
          },
          {
            "number": 79,
            "name": "MFS1_TX_IRQHandler"
          },
          {
            "number": 80,
            "name": "MFS2_RX_IRQHandler"
          },
          {
            "number": 81,
            "name": "MFS2_TX_IRQHandler"
          },
          {
            "number": 82,
            "name": "MFS3_RX_IRQHandler"
          },
          {
            "number": 83,
            "name": "MFS3_TX_IRQHandler"
          },
          {
            "number": 84,
            "name": "MFS4_RX_IRQHandler"
          },
          {
            "number": 85,
            "name": "MFS4_TX_IRQHandler"
          },
          {
            "number": 86,
            "name": "MFS5_RX_IRQHandler"
          },
          {
            "number": 87,
            "name": "MFS5_TX_IRQHandler"
          },
          {
            "number": 88,
            "name": "MFS6_RX_IRQHandler"
          },
          {
            "number": 89,
            "name": "MFS6_TX_IRQHandler"
          },
          {
            "number": 90,
            "name": "MFS7_RX_IRQHandler"
          },
          {
            "number": 91,
            "name": "MFS7_TX_IRQHandler"
          },
          {
            "number": 92,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 93,
            "name": "ADC1_IRQHandler"
          },
          {
            "number": 94,
            "name": "USB0_IRQHandler"
          },
          {
            "number": 95,
            "name": "USB0_HOST_IRQHandler"
          },
          {
            "number": 96,
            "name": "CAN0_IRQHandler"
          },
          {
            "number": 97,
            "name": "CAN1_IRQHandler"
          },
          {
            "number": 99,
            "name": "DMAC0_IRQHandler"
          },
          {
            "number": 100,
            "name": "DMAC1_IRQHandler"
          },
          {
            "number": 101,
            "name": "DMAC2_IRQHandler"
          },
          {
            "number": 102,
            "name": "DMAC3_IRQHandler"
          },
          {
            "number": 103,
            "name": "DMAC4_IRQHandler"
          },
          {
            "number": 104,
            "name": "DMAC5_IRQHandler"
          },
          {
            "number": 105,
            "name": "DMAC6_IRQHandler"
          },
          {
            "number": 106,
            "name": "DMAC7_IRQHandler"
          },
          {
            "number": 107,
            "name": "DSTC_IRQHandler"
          },
          {
            "number": 108,
            "name": "EXINT16_17_18_19_IRQHandler"
          },
          {
            "number": 109,
            "name": "EXINT20_21_22_23_IRQHandler"
          },
          {
            "number": 110,
            "name": "EXINT24_25_26_27_IRQHandler"
          },
          {
            "number": 111,
            "name": "EXINT28_29_30_31_IRQHandler"
          },
          {
            "number": 112,
            "name": "QPRC2_IRQHandler"
          },
          {
            "number": 113,
            "name": "QPRC3_IRQHandler"
          },
          {
            "number": 114,
            "name": "BT8_IRQHandler"
          },
          {
            "number": 115,
            "name": "BT9_IRQHandler"
          },
          {
            "number": 116,
            "name": "BT10_IRQHandler"
          },
          {
            "number": 117,
            "name": "BT11_IRQHandler"
          },
          {
            "number": 118,
            "name": "BT12_13_14_15_IRQHandler"
          },
          {
            "number": 119,
            "name": "MFS8_RX_IRQHandler"
          },
          {
            "number": 120,
            "name": "MFS8_TX_IRQHandler"
          },
          {
            "number": 121,
            "name": "MFS9_RX_IRQHandler"
          },
          {
            "number": 122,
            "name": "MFS9_TX_IRQHandler"
          },
          {
            "number": 123,
            "name": "MFS10_RX_IRQHandler"
          },
          {
            "number": 124,
            "name": "MFS10_TX_IRQHandler"
          },
          {
            "number": 125,
            "name": "MFS11_RX_IRQHandler"
          },
          {
            "number": 126,
            "name": "MFS11_TX_IRQHandler"
          },
          {
            "number": 127,
            "name": "ADC2_IRQHandler"
          },
          {
            "number": 134,
            "name": "SD_IRQHandler"
          },
          {
            "number": 135,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 136,
            "name": "MFS12_RX_IRQHandler"
          },
          {
            "number": 137,
            "name": "MFS12_TX_IRQHandler"
          },
          {
            "number": 138,
            "name": "MFS13_RX_IRQHandler"
          },
          {
            "number": 139,
            "name": "MFS13_TX_IRQHandler"
          },
          {
            "number": 140,
            "name": "MFS14_RX_IRQHandler"
          },
          {
            "number": 141,
            "name": "MFS14_TX_IRQHandler"
          },
          {
            "number": 142,
            "name": "MFS15_RX_IRQHandler"
          },
          {
            "number": 143,
            "name": "MFS15_TX_IRQHandler"
          }
        ]
      }
    }
  }
}