/* Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.1.0-1ubuntu1~20.04 -fPIC -Os) */

module flop2flop2flop(din, dout, clk);
  input clk;
  input din;
  output dout;
  (* src = "flop2flop2flop.v:14.7-14.10" *)
  (* src = "flop2flop2flop.v:14.7-14.10" *)
  wire clk;
  (* src = "flop2flop2flop.v:13.7-13.10" *)
  (* src = "flop2flop2flop.v:13.7-13.10" *)
  wire din;
  (* keep = 32'h00000001 *)
  (* src = "flop2flop2flop.v:15.12-15.16" *)
  (* keep = 32'h00000001 *)
  (* src = "flop2flop2flop.v:15.12-15.16" *)
  wire dout;
  (* keep = 32'h00000001 *)
  (* src = "flop2flop2flop.v:17.5-17.7" *)
  wire q1;
  (* keep = 32'h00000001 *)
  (* src = "flop2flop2flop.v:18.8-18.10" *)
  wire q2;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _0_ (
    .C(clk),
    .D(din),
    .E(1'h1),
    .Q(q1),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _1_ (
    .C(clk),
    .D(q1),
    .E(1'h1),
    .Q(q2),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _2_ (
    .C(clk),
    .D(q2),
    .E(1'h1),
    .Q(dout),
    .R(1'h1)
  );
endmodule
