<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>Actual Width</TH>
<TH>Required Width</TH>
<TH>Type</TH>
<TH>Clock</TH>
<TH>Clock Edge</TH>
<TH>Target</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|INCNI</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|INCNI</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|F2S_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|F2S_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|INCBO_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|INCBO_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_d</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_d</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RE_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RE_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_d</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_d</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_CS_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_CS_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|WE_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.000</TD>
<TD >20.000</TD>
<TD >1.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|WE_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|BGACK|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|BGACK|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|BREQ|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|BREQ|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|BRIDGEIN|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|BRIDGEIN|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|BRIDGEOUT|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|BRIDGEOUT|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DECFIFO|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DECFIFO|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DIEH|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DIEH|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DIEL|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DIEL|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|F2CPUH|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|F2CPUH|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|F2CPUL|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|F2CPUL|clk</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
