# compile verilog/system verilog design source files
verilog xil_defaultlib  "delay_line1_tb_time_synth.v"
verilog xil_defaultlib  "../../../../lab6_1_3.srcs/sim_1/new/delay_line1_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
