{
  "design": {
    "design_info": {
      "boundary_crc": "0x3840541829FD09E4",
      "device": "xc7a35ticsg324-1L",
      "name": "ILA",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "ila_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ILA_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "probe0_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "probe1_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "probe2_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "probe3_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "probe4_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "ILA_ila_0_0",
        "xci_path": "ip/ILA_ila_0_0/ILA_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          },
          "C_PROBE1_WIDTH": {
            "value": "8"
          },
          "C_PROBE2_WIDTH": {
            "value": "32"
          },
          "C_PROBE3_WIDTH": {
            "value": "8"
          },
          "C_PROBE4_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "ila_0/clk"
        ]
      },
      "probe0_0_1": {
        "ports": [
          "probe0_0",
          "ila_0/probe0"
        ]
      },
      "probe1_0_1": {
        "ports": [
          "probe1_0",
          "ila_0/probe1"
        ]
      },
      "probe2_0_1": {
        "ports": [
          "probe2_0",
          "ila_0/probe2"
        ]
      },
      "probe3_0_1": {
        "ports": [
          "probe3_0",
          "ila_0/probe3"
        ]
      },
      "probe4_0_1": {
        "ports": [
          "probe4_0",
          "ila_0/probe4"
        ]
      }
    }
  }
}