// Seed: 4175741214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always_latch id_6 <= #1 id_4;
  assign module_1.id_3 = 0;
  always id_7 <= 1'b0;
  assign id_6 = 1;
  wire id_8;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5 * id_5 || id_4;
  reg id_7, id_8 = 1;
  assign id_7 = id_7;
  always id_5 <= 1;
  wire id_9;
  assign id_5 = id_4;
  always id_8 <= 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_4,
      id_9
  );
endmodule
