#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar  9 15:02:45 2019
# Process ID: 22570
# Current directory: /home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver/SolarRAT_Driver.runs/synth_1
# Command line: vivado -log SolarRAT_Driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SolarRAT_Driver.tcl
# Log file: /home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver/SolarRAT_Driver.runs/synth_1/SolarRAT_Driver.vds
# Journal file: /home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver/SolarRAT_Driver.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source SolarRAT_Driver.tcl -notrace
Command: synth_design -top SolarRAT_Driver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22600 
WARNING: [Synth 8-2490] overwriting previous definition of module XADC [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module mux_2t1_nb [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_2t1_nb.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1270.672 ; gain = 93.008 ; free physical = 10823 ; free virtual = 16805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SolarRAT_Driver' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:23]
	Parameter SWITCHES_ID bound to: 8'b11111111 
	Parameter LIGHT_ID bound to: 8'b00100001 
	Parameter led_ID bound to: 8'b01000000 
	Parameter SEG_ID bound to: 8'b10000001 
	Parameter ARDUINO_ID bound to: 8'b00100010 
INFO: [Synth 8-6157] synthesizing module 'RAT_MCU' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/RAT_MCU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'CONTROL_UNIT' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/CONTROL_UNIT.sv:20]
INFO: [Synth 8-226] default block is never used [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/CONTROL_UNIT.sv:122]
INFO: [Synth 8-226] default block is never used [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/CONTROL_UNIT.sv:157]
INFO: [Synth 8-226] default block is never used [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/CONTROL_UNIT.sv:186]
INFO: [Synth 8-226] default block is never used [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/CONTROL_UNIT.sv:336]
INFO: [Synth 8-226] default block is never used [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/CONTROL_UNIT.sv:411]
INFO: [Synth 8-226] default block is never used [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/CONTROL_UNIT.sv:518]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL_UNIT' (1#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/CONTROL_UNIT.sv:20]
INFO: [Synth 8-6157] synthesizing module 'I' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/I.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'I' (2#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/I.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux_4t1_nb' [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_4t1_nb.v:35]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_4t1_nb' (3#1) [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_4t1_nb.v:35]
INFO: [Synth 8-6157] synthesizing module 'ProgCounter' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ProgCounter.sv:23]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ProgCounter' (4#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ProgCounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ProgRom' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ProgRom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed | block}" *) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ProgRom.sv:28]
INFO: [Synth 8-3876] $readmem data file '/home/victor/CPE233/RAT/RAT8/tests/Exp9_10.mem' is read successfully [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ProgRom.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ProgRom' (5#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ProgRom.sv:21]
INFO: [Synth 8-6157] synthesizing module 'FLAGS' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/FLAGS.sv:30]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_2t1_nb.v:32]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (6#1) [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_2t1_nb.v:32]
INFO: [Synth 8-6155] done synthesizing module 'FLAGS' (7#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/FLAGS.sv:30]
INFO: [Synth 8-6157] synthesizing module 'mux_4t1_nb__parameterized0' [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_4t1_nb.v:35]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_4t1_nb__parameterized0' (7#1) [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_4t1_nb.v:35]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/REG_FILE.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (8#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/REG_FILE.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb__parameterized0' [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_2t1_nb.v:32]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb__parameterized0' (8#1) [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_2t1_nb.v:32]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ALU.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ALU.sv:10]
INFO: [Synth 8-6157] synthesizing module 'Stack_Pointer' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/Stack_Pointer.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'Stack_Pointer' (10#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/Stack_Pointer.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb__parameterized1' [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_2t1_nb.v:32]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb__parameterized1' (10#1) [/home/victor/SolarRAT/SolarRAT_Driver/Modules/mux_2t1_nb.v:32]
WARNING: [Synth 8-689] width (72) of port connection 'D0' does not match port width (10) of module 'mux_2t1_nb__parameterized1' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/RAT_MCU.sv:218]
WARNING: [Synth 8-689] width (32) of port connection 'D3' does not match port width (8) of module 'mux_4t1_nb__parameterized0' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/RAT_MCU.sv:229]
INFO: [Synth 8-6157] synthesizing module 'SCRATCH_RAM' [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/SCRATCH_RAM.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'SCRATCH_RAM' (11#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/SCRATCH_RAM.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RAT_MCU' (12#1) [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/RAT_MCU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'debounce_one_shot' [/home/victor/SolarRAT/SolarRAT_Driver/PER/debounce_one_shot.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'debounce_one_shot' (13#1) [/home/victor/SolarRAT/SolarRAT_Driver/PER/debounce_one_shot.sv:24]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:23]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_FRAME_WAIT bound to: 1 - type: integer 
	Parameter S_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'photoresistor_xadc' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver/SolarRAT_Driver.runs/synth_1/.Xil/Vivado-22570-TheShell/realtime/photoresistor_xadc_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'photoresistor_xadc' (14#1) [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver/SolarRAT_Driver.runs/synth_1/.Xil/Vivado-22570-TheShell/realtime/photoresistor_xadc_stub.v:5]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'photoresistor_xadc' requires 21 connections, but only 13 given [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:98]
INFO: [Synth 8-6157] synthesizing module 'bin2dec' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/bin2dec.v:19]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_DONE bound to: 1 - type: integer 
	Parameter S_DIVIDE bound to: 2 - type: integer 
	Parameter S_NEXT_DIGIT bound to: 3 - type: integer 
	Parameter S_CONVERT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin2dec' (15#1) [/home/victor/SolarRAT/SolarRAT_Driver/XADC/bin2dec.v:19]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [/home/victor/SolarRAT/SolarRAT_Driver/XADC/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (16#1) [/home/victor/SolarRAT/SolarRAT_Driver/XADC/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (17#1) [/home/victor/SolarRAT/SolarRAT_Driver/XADC/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (18#1) [/home/victor/SolarRAT/SolarRAT_Driver/XADC/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (19#1) [/home/victor/SolarRAT/SolarRAT_Driver/XADC/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (20#1) [/home/victor/SolarRAT/SolarRAT_Driver/XADC/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (21#1) [/home/victor/SolarRAT/SolarRAT_Driver/XADC/DigitToSeg.v:23]
WARNING: [Synth 8-3848] Net Address_in in module/entity XADC does not have driver. [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:37]
INFO: [Synth 8-6155] done synthesizing module 'XADC' (22#1) [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'led' does not match port width (16) of module 'XADC' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:131]
WARNING: [Synth 8-689] width (1) of port connection 'an' does not match port width (4) of module 'XADC' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:132]
WARNING: [Synth 8-689] width (32) of port connection 'dp' does not match port width (1) of module 'XADC' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:133]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:133]
WARNING: [Synth 8-689] width (1) of port connection 'seg' does not match port width (7) of module 'XADC' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:134]
INFO: [Synth 8-6157] synthesizing module 'dataOut' [/home/victor/SolarRAT/SolarRAT_Driver/PER/dataOut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dataOut' (23#1) [/home/victor/SolarRAT/SolarRAT_Driver/PER/dataOut.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (2) of module 'dataOut' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:141]
WARNING: [Synth 8-689] width (8) of port connection 'data' does not match port width (1) of module 'dataOut' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:142]
WARNING: [Synth 8-6014] Unused sequential element r_seg_reg was removed.  [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:99]
WARNING: [Synth 8-6014] Unused sequential element r_arduino_reg was removed.  [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:101]
WARNING: [Synth 8-3848] Net ANODES in module/entity SolarRAT_Driver does not have driver. [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:32]
WARNING: [Synth 8-3848] Net CATHODES in module/entity SolarRAT_Driver does not have driver. [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SolarRAT_Driver' (24#1) [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:23]
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[7] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[6] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[5] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[4] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[3] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[2] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[1] driven by constant 0
WARNING: [Synth 8-3331] design dataOut has unconnected port clk
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port ANODES[3]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port ANODES[2]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port ANODES[1]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port ANODES[0]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[7]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[6]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[5]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[4]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[3]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[2]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[1]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1304.797 ; gain = 127.133 ; free physical = 10836 ; free virtual = 16819
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin XLXI_47:rst to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/DigitToSeg.v:67]
WARNING: [Synth 8-3295] tying undriven pin segment1:in5[3] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in5[2] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in5[1] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in5[0] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in6[3] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in6[2] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in6[1] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in6[0] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in7[3] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in7[2] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in7[1] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in7[0] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[3] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[2] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[1] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[0] to constant 0 [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:135]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1304.797 ; gain = 127.133 ; free physical = 10837 ; free virtual = 16820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1304.797 ; gain = 127.133 ; free physical = 10837 ; free virtual = 16820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver/SolarRAT_Driver.srcs/sources_1/ip/photoresistor_xadc/photoresistor_xadc/photoresistor_xadc_in_context.xdc] for cell 'WIZARD/XLXI_7'
Finished Parsing XDC File [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver/SolarRAT_Driver.srcs/sources_1/ip/photoresistor_xadc/photoresistor_xadc/photoresistor_xadc_in_context.xdc] for cell 'WIZARD/XLXI_7'
Parsing XDC File [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc:107]
Finished Parsing XDC File [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SolarRAT_Driver_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/victor/SolarRAT/SolarRAT_Driver/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SolarRAT_Driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SolarRAT_Driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1630.133 ; gain = 0.000 ; free physical = 10597 ; free virtual = 16580
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1630.133 ; gain = 452.469 ; free physical = 10668 ; free virtual = 16651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1630.133 ; gain = 452.469 ; free physical = 10668 ; free virtual = 16651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for WIZARD/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1630.133 ; gain = 452.469 ; free physical = 10670 ; free virtual = 16653
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'CONTROL_UNIT'
INFO: [Synth 8-5545] ROM "FLG_SHAD_LD" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PC_INC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element PROG_IR_reg was removed.  [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ProgRom.sv:36]
INFO: [Synth 8-5546] ROM "Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/Stack_Pointer.sv:44]
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'debounce_one_shot'
INFO: [Synth 8-5546] ROM "DB_BTN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bin2dec'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'XADC__mod'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_leds" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_INIT |                             0001 | 00000000000000000000000000000000
                ST_FETCH |                             0010 | 00000000000000000000000000000001
                 ST_EXEC |                             0100 | 00000000000000000000000000000010
                 ST_INTR |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'CONTROL_UNIT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_init |                              000 | 00000000000000000000000000000000
              ST_BTN_low |                              001 | 00000000000000000000000000000001
      ST_BTN_low_to_high |                              010 | 00000000000000000000000000000010
             ST_BTN_high |                              011 | 00000000000000000000000000000011
      ST_BTN_high_to_low |                              100 | 00000000000000000000000000000100
             ST_one_shot |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'debounce_one_shot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                S_DIVIDE |                              001 |                              010
               S_CONVERT |                              010 |                              100
            S_NEXT_DIGIT |                              011 |                              011
                  S_DONE |                              100 |                              001
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bin2dec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
            S_FRAME_WAIT |                               01 |                               01
            S_CONVERSION |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'XADC__mod'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1630.133 ; gain = 452.469 ; free physical = 10658 ; free virtual = 16641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 6     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 2     
	  25 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 28    
	  28 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SolarRAT_Driver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 6     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 28    
	  28 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module I 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux_4t1_nb 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
Module ProgCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgRom 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module mux_2t1_nb 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module FLAGS 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module mux_4t1_nb__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module mux_2t1_nb__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Stack_Pointer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mux_2t1_nb__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module RAT_MCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module debounce_one_shot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module bin2dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module segClkDevider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module XADC__mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module dataOut 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "alu/Z" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PC/PC_COUNT_reg_rep was removed.  [/home/victor/SolarRAT/SolarRAT_Driver/RAT_MCU/ProgCounter.sv:37]
INFO: [Synth 8-5546] ROM "s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DB_BTN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "segment1/XLXI_47/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segment1/XLXI_47/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element b2d_din_reg was removed.  [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:110]
DSP Report: Generating DSP m_b2d/data1, operation Mode is: A2*(B:0x3e8).
DSP Report: register b2d_din_reg is absorbed into DSP m_b2d/data1.
DSP Report: operator m_b2d/data1 is absorbed into DSP m_b2d/data1.
INFO: [Synth 8-5546] ROM "r_leds" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[7] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[6] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[5] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[4] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[3] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[2] driven by constant 0
WARNING: [Synth 8-3917] design SolarRAT_Driver has port Arduino_Data[1] driven by constant 0
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port ANODES[3]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port ANODES[2]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port ANODES[1]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port ANODES[0]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[7]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[6]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[5]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[4]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[3]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[2]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[1]
WARNING: [Synth 8-3331] design SolarRAT_Driver has unconnected port CATHODES[0]
INFO: [Synth 8-3886] merging instance 'WIZARD/led_reg[0]' (FDE) to 'WIZARD/led_reg[1]'
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[28]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[27]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[26]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[25]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[24]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[23]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[22]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[21]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[20]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[19]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[18]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[17]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[16]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[15]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[14]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[13]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[12]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[11]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[10]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[9]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[8]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[7]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[6]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[5]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[4]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[3]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[2]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[1]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/div_reg[0]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[28]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[27]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[26]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[25]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[24]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[23]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[22]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[21]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[20]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[19]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[18]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[17]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[16]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[15]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[14]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[13]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[12]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[11]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[10]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[9]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[8]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[7]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[6]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[5]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[4]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[3]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[2]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[1]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/data_reg[0]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/mod_reg[3]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/mod_reg[2]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/mod_reg[1]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/mod_reg[0]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[15]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[14]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[13]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[12]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[11]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[10]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[9]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[8]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[7]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[6]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[5]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[4]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[3]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[2]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[1]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (m_b2d/dout_reg[0]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[15]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[14]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[13]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[12]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[11]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[10]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[9]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[8]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[7]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[6]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[5]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[4]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[3]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[2]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[1]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (sseg_data_reg[0]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (segment1/XLXI_47/count_reg[31]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (segment1/XLXI_47/count_reg[30]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (segment1/XLXI_47/count_reg[29]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (segment1/XLXI_47/count_reg[28]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (segment1/XLXI_47/count_reg[27]) is unused and will be removed from module XADC__mod.
WARNING: [Synth 8-3332] Sequential element (segment1/XLXI_47/count_reg[26]) is unused and will be removed from module XADC__mod.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1630.133 ; gain = 452.469 ; free physical = 10631 ; free virtual = 16619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------+---------------+----------------+
|Module Name  | RTL Object          | Depth x Width | Implemented As | 
+-------------+---------------------+---------------+----------------+
|CONTROL_UNIT | ALU_OPY_SEL         | 32x1          | LUT            | 
|ProgRom      | PROG_IR_reg         | 1024x18       | Block RAM      | 
|RAT_MCU      | PC/PC_COUNT_reg_rep | 1024x18       | Block RAM      | 
|RAT_MCU      | CU/ALU_OPY_SEL      | 32x1          | LUT            | 
+-------------+---------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+--------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object         | Inference | Size (Depth x Width) | Primitives       | 
+----------------+--------------------+-----------+----------------------+------------------+
|SolarRAT_Driver | MCU/RF/memory_reg  | Implied   | 32 x 8               | RAM32X1D x 8     | 
|SolarRAT_Driver | MCU/SCR/memory_reg | Implied   | 256 x 10             | RAM256X1S x 10   | 
+----------------+--------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|XADC        | A2*(B:0x3e8) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_3/MCU/PC/PC_COUNT_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1630.133 ; gain = 452.469 ; free physical = 10509 ; free virtual = 16504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1630.133 ; gain = 452.469 ; free physical = 10509 ; free virtual = 16504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+--------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object         | Inference | Size (Depth x Width) | Primitives       | 
+----------------+--------------------+-----------+----------------------+------------------+
|SolarRAT_Driver | MCU/RF/memory_reg  | Implied   | 32 x 8               | RAM32X1D x 8     | 
|SolarRAT_Driver | MCU/SCR/memory_reg | Implied   | 256 x 10             | RAM256X1S x 10   | 
+----------------+--------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'MCU/PROM/PROG_IR_reg_rep_bsel[7]' (FD) to 'MCU/PROM/PROG_IR_reg[7]'
INFO: [Synth 8-3886] merging instance 'MCU/PROM/PROG_IR_reg_rep_bsel[6]' (FD) to 'MCU/PROM/PROG_IR_reg[6]'
INFO: [Synth 8-3886] merging instance 'MCU/PROM/PROG_IR_reg_rep_bsel[5]' (FD) to 'MCU/PROM/PROG_IR_reg[5]'
INFO: [Synth 8-3886] merging instance 'MCU/PROM/PROG_IR_reg_rep_bsel[4]' (FD) to 'MCU/PROM/PROG_IR_reg[4]'
INFO: [Synth 8-3886] merging instance 'MCU/PROM/PROG_IR_reg_rep_bsel[3]' (FD) to 'MCU/PROM/PROG_IR_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1638.141 ; gain = 460.477 ; free physical = 10506 ; free virtual = 16501
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin daddr_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin daddr_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin daddr_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin daddr_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin daddr_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin daddr_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin daddr_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin reset_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \WIZARD/XLXI_7  has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.141 ; gain = 460.477 ; free physical = 10507 ; free virtual = 16502
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[7] with 1st driver pin 'r_leds_reg[7]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:97]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[7] with 2nd driver pin 'WIZARD/led_reg[7]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[6] with 1st driver pin 'r_leds_reg[6]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:97]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[6] with 2nd driver pin 'WIZARD/led_reg[6]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[5] with 1st driver pin 'r_leds_reg[5]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:97]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[5] with 2nd driver pin 'WIZARD/led_reg[5]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[4] with 1st driver pin 'r_leds_reg[4]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:97]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[4] with 2nd driver pin 'WIZARD/led_reg[4]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[3] with 1st driver pin 'r_leds_reg[3]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:97]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[3] with 2nd driver pin 'WIZARD/led_reg[3]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[2] with 1st driver pin 'r_leds_reg[2]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:97]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[2] with 2nd driver pin 'WIZARD/led_reg[2]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[0] with 1st driver pin 'r_leds_reg[0]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:97]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[0] with 2nd driver pin 'r_leds_reg[1]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver.sv:97]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[0] with 3rd driver pin 'WIZARD/led_reg[1]/Q' [/home/victor/SolarRAT/SolarRAT_Driver/XADC/XADC.v:75]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        7|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.141 ; gain = 460.477 ; free physical = 10507 ; free virtual = 16502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.141 ; gain = 460.477 ; free physical = 10507 ; free virtual = 16502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.141 ; gain = 460.477 ; free physical = 10507 ; free virtual = 16502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.141 ; gain = 460.477 ; free physical = 10507 ; free virtual = 16502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.141 ; gain = 460.477 ; free physical = 10507 ; free virtual = 16502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |photoresistor_xadc |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |photoresistor_xadc |     1|
|2     |BUFG               |     2|
|3     |CARRY4             |    20|
|4     |LUT1               |     4|
|5     |LUT2               |    34|
|6     |LUT3               |    32|
|7     |LUT4               |    48|
|8     |LUT5               |    71|
|9     |LUT6               |   109|
|10    |MUXF7              |    11|
|11    |MUXF8              |     4|
|12    |RAM256X1S          |    10|
|13    |RAM32X1D           |     8|
|14    |RAMB18E1_1         |     1|
|15    |FDRE               |    98|
|16    |FDSE               |     1|
|17    |IBUF               |    13|
|18    |OBUF               |    16|
|19    |OBUFT              |    12|
+------+-------------------+------+

Report Instance Areas: 
+------+-------------+------------------+------+
|      |Instance     |Module            |Cells |
+------+-------------+------------------+------+
|1     |top          |                  |   524|
|2     |  MCU        |RAT_MCU           |   314|
|3     |    CU       |CONTROL_UNIT      |    16|
|4     |    INTR_REG |I                 |     1|
|5     |    PC       |ProgCounter       |   194|
|6     |    RF       |REG_FILE          |    46|
|7     |    SCR      |SCRATCH_RAM       |    10|
|8     |    SP       |Stack_Pointer     |    24|
|9     |    alu      |ALU               |    13|
|10    |    flag     |FLAGS             |    10|
|11    |  ONESHOT    |debounce_one_shot |    34|
|12    |  WIZARD     |XADC__mod         |   122|
|13    |    m_b2d    |bin2dec           |    14|
+------+-------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.141 ; gain = 460.477 ; free physical = 10507 ; free virtual = 16502
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 25 critical warnings and 160 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1638.141 ; gain = 135.141 ; free physical = 10560 ; free virtual = 16555
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.148 ; gain = 460.477 ; free physical = 10560 ; free virtual = 16555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 225 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1638.148 ; gain = 472.305 ; free physical = 10559 ; free virtual = 16555
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/victor/SolarRAT/SolarRAT_Driver/SolarRAT_Driver/SolarRAT_Driver.runs/synth_1/SolarRAT_Driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SolarRAT_Driver_utilization_synth.rpt -pb SolarRAT_Driver_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1662.152 ; gain = 0.000 ; free physical = 10561 ; free virtual = 16557
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 15:03:31 2019...
