Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Dec  1 22:27:37 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/utilization/16_32i.txt
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: iStartCipher (HIGH)

oC0_reg[0]/G
oC0_reg[10]/G
oC0_reg[11]/G
oC0_reg[12]/G
oC0_reg[13]/G
oC0_reg[14]/G
oC0_reg[15]/G
oC0_reg[1]/G
oC0_reg[2]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC0_reg[8]/G
oC0_reg[9]/G
oC1_reg[0]/G
oC1_reg[10]/G
oC1_reg[11]/G
oC1_reg[12]/G
oC1_reg[13]/G
oC1_reg[14]/G
oC1_reg[15]/G
oC1_reg[1]/G
oC1_reg[2]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oC1_reg[8]/G
oC1_reg[9]/G
oDone_reg/G

 There are 33 register/latch pins with no clock driven by root clock pin: iStartDecipher (HIGH)

oC0_reg[0]/G
oC0_reg[10]/G
oC0_reg[11]/G
oC0_reg[12]/G
oC0_reg[13]/G
oC0_reg[14]/G
oC0_reg[15]/G
oC0_reg[1]/G
oC0_reg[2]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC0_reg[8]/G
oC0_reg[9]/G
oC1_reg[0]/G
oC1_reg[10]/G
oC1_reg[11]/G
oC1_reg[12]/G
oC1_reg[13]/G
oC1_reg[14]/G
oC1_reg[15]/G
oC1_reg[1]/G
oC1_reg[2]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oC1_reg[8]/G
oC1_reg[9]/G
oDone_reg/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

oC0_reg[0]/D
oC0_reg[10]/D
oC0_reg[11]/D
oC0_reg[12]/D
oC0_reg[13]/D
oC0_reg[14]/D
oC0_reg[15]/D
oC0_reg[1]/D
oC0_reg[2]/D
oC0_reg[3]/D
oC0_reg[4]/D
oC0_reg[5]/D
oC0_reg[6]/D
oC0_reg[7]/D
oC0_reg[8]/D
oC0_reg[9]/D
oC1_reg[0]/D
oC1_reg[10]/D
oC1_reg[11]/D
oC1_reg[12]/D
oC1_reg[13]/D
oC1_reg[14]/D
oC1_reg[15]/D
oC1_reg[1]/D
oC1_reg[2]/D
oC1_reg[3]/D
oC1_reg[4]/D
oC1_reg[5]/D
oC1_reg[6]/D
oC1_reg[7]/D
oC1_reg[8]/D
oC1_reg[9]/D
oDone_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 51 input ports with no input delay specified. (HIGH)

iKey_sub_i[0]
iKey_sub_i[10]
iKey_sub_i[11]
iKey_sub_i[12]
iKey_sub_i[13]
iKey_sub_i[14]
iKey_sub_i[15]
iKey_sub_i[1]
iKey_sub_i[2]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iKey_sub_i[8]
iKey_sub_i[9]
iStartCipher
iStartDecipher
iV0[0]
iV0[10]
iV0[11]
iV0[12]
iV0[13]
iV0[14]
iV0[15]
iV0[1]
iV0[2]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV0[8]
iV0[9]
iV1[0]
iV1[10]
iV1[11]
iV1[12]
iV1[13]
iV1[14]
iV1[15]
iV1[1]
iV1[2]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
iV1[8]
iV1[9]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

oC0[0]
oC0[10]
oC0[11]
oC0[12]
oC0[13]
oC0[14]
oC0[15]
oC0[1]
oC0[2]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC0[8]
oC0[9]
oC1[0]
oC1[10]
oC1[11]
oC1[12]
oC1[13]
oC1[14]
oC1[15]
oC1[1]
oC1[2]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oC1[8]
oC1[9]
oDone
oKey_address[0]
oKey_address[1]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0                  635        0.150        0.000                      0                  635        1.000        0.000                       0                   287  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.400}        2.800           357.143         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.121        0.000                      0                  635        0.150        0.000                      0                  635        1.000        0.000                       0                   287  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.103ns (40.746%)  route 1.604ns (59.254%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 7.066 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.637 r  cifrar/rAux3_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.421     7.058    cifrar/p_2_out[5]
    SLICE_X7Y63                                                       r  cifrar/rAux3[5]_i_1/I2
    SLICE_X7Y63          LUT5 (Prop_lut5_I2_O)        0.152     7.210 r  cifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     7.210    cifrar/rAux3_nxt[5]
    SLICE_X7Y63          FDRE                                         r  cifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.344     7.066    cifrar/CLK
    SLICE_X7Y63          FDRE                                         r  cifrar/rAux3_reg[5]/C
                         clock pessimism              0.265     7.331    
                         clock uncertainty           -0.035     7.296    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.035     7.331    cifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 1.175ns (43.549%)  route 1.523ns (56.451%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 7.066 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.482 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.482    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X7Y60                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.540 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X7Y61                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.719 r  cifrar/rAux3_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.340     7.059    cifrar/p_2_out[15]
    SLICE_X5Y63                                                       r  cifrar/rAux3[15]_i_2/I2
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.142     7.201 r  cifrar/rAux3[15]_i_2/O
                         net (fo=1, routed)           0.000     7.201    cifrar/rAux3_nxt[15]
    SLICE_X5Y63          FDRE                                         r  cifrar/rAux3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.344     7.066    cifrar/CLK
    SLICE_X5Y63          FDRE                                         r  cifrar/rAux3_reg[15]/C
                         clock pessimism              0.265     7.331    
                         clock uncertainty           -0.035     7.296    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)        0.035     7.331    cifrar/rAux3_reg[15]
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 1.084ns (40.172%)  route 1.614ns (59.829%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 7.067 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.482 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.482    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X7Y60                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.618 r  cifrar/rAux3_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.432     7.049    cifrar/p_2_out[10]
    SLICE_X6Y62                                                       r  cifrar/rAux3[10]_i_1/I2
    SLICE_X6Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.201 r  cifrar/rAux3[10]_i_1/O
                         net (fo=1, routed)           0.000     7.201    cifrar/rAux3_nxt[10]
    SLICE_X6Y62          FDRE                                         r  cifrar/rAux3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.345     7.067    cifrar/CLK
    SLICE_X6Y62          FDRE                                         r  cifrar/rAux3_reg[10]/C
                         clock pessimism              0.265     7.332    
                         clock uncertainty           -0.035     7.297    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.073     7.370    cifrar/rAux3_reg[10]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 1.026ns (38.683%)  route 1.626ns (61.317%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 7.070 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.560 r  cifrar/rAux3_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.444     7.003    cifrar/p_2_out[6]
    SLICE_X7Y55                                                       r  cifrar/rAux3[6]_i_1/I2
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.152     7.155 r  cifrar/rAux3[6]_i_1/O
                         net (fo=1, routed)           0.000     7.155    cifrar/rAux3_nxt[6]
    SLICE_X7Y55          FDRE                                         r  cifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.348     7.070    cifrar/CLK
    SLICE_X7Y55          FDRE                                         r  cifrar/rAux3_reg[6]/C
                         clock pessimism              0.265     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.035     7.335    cifrar/rAux3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.219ns (45.462%)  route 1.462ns (54.538%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 7.068 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.482 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.482    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X7Y60                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.540 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X7Y61                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.753 r  cifrar/rAux3_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.280     7.032    cifrar/p_2_out[13]
    SLICE_X6Y61                                                       r  cifrar/rAux3[13]_i_1/I2
    SLICE_X6Y61          LUT5 (Prop_lut5_I2_O)        0.152     7.184 r  cifrar/rAux3[13]_i_1/O
                         net (fo=1, routed)           0.000     7.184    cifrar/rAux3_nxt[13]
    SLICE_X6Y61          FDRE                                         r  cifrar/rAux3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.346     7.068    cifrar/CLK
    SLICE_X6Y61          FDRE                                         r  cifrar/rAux3_reg[13]/C
                         clock pessimism              0.265     7.333    
                         clock uncertainty           -0.035     7.298    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.072     7.370    cifrar/rAux3_reg[13]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.117ns (42.089%)  route 1.537ns (57.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 7.066 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.482 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.482    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X7Y60                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.661 r  cifrar/rAux3_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.354     7.015    cifrar/p_2_out[11]
    SLICE_X6Y63                                                       r  cifrar/rAux3[11]_i_1/I2
    SLICE_X6Y63          LUT5 (Prop_lut5_I2_O)        0.142     7.157 r  cifrar/rAux3[11]_i_1/O
                         net (fo=1, routed)           0.000     7.157    cifrar/rAux3_nxt[11]
    SLICE_X6Y63          FDRE                                         r  cifrar/rAux3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.344     7.066    cifrar/CLK
    SLICE_X6Y63          FDRE                                         r  cifrar/rAux3_reg[11]/C
                         clock pessimism              0.265     7.331    
                         clock uncertainty           -0.035     7.296    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)        0.073     7.369    cifrar/rAux3_reg[11]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 1.142ns (43.342%)  route 1.493ns (56.658%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 7.067 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.482 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.482    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X7Y60                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.540 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X7Y61                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.676 r  cifrar/rAux3_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.310     6.986    cifrar/p_2_out[14]
    SLICE_X6Y62                                                       r  cifrar/rAux3[14]_i_1/I2
    SLICE_X6Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.138 r  cifrar/rAux3[14]_i_1/O
                         net (fo=1, routed)           0.000     7.138    cifrar/rAux3_nxt[14]
    SLICE_X6Y62          FDRE                                         r  cifrar/rAux3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.345     7.067    cifrar/CLK
    SLICE_X6Y62          FDRE                                         r  cifrar/rAux3_reg[14]/C
                         clock pessimism              0.265     7.332    
                         clock uncertainty           -0.035     7.297    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.071     7.368    cifrar/rAux3_reg[14]
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.161ns (44.875%)  route 1.426ns (55.125%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 7.068 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.482 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.482    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X7Y60                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.695 r  cifrar/rAux3_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.243     6.938    cifrar/p_2_out[9]
    SLICE_X6Y61                                                       r  cifrar/rAux3[9]_i_1/I2
    SLICE_X6Y61          LUT5 (Prop_lut5_I2_O)        0.152     7.090 r  cifrar/rAux3[9]_i_1/O
                         net (fo=1, routed)           0.000     7.090    cifrar/rAux3_nxt[9]
    SLICE_X6Y61          FDRE                                         r  cifrar/rAux3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.346     7.068    cifrar/CLK
    SLICE_X6Y61          FDRE                                         r  cifrar/rAux3_reg[9]/C
                         clock pessimism              0.265     7.333    
                         clock uncertainty           -0.035     7.298    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.073     7.371    cifrar/rAux3_reg[9]
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.032ns (39.904%)  route 1.554ns (60.096%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 7.070 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.563 r  cifrar/rAux3_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.371     6.934    cifrar/p_2_out[4]
    SLICE_X6Y57                                                       r  cifrar/rAux3[4]_i_1/I2
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.155     7.089 r  cifrar/rAux3[4]_i_1/O
                         net (fo=1, routed)           0.000     7.089    cifrar/rAux3_nxt[4]
    SLICE_X6Y57          FDRE                                         r  cifrar/rAux3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.348     7.070    cifrar/CLK
    SLICE_X6Y57          FDRE                                         r  cifrar/rAux3_reg[4]/C
                         clock pessimism              0.265     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)        0.071     7.371    cifrar/rAux3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.800ns  (clk rise@2.800ns - clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.148ns (44.629%)  route 1.424ns (55.371%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 7.067 - 2.800 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.398     4.503    cifrar/CLK
    SLICE_X8Y61          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.308     4.811 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.793     5.604    cifrar/state[0]
    SLICE_X8Y57                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.053     5.657 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.390     6.047    cifrar/p_1_in[1]
    SLICE_X7Y58                                                       r  cifrar/rAux3[3]_i_10/I0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.053     6.100 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     6.100    cifrar/rAux3[3]_i_10_n_1
    SLICE_X7Y58                                                       r  cifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.424 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.424    cifrar/rAux3_reg[3]_i_3_n_1
    SLICE_X7Y59                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.482 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.482    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X7Y60                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.540 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X7Y61                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.679 r  cifrar/rAux3_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.241     6.920    cifrar/p_2_out[12]
    SLICE_X6Y62                                                       r  cifrar/rAux3[12]_i_1/I2
    SLICE_X6Y62          LUT5 (Prop_lut5_I2_O)        0.155     7.075 r  cifrar/rAux3[12]_i_1/O
                         net (fo=1, routed)           0.000     7.075    cifrar/rAux3_nxt[12]
    SLICE_X6Y62          FDRE                                         r  cifrar/rAux3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.800     2.800 r  
    P23                                               0.000     2.800 r  clk (IN)
                         net (fo=0)                   0.000     2.800    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.569 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.345     7.067    cifrar/CLK
    SLICE_X6Y62          FDRE                                         r  cifrar/rAux3_reg[12]/C
                         clock pessimism              0.265     7.332    
                         clock uncertainty           -0.035     7.297    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.072     7.369    cifrar/rAux3_reg[12]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.749%)  route 0.094ns (42.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.580     1.578    cifrar/CLK
    SLICE_X4Y53          FDRE                                         r  cifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100     1.678 r  cifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.094     1.772    cifrar/rCount_reg__0[1]
    SLICE_X5Y53                                                       r  cifrar/rCount[4]_i_2/I2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.028     1.800 r  cifrar/rCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.800    cifrar/p_0_in[4]
    SLICE_X5Y53          FDRE                                         r  cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.782     2.097    cifrar/CLK
    SLICE_X5Y53          FDRE                                         r  cifrar/rCount_reg[4]/C
                         clock pessimism             -0.508     1.589    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.061     1.650    cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 llave/oKey0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.828%)  route 0.145ns (53.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.551     1.549    llave/CLK
    SLICE_X11Y55         FDRE                                         r  llave/oKey0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.100     1.649 r  llave/oKey0_reg[1]/Q
                         net (fo=2, routed)           0.145     1.794    cifrar/Q[1]
    SLICE_X8Y56                                                       r  cifrar/rAux1[1]_i_1/I2
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.028     1.822 r  cifrar/rAux1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    cifrar/p_4_in[1]
    SLICE_X8Y56          FDRE                                         r  cifrar/rAux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.751     2.066    cifrar/CLK
    SLICE_X8Y56          FDRE                                         r  cifrar/rAux1_reg[1]/C
                         clock pessimism             -0.485     1.581    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.087     1.668    cifrar/rAux1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 llave/oKey2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.965%)  route 0.133ns (51.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.551     1.549    llave/CLK
    SLICE_X9Y56          FDRE                                         r  llave/oKey2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.100     1.649 r  llave/oKey2_reg[4]/Q
                         net (fo=6, routed)           0.133     1.782    cifrar/oKey2_reg[15][4]
    SLICE_X8Y56                                                       r  cifrar/rAux1[4]_i_1/I1
    SLICE_X8Y56          LUT6 (Prop_lut6_I1_O)        0.028     1.810 r  cifrar/rAux1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    cifrar/rAux1_nxt1_in[4]
    SLICE_X8Y56          FDRE                                         r  cifrar/rAux1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.751     2.066    cifrar/CLK
    SLICE_X8Y56          FDRE                                         r  cifrar/rAux1_reg[4]/C
                         clock pessimism             -0.506     1.560    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.087     1.647    cifrar/rAux1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            descifrar/rAux2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.174ns (65.275%)  route 0.093ns (34.725%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.550     1.548    descifrar/CLK
    SLICE_X11Y59         FDRE                                         r  descifrar/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.100     1.648 r  descifrar/sum_reg[15]/Q
                         net (fo=2, routed)           0.093     1.741    descifrar/sum_reg[15]
    SLICE_X10Y59                                                      r  descifrar/rAux2[15]_i_3/I0
    SLICE_X10Y59         LUT5 (Prop_lut5_I0_O)        0.028     1.769 r  descifrar/rAux2[15]_i_3/O
                         net (fo=1, routed)           0.000     1.769    descifrar/rAux2[15]_i_3_n_1
    SLICE_X10Y59                                                      r  descifrar/rAux2_reg[15]_i_2/S[3]
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.815 r  descifrar/rAux2_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.815    descifrar/rAux2_reg[15]_i_2_n_5
    SLICE_X10Y59         FDRE                                         r  descifrar/rAux2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.750     2.065    descifrar/CLK
    SLICE_X10Y59         FDRE                                         r  descifrar/rAux2_reg[15]/C
                         clock pessimism             -0.506     1.559    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.092     1.651    descifrar/rAux2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 llave/oKey0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.174ns (65.099%)  route 0.093ns (34.901%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.578     1.576    llave/CLK
    SLICE_X7Y60          FDRE                                         r  llave/oKey0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.100     1.676 r  llave/oKey0_reg[15]/Q
                         net (fo=2, routed)           0.093     1.769    cifrar/Q[15]
    SLICE_X6Y60                                                       r  cifrar/rAux1[15]_i_6/I0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.028     1.797 r  cifrar/rAux1[15]_i_6/O
                         net (fo=1, routed)           0.000     1.797    cifrar/rAux1[15]_i_6_n_1
    SLICE_X6Y60                                                       r  cifrar/rAux1_reg[15]_i_2/S[3]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.843 r  cifrar/rAux1_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.843    cifrar/rAux1_nxt1_in[15]
    SLICE_X6Y60          FDRE                                         r  cifrar/rAux1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.780     2.095    cifrar/CLK
    SLICE_X6Y60          FDRE                                         r  cifrar/rAux1_reg[15]/C
                         clock pessimism             -0.508     1.587    
    SLICE_X6Y60          FDRE (Hold_fdre_C_D)         0.092     1.679    cifrar/rAux1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 llave/oKey0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            cifrar/rAux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.862%)  route 0.110ns (46.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.581     1.579    llave/CLK
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.100     1.679 r  llave/oKey0_reg[3]/Q
                         net (fo=2, routed)           0.110     1.789    cifrar/Q[3]
    SLICE_X7Y54                                                       r  cifrar/rAux1[3]_i_1/I2
    SLICE_X7Y54          LUT4 (Prop_lut4_I2_O)        0.028     1.817 r  cifrar/rAux1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    cifrar/p_4_in[3]
    SLICE_X7Y54          FDRE                                         r  cifrar/rAux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.782     2.097    cifrar/CLK
    SLICE_X7Y54          FDRE                                         r  cifrar/rAux1_reg[3]/C
                         clock pessimism             -0.505     1.592    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.060     1.652    cifrar/rAux1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            descifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.146ns (61.239%)  route 0.092ns (38.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.551     1.549    descifrar/CLK
    SLICE_X10Y53         FDRE                                         r  descifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.118     1.667 r  descifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.092     1.759    descifrar/rCount_reg__0[1]
    SLICE_X11Y53                                                      r  descifrar/rCount[4]_i_1__0/I2
    SLICE_X11Y53         LUT5 (Prop_lut5_I2_O)        0.028     1.787 r  descifrar/rCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    descifrar/p_0_in__0[4]
    SLICE_X11Y53         FDRE                                         r  descifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.751     2.066    descifrar/CLK
    SLICE_X11Y53         FDRE                                         r  descifrar/rCount_reg[4]/C
                         clock pessimism             -0.506     1.560    
    SLICE_X11Y53         FDRE (Hold_fdre_C_D)         0.061     1.621    descifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            descifrar/rAux2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.178ns (65.737%)  route 0.093ns (34.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.550     1.548    descifrar/CLK
    SLICE_X11Y59         FDSE                                         r  descifrar/sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDSE (Prop_fdse_C_Q)         0.100     1.648 r  descifrar/sum_reg[12]/Q
                         net (fo=3, routed)           0.093     1.741    descifrar/sum_reg[12]
    SLICE_X10Y59                                                      r  descifrar/rAux2[15]_i_6/I0
    SLICE_X10Y59         LUT5 (Prop_lut5_I0_O)        0.028     1.769 r  descifrar/rAux2[15]_i_6/O
                         net (fo=1, routed)           0.000     1.769    descifrar/rAux2[15]_i_6_n_1
    SLICE_X10Y59                                                      r  descifrar/rAux2_reg[15]_i_2/S[0]
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.819 r  descifrar/rAux2_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.819    descifrar/rAux2_reg[15]_i_2_n_8
    SLICE_X10Y59         FDRE                                         r  descifrar/rAux2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.750     2.065    descifrar/CLK
    SLICE_X10Y59         FDRE                                         r  descifrar/rAux2_reg[12]/C
                         clock pessimism             -0.506     1.559    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.092     1.651    descifrar/rAux2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            descifrar/rAux2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.178ns (65.737%)  route 0.093ns (34.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.550     1.548    descifrar/CLK
    SLICE_X11Y58         FDSE                                         r  descifrar/sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDSE (Prop_fdse_C_Q)         0.100     1.648 r  descifrar/sum_reg[8]/Q
                         net (fo=3, routed)           0.093     1.741    descifrar/sum_reg[8]
    SLICE_X10Y58                                                      r  descifrar/rAux2[11]_i_5/I0
    SLICE_X10Y58         LUT5 (Prop_lut5_I0_O)        0.028     1.769 r  descifrar/rAux2[11]_i_5/O
                         net (fo=1, routed)           0.000     1.769    descifrar/rAux2[11]_i_5_n_1
    SLICE_X10Y58                                                      r  descifrar/rAux2_reg[11]_i_1/S[0]
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.819 r  descifrar/rAux2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    descifrar/rAux2_reg[11]_i_1_n_8
    SLICE_X10Y58         FDRE                                         r  descifrar/rAux2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.750     2.065    descifrar/CLK
    SLICE_X10Y58         FDRE                                         r  descifrar/rAux2_reg[8]/C
                         clock pessimism             -0.506     1.559    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.092     1.651    descifrar/rAux2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            llave/oKey_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.382%)  route 0.137ns (51.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.581     1.579    llave/CLK
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.100     1.679 r  llave/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.137     1.816    llave/oKey_address_nxt
    SLICE_X4Y54                                                       r  llave/oKey_address[1]_i_1/I1
    SLICE_X4Y54          LUT6 (Prop_lut6_I1_O)        0.028     1.844 r  llave/oKey_address[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    llave/oKey_address[1]_i_1_n_1
    SLICE_X4Y54          FDRE                                         r  llave/oKey_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.782     2.097    llave/CLK
    SLICE_X4Y54          FDRE                                         r  llave/oKey_address_reg[1]/C
                         clock pessimism             -0.485     1.612    
    SLICE_X4Y54          FDRE (Hold_fdre_C_D)         0.060     1.672    llave/oKey_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.400 }
Period(ns):         2.800
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.800       1.200      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         2.800       2.050      SLICE_X9Y63    llave/oKey1_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.800       2.050      SLICE_X9Y56    llave/oKey2_reg[7]/C
Min Period        n/a     FDSE/C   n/a            0.750         2.800       2.050      SLICE_X3Y54    llave/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.800       2.050      SLICE_X9Y62    llave/oKey3_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.800       2.050      SLICE_X11Y61   llave/oKey0_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.800       2.050      SLICE_X9Y63    llave/oKey1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.800       2.100      SLICE_X8Y61    cifrar/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.800       2.100      SLICE_X8Y61    cifrar/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.800       2.100      SLICE_X8Y61    cifrar/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.400       1.000      SLICE_X9Y62    llave/oKey3_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.400       1.000      SLICE_X11Y61   llave/oKey0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.400       1.000      SLICE_X9Y63    llave/oKey1_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.400       1.000      SLICE_X9Y63    llave/oKey1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.400       1.000      SLICE_X9Y56    llave/oKey2_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.400       1.000      SLICE_X9Y56    llave/oKey2_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         1.400       1.000      SLICE_X3Y54    llave/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         1.400       1.000      SLICE_X3Y54    llave/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.400       1.000      SLICE_X11Y61   llave/oKey0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.400       1.000      SLICE_X9Y63    llave/oKey1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X10Y62   descifrar/rAux3_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X11Y62   llave/oKey1_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X6Y61    cifrar/rAux3_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X2Y62    cifrar/sum_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X2Y62    cifrar/sum_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X2Y62    cifrar/sum_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X2Y62    cifrar/sum_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X5Y61    llave/oKey3_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X9Y62    llave/oKey3_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.400       1.050      SLICE_X9Y62    llave/oKey3_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oC1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            oC1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 2.923ns (57.503%)  route 2.160ns (42.497%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          LDCE                         0.000     0.000 r  oC1_reg[4]/G
    SLICE_X2Y55          LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  oC1_reg[4]/Q
                         net (fo=1, routed)           2.160     2.549    oC1_OBUF[4]
    D21                                                               r  oC1_OBUF[4]_inst/I
    D21                  OBUF (Prop_obuf_I_O)         2.534     5.084 r  oC1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.084    oC1[4]
    D21                                                               r  oC1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            oC1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.984ns  (logic 2.931ns (58.798%)  route 2.054ns (41.202%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          LDCE                         0.000     0.000 r  oC1_reg[12]/G
    SLICE_X2Y63          LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  oC1_reg[12]/Q
                         net (fo=1, routed)           2.054     2.443    oC1_OBUF[12]
    B25                                                               r  oC1_OBUF[12]_inst/I
    B25                  OBUF (Prop_obuf_I_O)         2.542     4.984 r  oC1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.984    oC1[12]
    B25                                                               r  oC1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            oC1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.973ns  (logic 2.925ns (58.822%)  route 2.048ns (41.178%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          LDCE                         0.000     0.000 r  oC1_reg[3]/G
    SLICE_X2Y55          LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  oC1_reg[3]/Q
                         net (fo=1, routed)           2.048     2.437    oC1_OBUF[3]
    C22                                                               r  oC1_OBUF[3]_inst/I
    C22                  OBUF (Prop_obuf_I_O)         2.536     4.973 r  oC1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.973    oC1[3]
    C22                                                               r  oC1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            oC1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 2.876ns (58.024%)  route 2.080ns (41.976%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE                         0.000     0.000 r  oC1_reg[13]/G
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[13]/Q
                         net (fo=1, routed)           2.080     2.429    oC1_OBUF[13]
    A22                                                               r  oC1_OBUF[13]_inst/I
    A22                  OBUF (Prop_obuf_I_O)         2.527     4.956 r  oC1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.956    oC1[13]
    A22                                                               r  oC1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            oC1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.924ns  (logic 2.923ns (59.366%)  route 2.001ns (40.634%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          LDCE                         0.000     0.000 r  oC1_reg[1]/G
    SLICE_X2Y57          LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  oC1_reg[1]/Q
                         net (fo=1, routed)           2.001     2.390    oC1_OBUF[1]
    A20                                                               r  oC1_OBUF[1]_inst/I
    A20                  OBUF (Prop_obuf_I_O)         2.534     4.924 r  oC1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.924    oC1[1]
    A20                                                               r  oC1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            oC1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.903ns  (logic 2.884ns (58.827%)  route 2.019ns (41.173%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE                         0.000     0.000 r  oC1_reg[10]/G
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[10]/Q
                         net (fo=1, routed)           2.019     2.368    oC1_OBUF[10]
    A23                                                               r  oC1_OBUF[10]_inst/I
    A23                  OBUF (Prop_obuf_I_O)         2.535     4.903 r  oC1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.903    oC1[10]
    A23                                                               r  oC1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            oC1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.853ns  (logic 2.915ns (60.065%)  route 1.938ns (39.935%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          LDCE                         0.000     0.000 r  oC1_reg[2]/G
    SLICE_X2Y57          LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  oC1_reg[2]/Q
                         net (fo=1, routed)           1.938     2.327    oC1_OBUF[2]
    B20                                                               r  oC1_OBUF[2]_inst/I
    B20                  OBUF (Prop_obuf_I_O)         2.526     4.853 r  oC1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.853    oC1[2]
    B20                                                               r  oC1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            oC1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.836ns  (logic 2.891ns (59.777%)  route 1.945ns (40.223%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          LDCE                         0.000     0.000 r  oC1_reg[15]/G
    SLICE_X0Y67          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[15]/Q
                         net (fo=1, routed)           1.945     2.294    oC1_OBUF[15]
    A25                                                               r  oC1_OBUF[15]_inst/I
    A25                  OBUF (Prop_obuf_I_O)         2.542     4.836 r  oC1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.836    oC1[15]
    A25                                                               r  oC1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            oC1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.826ns  (logic 2.866ns (59.385%)  route 1.960ns (40.615%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE                         0.000     0.000 r  oC1_reg[14]/G
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[14]/Q
                         net (fo=1, routed)           1.960     2.309    oC1_OBUF[14]
    B22                                                               r  oC1_OBUF[14]_inst/I
    B22                  OBUF (Prop_obuf_I_O)         2.517     4.826 r  oC1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.826    oC1[14]
    B22                                                               r  oC1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            oC1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.803ns  (logic 2.889ns (60.137%)  route 1.915ns (39.863%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          LDCE                         0.000     0.000 r  oC1_reg[7]/G
    SLICE_X0Y67          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[7]/Q
                         net (fo=1, routed)           1.915     2.264    oC1_OBUF[7]
    C26                                                               r  oC1_OBUF[7]_inst/I
    C26                  OBUF (Prop_obuf_I_O)         2.540     4.803 r  oC1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.803    oC1[7]
    C26                                                               r  oC1[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.160ns (18.634%)  route 0.699ns (81.366%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.699     0.831    cifrar/iStartCipher_IBUF
    SLICE_X0Y59                                                       r  cifrar/oC0_reg[7]_i_1/I2
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.028     0.859 r  cifrar/oC0_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.859    cifrar_n_10
    SLICE_X0Y59          LDCE                                         r  oC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.160ns (17.014%)  route 0.781ns (82.986%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.615     0.748    cifrar/iStartCipher_IBUF
    SLICE_X0Y57                                                       r  cifrar/oC0_reg[1]_i_1/I2
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.028     0.776 r  cifrar/oC0_reg[1]_i_1/O
                         net (fo=1, routed)           0.165     0.941    cifrar_n_16
    SLICE_X2Y57          LDCE                                         r  oC0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.160ns (16.680%)  route 0.800ns (83.320%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.741     0.874    cifrar/iStartCipher_IBUF
    SLICE_X1Y58                                                       r  cifrar/oC0_reg[3]_i_1/I2
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.028     0.902 r  cifrar/oC0_reg[3]_i_1/O
                         net (fo=1, routed)           0.058     0.960    cifrar_n_14
    SLICE_X0Y58          LDCE                                         r  oC0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.162ns (16.716%)  route 0.808ns (83.284%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.699     0.831    cifrar/iStartCipher_IBUF
    SLICE_X0Y59                                                       r  cifrar/oC0_reg[8]_i_1__0/I2
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.030     0.861 r  cifrar/oC0_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.109     0.970    cifrar_n_9
    SLICE_X0Y59          LDCE                                         r  oC0_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.162ns (15.844%)  route 0.861ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.615     0.748    cifrar/iStartCipher_IBUF
    SLICE_X0Y57                                                       r  cifrar/oC0_reg[2]_i_1/I2
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.030     0.778 r  cifrar/oC0_reg[2]_i_1/O
                         net (fo=1, routed)           0.245     1.023    cifrar_n_15
    SLICE_X0Y63          LDCE                                         r  oC0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.144ns  (logic 0.161ns (14.083%)  route 0.983ns (85.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.826     0.959    cifrar/iStartCipher_IBUF
    SLICE_X1Y60                                                       r  cifrar/oC1_reg[6]_i_1/I2
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.029     0.988 r  cifrar/oC1_reg[6]_i_1/O
                         net (fo=1, routed)           0.156     1.144    cifrar_n_27
    SLICE_X1Y64          LDCE                                         r  oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.174ns  (logic 0.160ns (13.640%)  route 1.013ns (86.360%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.834     0.966    cifrar/iStartCipher_IBUF
    SLICE_X0Y60                                                       r  cifrar/oC0_reg[15]_i_1/I2
    SLICE_X0Y60          LUT3 (Prop_lut3_I2_O)        0.028     0.994 r  cifrar/oC0_reg[15]_i_1/O
                         net (fo=1, routed)           0.180     1.174    cifrar_n_2
    SLICE_X0Y67          LDCE                                         r  oC0_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.195ns  (logic 0.160ns (13.394%)  route 1.035ns (86.606%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.883     1.016    cifrar/iStartCipher_IBUF
    SLICE_X1Y62                                                       r  cifrar/oC1_reg[13]_i_1/I2
    SLICE_X1Y62          LUT3 (Prop_lut3_I2_O)        0.028     1.044 r  cifrar/oC1_reg[13]_i_1/O
                         net (fo=1, routed)           0.152     1.195    cifrar_n_20
    SLICE_X0Y64          LDCE                                         r  oC1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.196ns  (logic 0.162ns (13.550%)  route 1.034ns (86.450%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.886     1.018    cifrar/iStartCipher_IBUF
    SLICE_X1Y61                                                       r  cifrar/oC0_reg[14]_i_1/I2
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.030     1.048 r  cifrar/oC0_reg[14]_i_1/O
                         net (fo=1, routed)           0.148     1.196    cifrar_n_3
    SLICE_X0Y63          LDCE                                         r  oC0_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.198ns  (logic 0.162ns (13.528%)  route 1.036ns (86.472%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               r  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          0.832     0.964    cifrar/iStartCipher_IBUF
    SLICE_X1Y61                                                       r  cifrar/oC0_reg[12]_i_1__0/I2
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.030     0.994 r  cifrar/oC0_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.204     1.198    cifrar_n_5
    SLICE_X0Y66          LDCE                                         r  oC0_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 llave/oKey_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oKey_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.484ns  (logic 2.746ns (61.241%)  route 1.738ns (38.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.459     4.564    llave/CLK
    SLICE_X4Y54          FDRE                                         r  llave/oKey_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.833 r  llave/oKey_address_reg[1]/Q
                         net (fo=6, routed)           1.738     6.571    oKey_address_OBUF[1]
    P25                                                               r  oKey_address_OBUF[1]_inst/I
    P25                  OBUF (Prop_obuf_I_O)         2.477     9.048 r  oKey_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.048    oKey_address[1]
    P25                                                               r  oKey_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 llave/oKey_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oKey_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.474ns  (logic 2.727ns (60.957%)  route 1.747ns (39.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.459     4.564    llave/CLK
    SLICE_X4Y54          FDRE                                         r  llave/oKey_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.833 r  llave/oKey_address_reg[0]/Q
                         net (fo=6, routed)           1.747     6.580    oKey_address_OBUF[0]
    N19                                                               r  oKey_address_OBUF[0]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         2.458     9.038 r  oKey_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.038    oKey_address[0]
    N19                                                               r  oKey_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.281ns  (logic 0.333ns (14.598%)  route 1.948ns (85.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.458     4.563    cifrar/CLK
    SLICE_X4Y57          FDRE                                         r  cifrar/oC1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.269     4.832 r  cifrar/oC1_reg[0]/Q
                         net (fo=5, routed)           1.386     6.218    cifrar/oC1_cipher[0]
    SLICE_X0Y60                                                       r  cifrar/oC1_reg[0]_i_1/I0
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.064     6.282 r  cifrar/oC1_reg[0]_i_1/O
                         net (fo=1, routed)           0.562     6.844    cifrar_n_33
    SLICE_X0Y64          LDCE                                         r  oC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.956ns  (logic 0.332ns (16.977%)  route 1.624ns (83.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.460     4.565    descifrar/CLK
    SLICE_X1Y56          FDRE                                         r  descifrar/oC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.269     4.834 r  descifrar/oC1_reg[14]/Q
                         net (fo=5, routed)           1.148     5.982    cifrar/oC1_reg[15]_0[14]
    SLICE_X1Y62                                                       r  cifrar/oC1_reg[14]_i_1/I1
    SLICE_X1Y62          LUT3 (Prop_lut3_I1_O)        0.063     6.045 r  cifrar/oC1_reg[14]_i_1/O
                         net (fo=1, routed)           0.476     6.521    cifrar_n_19
    SLICE_X0Y64          LDCE                                         r  oC1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.322ns (16.589%)  route 1.619ns (83.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.457     4.562    cifrar/CLK
    SLICE_X4Y59          FDRE                                         r  cifrar/oC1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.831 r  cifrar/oC1_reg[9]/Q
                         net (fo=5, routed)           1.011     5.842    cifrar/oC1_cipher[9]
    SLICE_X0Y60                                                       r  cifrar/oC1_reg[9]_i_1/I0
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.053     5.895 r  cifrar/oC1_reg[9]_i_1/O
                         net (fo=1, routed)           0.608     6.503    cifrar_n_24
    SLICE_X0Y68          LDCE                                         r  oC1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.922ns  (logic 0.361ns (18.783%)  route 1.561ns (81.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.459     4.564    descifrar/CLK
    SLICE_X6Y56          FDRE                                         r  descifrar/oC0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.872 r  descifrar/oC0_reg[9]/Q
                         net (fo=6, routed)           0.973     5.845    cifrar/oC0_reg[15]_0[9]
    SLICE_X3Y63                                                       r  cifrar/oC0_reg[9]_i_1/I1
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.053     5.898 r  cifrar/oC0_reg[9]_i_1/O
                         net (fo=1, routed)           0.588     6.486    cifrar_n_8
    SLICE_X0Y68          LDCE                                         r  oC0_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.858ns  (logic 0.333ns (17.921%)  route 1.525ns (82.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.458     4.563    cifrar/CLK
    SLICE_X5Y58          FDRE                                         r  cifrar/oC0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.269     4.832 r  cifrar/oC0_reg[4]/Q
                         net (fo=4, routed)           0.831     5.663    cifrar/oC0_cipher[4]
    SLICE_X1Y58                                                       r  cifrar/oC0_reg[4]_i_1__0/I0
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.064     5.727 r  cifrar/oC0_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.694     6.421    cifrar_n_13
    SLICE_X1Y64          LDCE                                         r  oC0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 0.322ns (17.546%)  route 1.513ns (82.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.459     4.564    descifrar/CLK
    SLICE_X7Y56          FDRE                                         r  descifrar/oC1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.269     4.833 r  descifrar/oC1_reg[7]/Q
                         net (fo=6, routed)           0.993     5.826    cifrar/oC1_reg[15]_0[7]
    SLICE_X4Y62                                                       r  cifrar/oC1_reg[7]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     5.879 r  cifrar/oC1_reg[7]_i_1/O
                         net (fo=1, routed)           0.520     6.399    cifrar_n_26
    SLICE_X0Y67          LDCE                                         r  oC1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.824ns  (logic 0.361ns (19.791%)  route 1.463ns (80.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.460     4.565    descifrar/CLK
    SLICE_X2Y54          FDRE                                         r  descifrar/oC0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.308     4.873 r  descifrar/oC0_reg[3]/Q
                         net (fo=5, routed)           1.317     6.190    cifrar/oC0_reg[15]_0[3]
    SLICE_X1Y58                                                       r  cifrar/oC0_reg[3]_i_1/I1
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.053     6.243 r  cifrar/oC0_reg[3]_i_1/O
                         net (fo=1, routed)           0.146     6.389    cifrar_n_14
    SLICE_X0Y58          LDCE                                         r  oC0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.810ns  (logic 0.332ns (18.338%)  route 1.478ns (81.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.457     4.562    cifrar/CLK
    SLICE_X5Y59          FDRE                                         r  cifrar/oC0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.269     4.831 r  cifrar/oC0_reg[10]/Q
                         net (fo=5, routed)           0.829     5.660    cifrar/oC0_cipher[10]
    SLICE_X3Y63                                                       r  cifrar/oC0_reg[10]_i_1/I0
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.063     5.723 r  cifrar/oC0_reg[10]_i_1/O
                         net (fo=1, routed)           0.649     6.372    cifrar_n_7
    SLICE_X0Y68          LDCE                                         r  oC0_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cifrar/oC0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.128ns (29.473%)  route 0.306ns (70.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.579     1.577    cifrar/CLK
    SLICE_X5Y58          FDRE                                         r  cifrar/oC0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.100     1.677 r  cifrar/oC0_reg[7]/Q
                         net (fo=5, routed)           0.306     1.983    cifrar/oC0_cipher[7]
    SLICE_X0Y59                                                       r  cifrar/oC0_reg[7]_i_1/I0
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.028     2.011 r  cifrar/oC0_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.011    cifrar_n_10
    SLICE_X0Y59          LDCE                                         r  oC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.128ns (28.274%)  route 0.325ns (71.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.579     1.577    descifrar/CLK
    SLICE_X0Y60          FDRE                                         r  descifrar/oC0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.100     1.677 r  descifrar/oC0_reg[15]/Q
                         net (fo=4, routed)           0.145     1.822    cifrar/oC0_reg[15]_0[15]
    SLICE_X0Y60                                                       r  cifrar/oC0_reg[15]_i_1/I1
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.028     1.850 r  cifrar/oC0_reg[15]_i_1/O
                         net (fo=1, routed)           0.180     2.030    cifrar_n_2
    SLICE_X0Y67          LDCE                                         r  oC0_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.128ns (28.295%)  route 0.324ns (71.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.580     1.578    descifrar/CLK
    SLICE_X5Y55          FDRE                                         r  descifrar/oC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.100     1.678 r  descifrar/oC1_reg[3]/Q
                         net (fo=5, routed)           0.151     1.829    cifrar/oC1_reg[15]_0[3]
    SLICE_X4Y55                                                       r  cifrar/oC1_reg[3]_i_1/I1
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.028     1.857 r  cifrar/oC1_reg[3]_i_1/O
                         net (fo=1, routed)           0.173     2.030    cifrar_n_30
    SLICE_X2Y55          LDCE                                         r  oC1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.128ns (27.518%)  route 0.337ns (72.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.580     1.578    descifrar/CLK
    SLICE_X4Y55          FDRE                                         r  descifrar/oC1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.100     1.678 r  descifrar/oC1_reg[1]/Q
                         net (fo=5, routed)           0.202     1.880    cifrar/oC1_reg[15]_0[1]
    SLICE_X4Y56                                                       r  cifrar/oC1_reg[1]_i_1/I1
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.028     1.908 r  cifrar/oC1_reg[1]_i_1/O
                         net (fo=1, routed)           0.136     2.043    cifrar_n_32
    SLICE_X2Y57          LDCE                                         r  oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.133ns (27.962%)  route 0.343ns (72.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.579     1.577    descifrar/CLK
    SLICE_X1Y60          FDRE                                         r  descifrar/oC0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.100     1.677 r  descifrar/oC0_reg[14]/Q
                         net (fo=5, routed)           0.195     1.872    cifrar/oC0_reg[15]_0[14]
    SLICE_X1Y61                                                       r  cifrar/oC0_reg[14]_i_1/I1
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.033     1.905 r  cifrar/oC0_reg[14]_i_1/O
                         net (fo=1, routed)           0.148     2.053    cifrar_n_3
    SLICE_X0Y63          LDCE                                         r  oC0_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.131ns (26.619%)  route 0.361ns (73.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.580     1.578    descifrar/CLK
    SLICE_X0Y57          FDRE                                         r  descifrar/oC0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.100     1.678 r  descifrar/oC0_reg[8]/Q
                         net (fo=6, routed)           0.253     1.931    cifrar/oC0_reg[15]_0[8]
    SLICE_X0Y59                                                       r  cifrar/oC0_reg[8]_i_1__0/I1
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.031     1.962 r  cifrar/oC0_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.109     2.070    cifrar_n_9
    SLICE_X0Y59          LDCE                                         r  oC0_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.129ns (26.020%)  route 0.367ns (73.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.578     1.576    cifrar/CLK
    SLICE_X4Y60          FDRE                                         r  cifrar/oC1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.100     1.676 r  cifrar/oC1_reg[12]/Q
                         net (fo=4, routed)           0.219     1.895    cifrar/oC1_cipher[12]
    SLICE_X4Y62                                                       r  cifrar/oC1_reg[12]_i_1__0/I0
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.029     1.924 r  cifrar/oC1_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.148     2.072    cifrar_n_21
    SLICE_X2Y63          LDCE                                         r  oC1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.128ns (25.841%)  route 0.367ns (74.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.579     1.577    cifrar/CLK
    SLICE_X5Y57          FDRE                                         r  cifrar/oC0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.100     1.677 r  cifrar/oC0_reg[3]/Q
                         net (fo=4, routed)           0.309     1.986    cifrar/oC0_cipher[3]
    SLICE_X1Y58                                                       r  cifrar/oC0_reg[3]_i_1/I0
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.028     2.014 r  cifrar/oC0_reg[3]_i_1/O
                         net (fo=1, routed)           0.058     2.072    cifrar_n_14
    SLICE_X0Y58          LDCE                                         r  oC0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oC1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.130ns (26.045%)  route 0.369ns (73.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.580     1.578    descifrar/CLK
    SLICE_X5Y55          FDRE                                         r  descifrar/oC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.100     1.678 r  descifrar/oC1_reg[2]/Q
                         net (fo=5, routed)           0.149     1.827    cifrar/oC1_reg[15]_0[2]
    SLICE_X4Y56                                                       r  cifrar/oC1_reg[2]_i_1/I1
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.030     1.857 r  cifrar/oC1_reg[2]_i_1/O
                         net (fo=1, routed)           0.220     2.077    cifrar_n_31
    SLICE_X2Y57          LDCE                                         r  oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Destination:            oDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.130ns (25.541%)  route 0.379ns (74.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.580     1.578    cifrar/CLK
    SLICE_X5Y54          FDRE                                         r  cifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.100     1.678 r  cifrar/oDone_reg/Q
                         net (fo=5, routed)           0.152     1.830    cifrar/oDone_cipher
    SLICE_X4Y55                                                       r  cifrar/oDone_reg_i_1/I0
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.030     1.860 r  cifrar/oDone_reg_i_1/O
                         net (fo=1, routed)           0.227     2.087    cifrar_n_1
    SLICE_X0Y49          LDCE                                         r  oDone_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           414 Endpoints
Min Delay           414 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/oKey0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 0.921ns (18.973%)  route 3.935ns (81.027%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.662     4.856    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.349     4.271    llave/CLK
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[0]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/oKey0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 0.921ns (18.973%)  route 3.935ns (81.027%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.662     4.856    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.349     4.271    llave/CLK
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[2]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/oKey0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 0.921ns (18.973%)  route 3.935ns (81.027%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.662     4.856    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.349     4.271    llave/CLK
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[3]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 0.921ns (19.452%)  route 3.815ns (80.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.542     4.737    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X3Y54          FDSE                                         r  llave/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.349     4.271    llave/CLK
    SLICE_X3Y54          FDSE                                         r  llave/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 0.921ns (19.452%)  route 3.815ns (80.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.542     4.737    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.349     4.271    llave/CLK
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 0.921ns (19.452%)  route 3.815ns (80.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.542     4.737    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.349     4.271    llave/CLK
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 0.921ns (19.452%)  route 3.815ns (80.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.542     4.737    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.349     4.271    llave/CLK
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 0.921ns (19.452%)  route 3.815ns (80.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.542     4.737    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.349     4.271    llave/CLK
    SLICE_X3Y54          FDRE                                         r  llave/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/oKey2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 0.921ns (19.852%)  route 3.720ns (80.148%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.447     4.641    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X7Y53          FDRE                                         r  llave/oKey2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.348     4.270    llave/CLK
    SLICE_X7Y53          FDRE                                         r  llave/oKey2_reg[0]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/oKey2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 0.921ns (19.852%)  route 3.720ns (80.148%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    L24                                                               f  iStartCipher_IBUF_inst/I
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  iStartCipher_IBUF_inst/O
                         net (fo=87, routed)          2.273     3.141    llave/iStartCipher_IBUF
    SLICE_X4Y62                                                       f  llave/FSM_onehot_state[4]_i_1/I1
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.053     3.194 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=70, routed)          1.447     4.641    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X7Y53          FDRE                                         r  llave/oKey2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.348     4.270    llave/CLK
    SLICE_X7Y53          FDRE                                         r  llave/oKey2_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iKey_sub_i[2]
                            (input port)
  Destination:            llave/oKey0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.130ns (28.178%)  route 0.332ns (71.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  iKey_sub_i[2] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[2]
    K23                                                               r  iKey_sub_i_IBUF[2]_inst/I
    K23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iKey_sub_i_IBUF[2]_inst/O
                         net (fo=4, routed)           0.332     0.463    llave/D[2]
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.783     2.098    llave/CLK
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[2]/C

Slack:                    inf
  Source:                 iKey_sub_i[12]
                            (input port)
  Destination:            llave/oKey0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.131ns (27.593%)  route 0.344ns (72.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H21                                               0.000     0.000 r  iKey_sub_i[12] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[12]
    H21                                                               r  iKey_sub_i_IBUF[12]_inst/I
    H21                  IBUF (Prop_ibuf_I_O)         0.131     0.131 r  iKey_sub_i_IBUF[12]_inst/O
                         net (fo=4, routed)           0.344     0.475    llave/D[12]
    SLICE_X7Y61          FDRE                                         r  llave/oKey0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.780     2.095    llave/CLK
    SLICE_X7Y61          FDRE                                         r  llave/oKey0_reg[12]/C

Slack:                    inf
  Source:                 iKey_sub_i[12]
                            (input port)
  Destination:            llave/oKey2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.131ns (25.657%)  route 0.380ns (74.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H21                                               0.000     0.000 r  iKey_sub_i[12] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[12]
    H21                                                               r  iKey_sub_i_IBUF[12]_inst/I
    H21                  IBUF (Prop_ibuf_I_O)         0.131     0.131 r  iKey_sub_i_IBUF[12]_inst/O
                         net (fo=4, routed)           0.380     0.511    llave/D[12]
    SLICE_X7Y62          FDRE                                         r  llave/oKey2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.778     2.093    llave/CLK
    SLICE_X7Y62          FDRE                                         r  llave/oKey2_reg[12]/C

Slack:                    inf
  Source:                 iKey_sub_i[8]
                            (input port)
  Destination:            llave/oKey3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.146ns (28.426%)  route 0.367ns (71.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  iKey_sub_i[8] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[8]
    J21                                                               r  iKey_sub_i_IBUF[8]_inst/I
    J21                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  iKey_sub_i_IBUF[8]_inst/O
                         net (fo=4, routed)           0.367     0.512    llave/D[8]
    SLICE_X4Y62          FDRE                                         r  llave/oKey3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.778     2.093    llave/CLK
    SLICE_X4Y62          FDRE                                         r  llave/oKey3_reg[8]/C

Slack:                    inf
  Source:                 iKey_sub_i[2]
                            (input port)
  Destination:            llave/oKey2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.130ns (25.377%)  route 0.383ns (74.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  iKey_sub_i[2] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[2]
    K23                                                               r  iKey_sub_i_IBUF[2]_inst/I
    K23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iKey_sub_i_IBUF[2]_inst/O
                         net (fo=4, routed)           0.383     0.514    llave/D[2]
    SLICE_X7Y53          FDRE                                         r  llave/oKey2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.782     2.097    llave/CLK
    SLICE_X7Y53          FDRE                                         r  llave/oKey2_reg[2]/C

Slack:                    inf
  Source:                 iKey_sub_i[13]
                            (input port)
  Destination:            llave/oKey2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.140ns (26.768%)  route 0.384ns (73.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  iKey_sub_i[13] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[13]
    H26                                                               r  iKey_sub_i_IBUF[13]_inst/I
    H26                  IBUF (Prop_ibuf_I_O)         0.140     0.140 r  iKey_sub_i_IBUF[13]_inst/O
                         net (fo=4, routed)           0.384     0.524    llave/D[13]
    SLICE_X7Y62          FDRE                                         r  llave/oKey2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.778     2.093    llave/CLK
    SLICE_X7Y62          FDRE                                         r  llave/oKey2_reg[13]/C

Slack:                    inf
  Source:                 iKey_sub_i[3]
                            (input port)
  Destination:            llave/oKey2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.139ns (24.924%)  route 0.419ns (75.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K22                                               0.000     0.000 r  iKey_sub_i[3] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[3]
    K22                                                               r  iKey_sub_i_IBUF[3]_inst/I
    K22                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  iKey_sub_i_IBUF[3]_inst/O
                         net (fo=4, routed)           0.419     0.558    llave/D[3]
    SLICE_X7Y53          FDRE                                         r  llave/oKey2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.782     2.097    llave/CLK
    SLICE_X7Y53          FDRE                                         r  llave/oKey2_reg[3]/C

Slack:                    inf
  Source:                 iKey_sub_i[14]
                            (input port)
  Destination:            llave/oKey2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.144ns (25.530%)  route 0.420ns (74.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J26                                               0.000     0.000 r  iKey_sub_i[14] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[14]
    J26                                                               r  iKey_sub_i_IBUF[14]_inst/I
    J26                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  iKey_sub_i_IBUF[14]_inst/O
                         net (fo=4, routed)           0.420     0.564    llave/D[14]
    SLICE_X7Y62          FDRE                                         r  llave/oKey2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.778     2.093    llave/CLK
    SLICE_X7Y62          FDRE                                         r  llave/oKey2_reg[14]/C

Slack:                    inf
  Source:                 iKey_sub_i[15]
                            (input port)
  Destination:            llave/oKey0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.165ns (29.105%)  route 0.401ns (70.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E26                                               0.000     0.000 r  iKey_sub_i[15] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[15]
    E26                                                               r  iKey_sub_i_IBUF[15]_inst/I
    E26                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  iKey_sub_i_IBUF[15]_inst/O
                         net (fo=4, routed)           0.401     0.566    llave/D[15]
    SLICE_X7Y60          FDRE                                         r  llave/oKey0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.780     2.095    llave/CLK
    SLICE_X7Y60          FDRE                                         r  llave/oKey0_reg[15]/C

Slack:                    inf
  Source:                 iKey_sub_i[0]
                            (input port)
  Destination:            llave/oKey0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.400ns period=2.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.137ns (24.167%)  route 0.431ns (75.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  iKey_sub_i[0] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[0]
    L23                                                               r  iKey_sub_i_IBUF[0]_inst/I
    L23                  IBUF (Prop_ibuf_I_O)         0.137     0.137 r  iKey_sub_i_IBUF[0]_inst/O
                         net (fo=4, routed)           0.431     0.568    llave/D[0]
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.783     2.098    llave/CLK
    SLICE_X7Y52          FDRE                                         r  llave/oKey0_reg[0]/C





