TimeQuest Timing Analyzer report for testRam
Tue Dec 01 15:58:20 2020
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Clock'
 14. Slow 1200mV 85C Model Hold: 'Clock'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'Clock'
 23. Slow 1200mV 0C Model Hold: 'Clock'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'Clock'
 31. Fast 1200mV 0C Model Hold: 'Clock'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; testRam                                                 ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX22CF19C6                                          ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   2.1%      ;
;     Processor 4            ;   2.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; testRam.sdc   ; OK     ; Tue Dec 01 15:58:19 2020 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 220.22 MHz ; 220.22 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; Clock ; 2.125 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clock ; 0.285 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; Clock ; 2.666 ; 0.000                             ;
+-------+-------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.125 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_we_reg                                        ; Clock        ; Clock       ; 6.666        ; 0.234      ; 4.803      ;
; 2.125 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.234      ; 4.803      ;
; 2.127 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_datain_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.239      ; 4.806      ;
; 2.213 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.239      ; 4.720      ;
; 2.341 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.223      ; 4.576      ;
; 2.441 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.239      ; 4.492      ;
; 2.445 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_we_reg                                        ; Clock        ; Clock       ; 6.666        ; 0.224      ; 4.473      ;
; 2.445 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.224      ; 4.473      ;
; 2.447 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_datain_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.229      ; 4.476      ;
; 2.467 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.237      ; 4.464      ;
; 2.588 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.177      ; 4.283      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.589 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 4.007      ;
; 2.599 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.233      ; 4.328      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.601 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.995      ;
; 2.647 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_we_reg                                         ; Clock        ; Clock       ; 6.666        ; 0.237      ; 4.284      ;
; 2.650 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.238      ; 4.282      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.693 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.903      ;
; 2.712 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.237      ; 4.219      ;
; 2.721 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.239      ; 4.212      ;
; 2.724 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.239      ; 4.209      ;
; 2.744 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.238      ; 4.188      ;
; 2.832 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.241      ; 4.103      ;
; 2.837 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.241      ; 4.098      ;
; 2.879 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.167      ; 3.982      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.896 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.700      ;
; 2.898 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.236      ; 4.032      ;
; 2.900 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.696      ;
; 2.900 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.696      ;
; 2.900 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.696      ;
; 2.900 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.696      ;
; 2.900 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.696      ;
; 2.900 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.696      ;
; 2.900 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.696      ;
; 2.900 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.065     ; 3.696      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.385      ; 0.857      ;
; 0.302 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.872      ;
; 0.307 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.384      ; 0.878      ;
; 0.308 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.878      ;
; 0.312 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.882      ;
; 0.317 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.887      ;
; 0.317 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.405      ; 0.909      ;
; 0.319 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.403      ; 0.909      ;
; 0.321 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.405      ; 0.913      ;
; 0.323 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.406      ; 0.916      ;
; 0.328 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.323      ; 0.838      ;
; 0.330 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.900      ;
; 0.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.901      ;
; 0.333 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.323      ; 0.843      ;
; 0.340 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.406      ; 0.933      ;
; 0.340 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.910      ;
; 0.341 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.911      ;
; 0.344 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.384      ; 0.915      ;
; 0.348 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.403      ; 0.938      ;
; 0.357 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.384      ; 0.928      ;
; 0.358 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.323      ; 0.868      ;
; 0.360 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.382      ; 0.929      ;
; 0.362 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.323      ; 0.872      ;
; 0.370 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|address_reg_b[0]                                                     ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|out_address_reg_b[0]                                                 ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.382      ; 0.939      ;
; 0.370 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.592      ;
; 0.371 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.941      ;
; 0.371 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][7]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.594      ;
; 0.372 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.594      ;
; 0.374 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.595      ;
; 0.375 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.945      ;
; 0.396 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 0.966      ;
; 0.407 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.321      ; 0.915      ;
; 0.420 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.321      ; 0.928      ;
; 0.432 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.321      ; 0.940      ;
; 0.434 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.321      ; 0.942      ;
; 0.444 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.321      ; 0.952      ;
; 0.453 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.321      ; 0.961      ;
; 0.468 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.321      ; 0.976      ;
; 0.470 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.321      ; 0.978      ;
; 0.509 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.385      ; 1.081      ;
; 0.511 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.386      ; 1.084      ;
; 0.516 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][13]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.738      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.739      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.738      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.738      ;
; 0.518 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.739      ;
; 0.519 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.740      ;
; 0.519 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.740      ;
; 0.522 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.407      ; 1.116      ;
; 0.522 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.743      ;
; 0.523 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.745      ;
; 0.524 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.745      ;
; 0.525 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.407      ; 1.119      ;
; 0.528 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.381      ; 1.096      ;
; 0.529 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.385      ; 1.101      ;
; 0.529 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.750      ;
; 0.530 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.408      ; 1.125      ;
; 0.534 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.406      ; 1.127      ;
; 0.536 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.758      ;
; 0.546 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.405      ; 1.138      ;
; 0.546 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.767      ;
; 0.548 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.407      ; 1.142      ;
; 0.548 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a15~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.383      ; 1.118      ;
; 0.548 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.410      ; 1.145      ;
; 0.549 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.409      ; 1.145      ;
; 0.549 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.410      ; 1.146      ;
; 0.550 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.772      ;
; 0.553 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.384      ; 1.124      ;
; 0.554 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.381      ; 1.122      ;
; 0.554 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.776      ;
; 0.555 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.381      ; 1.123      ;
; 0.556 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.407      ; 1.150      ;
; 0.556 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.384      ; 1.127      ;
; 0.560 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.383      ; 1.130      ;
; 0.562 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.384      ; 1.133      ;
; 0.562 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.386      ; 1.135      ;
; 0.563 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.386      ; 1.136      ;
; 0.565 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.382      ; 1.134      ;
; 0.565 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.323      ; 1.075      ;
; 0.568 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.408      ; 1.163      ;
; 0.569 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.382      ; 1.138      ;
; 0.571 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.793      ;
; 0.571 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.323      ; 1.081      ;
; 0.571 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]    ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.793      ;
; 0.571 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]   ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.793      ;
; 0.572 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.794      ;
; 0.572 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.794      ;
; 0.572 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.794      ;
; 0.572 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.794      ;
; 0.572 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.794      ;
; 0.572 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.794      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 244.2 MHz ; 244.2 MHz       ; Clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clock ; 2.571 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clock ; 0.285 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; Clock ; 2.666 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.571 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_we_reg                                        ; Clock        ; Clock       ; 6.666        ; 0.204      ; 4.319      ;
; 2.571 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_datain_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.208      ; 4.323      ;
; 2.571 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.204      ; 4.319      ;
; 2.648 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.208      ; 4.246      ;
; 2.764 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.193      ; 4.115      ;
; 2.854 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_we_reg                                        ; Clock        ; Clock       ; 6.666        ; 0.194      ; 4.026      ;
; 2.854 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_datain_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.198      ; 4.030      ;
; 2.854 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.194      ; 4.026      ;
; 2.858 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.208      ; 4.036      ;
; 2.870 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.205      ; 4.021      ;
; 2.930 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.154      ; 3.910      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.982 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.622      ;
; 2.984 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_we_reg                                         ; Clock        ; Clock       ; 6.666        ; 0.205      ; 3.907      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.985 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.619      ;
; 2.997 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.203      ; 3.892      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.020 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.584      ;
; 3.041 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.207      ; 3.852      ;
; 3.098 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.205      ; 3.793      ;
; 3.100 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.208      ; 3.794      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.106 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.498      ;
; 3.111 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.208      ; 3.783      ;
; 3.129 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.207      ; 3.764      ;
; 3.190 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.144      ; 3.640      ;
; 3.191 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.210      ; 3.705      ;
; 3.203 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.210      ; 3.693      ;
; 3.227 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a16~porta_we_reg                                         ; Clock        ; Clock       ; 6.666        ; 0.197      ; 3.656      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.252 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.352      ;
; 3.266 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.204      ; 3.624      ;
; 3.266 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.338      ;
; 3.266 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.338      ;
; 3.266 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.338      ;
; 3.266 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.338      ;
; 3.266 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.338      ;
; 3.266 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.338      ;
; 3.266 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.057     ; 3.338      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.344      ; 0.798      ;
; 0.296 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.344      ; 0.809      ;
; 0.301 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.344      ; 0.814      ;
; 0.301 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.344      ; 0.814      ;
; 0.305 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.343      ; 0.817      ;
; 0.305 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.344      ; 0.818      ;
; 0.305 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.363      ; 0.837      ;
; 0.308 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.361      ; 0.838      ;
; 0.310 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.364      ; 0.843      ;
; 0.310 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.363      ; 0.842      ;
; 0.317 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.343      ; 0.829      ;
; 0.322 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.344      ; 0.835      ;
; 0.325 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.343      ; 0.837      ;
; 0.325 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.285      ; 0.779      ;
; 0.326 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.364      ; 0.859      ;
; 0.326 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.343      ; 0.838      ;
; 0.330 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.285      ; 0.784      ;
; 0.335 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.361      ; 0.865      ;
; 0.335 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.345      ; 0.849      ;
; 0.335 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.536      ;
; 0.336 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|address_reg_b[0]                                                     ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|out_address_reg_b[0]                                                 ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][7]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.537      ;
; 0.337 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.538      ;
; 0.338 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.539      ;
; 0.346 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.345      ; 0.860      ;
; 0.347 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.341      ; 0.857      ;
; 0.354 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.285      ; 0.808      ;
; 0.356 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.342      ; 0.867      ;
; 0.358 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.342      ; 0.869      ;
; 0.358 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.285      ; 0.812      ;
; 0.360 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.342      ; 0.871      ;
; 0.380 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.342      ; 0.891      ;
; 0.393 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.283      ; 0.845      ;
; 0.405 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.283      ; 0.857      ;
; 0.416 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.283      ; 0.868      ;
; 0.418 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.283      ; 0.870      ;
; 0.426 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.283      ; 0.878      ;
; 0.436 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.283      ; 0.888      ;
; 0.447 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.283      ; 0.899      ;
; 0.451 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.283      ; 0.903      ;
; 0.467 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][13]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.668      ;
; 0.468 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.669      ;
; 0.468 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.669      ;
; 0.468 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.669      ;
; 0.469 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.670      ;
; 0.469 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.670      ;
; 0.469 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.670      ;
; 0.473 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.674      ;
; 0.481 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.681      ;
; 0.484 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.685      ;
; 0.485 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.685      ;
; 0.489 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.345      ; 1.003      ;
; 0.490 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.345      ; 1.004      ;
; 0.494 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.695      ;
; 0.497 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.365      ; 1.031      ;
; 0.498 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.365      ; 1.032      ;
; 0.503 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.341      ; 1.013      ;
; 0.503 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.703      ;
; 0.504 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.345      ; 1.018      ;
; 0.507 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.364      ; 1.040      ;
; 0.507 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.365      ; 1.041      ;
; 0.507 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.708      ;
; 0.512 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.713      ;
; 0.516 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.717      ;
; 0.516 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]    ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.717      ;
; 0.516 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]   ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.717      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12]   ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]    ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]    ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]    ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]    ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11]   ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.718      ;
; 0.518 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.363      ; 1.050      ;
; 0.519 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.365      ; 1.053      ;
; 0.519 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.720      ;
; 0.519 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.720      ;
; 0.519 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]    ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.720      ;
; 0.523 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.366      ; 1.058      ;
; 0.523 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.344      ; 1.036      ;
; 0.523 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.367      ; 1.059      ;
; 0.524 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.341      ; 1.034      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clock ; 3.905 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clock ; 0.131 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; Clock ; 2.666 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.905 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.128      ; 2.898      ;
; 3.913 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_we_reg                                        ; Clock        ; Clock       ; 6.666        ; 0.124      ; 2.886      ;
; 3.913 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.124      ; 2.886      ;
; 3.915 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_datain_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.127      ; 2.887      ;
; 3.929 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.112      ; 2.858      ;
; 4.026 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.128      ; 2.777      ;
; 4.053 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.126      ; 2.748      ;
; 4.102 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.122      ; 2.695      ;
; 4.105 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_we_reg                                        ; Clock        ; Clock       ; 6.666        ; 0.114      ; 2.684      ;
; 4.105 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.114      ; 2.684      ;
; 4.107 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~porta_datain_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.117      ; 2.685      ;
; 4.133 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.127      ; 2.669      ;
; 4.159 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.129      ; 2.645      ;
; 4.173 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.093      ; 2.595      ;
; 4.179 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.128      ; 2.624      ;
; 4.189 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_we_reg                                         ; Clock        ; Clock       ; 6.666        ; 0.127      ; 2.613      ;
; 4.193 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.126      ; 2.608      ;
; 4.199 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.127      ; 2.603      ;
; 4.247 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.132      ; 2.560      ;
; 4.253 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.132      ; 2.554      ;
; 4.292 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.125      ; 2.508      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.331 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.285      ;
; 4.332 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.127      ; 2.470      ;
; 4.352 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a14~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.083      ; 2.406      ;
; 4.367 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a16~porta_we_reg                                         ; Clock        ; Clock       ; 6.666        ; 0.116      ; 2.424      ;
; 4.368 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.123      ; 2.430      ;
; 4.369 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.123      ; 2.429      ;
; 4.375 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.125      ; 2.425      ;
; 4.378 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.126      ; 2.423      ;
; 4.387 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~porta_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.123      ; 2.411      ;
; 4.387 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a40~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.104      ; 2.392      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.388 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.228      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.389 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.227      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[4]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.391 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13] ; Clock        ; Clock       ; 6.666        ; -0.037     ; 2.225      ;
; 4.393 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a11~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.108      ; 2.390      ;
; 4.400 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.130      ; 2.405      ;
; 4.402 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.130      ; 2.403      ;
; 4.403 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a16~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.115      ; 2.387      ;
; 4.413 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a16~portb_address_reg0                                  ; Clock        ; Clock       ; 6.666        ; 0.093      ; 2.355      ;
; 4.417 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a16~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.114      ; 2.372      ;
; 4.432 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a4~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.080      ; 2.323      ;
; 4.450 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a4~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.080      ; 2.305      ;
; 4.451 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.125      ; 2.349      ;
; 4.451 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.128      ; 2.352      ;
; 4.454 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~portb_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.130      ; 2.351      ;
; 4.456 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a23~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.126      ; 2.345      ;
; 4.464 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a21~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.127      ; 2.338      ;
; 4.472 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                            ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a16~porta_address_reg0                                   ; Clock        ; Clock       ; 6.666        ; 0.114      ; 2.317      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.460      ;
; 0.151 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.479      ;
; 0.154 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.482      ;
; 0.156 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.484      ;
; 0.159 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.238      ; 0.501      ;
; 0.163 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.236      ; 0.503      ;
; 0.165 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.235      ; 0.504      ;
; 0.165 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.185      ; 0.454      ;
; 0.166 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.494      ;
; 0.166 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.236      ; 0.506      ;
; 0.167 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.223      ; 0.494      ;
; 0.168 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.185      ; 0.457      ;
; 0.169 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.238      ; 0.511      ;
; 0.171 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.500      ;
; 0.178 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.185      ; 0.467      ;
; 0.179 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.508      ;
; 0.180 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a44~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.235      ; 0.519      ;
; 0.182 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.185      ; 0.471      ;
; 0.186 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.512      ;
; 0.191 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][7]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|address_reg_b[0]                                                     ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|out_address_reg_b[0]                                                 ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.521      ;
; 0.195 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.521      ;
; 0.199 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.525      ;
; 0.206 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.532      ;
; 0.220 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[11]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.182      ; 0.506      ;
; 0.230 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.182      ; 0.516      ;
; 0.237 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[0]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.182      ; 0.523      ;
; 0.237 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[7]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.182      ; 0.523      ;
; 0.244 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.182      ; 0.530      ;
; 0.246 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.182      ; 0.532      ;
; 0.255 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.182      ; 0.541      ;
; 0.257 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.586      ;
; 0.258 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.182      ; 0.544      ;
; 0.259 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.239      ; 0.602      ;
; 0.260 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[3]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.227      ; 0.591      ;
; 0.267 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][3]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.390      ;
; 0.268 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.390      ;
; 0.268 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][13]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[2][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.598      ;
; 0.269 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.238      ; 0.612      ;
; 0.270 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.239      ; 0.613      ;
; 0.270 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|DelayLine[3][0]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[6]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.239      ; 0.617      ;
; 0.276 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.398      ;
; 0.278 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.239      ; 0.621      ;
; 0.279 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a44~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.236      ; 0.619      ;
; 0.280 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.606      ;
; 0.281 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.227      ; 0.612      ;
; 0.282 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.240      ; 0.626      ;
; 0.282 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                                                                             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.404      ;
; 0.283 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.630      ;
; 0.284 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a21~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.613      ;
; 0.285 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                                                                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.407      ;
; 0.287 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.615      ;
; 0.287 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[8]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.634      ;
; 0.287 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.227      ; 0.618      ;
; 0.288 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[10]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a15~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.617      ;
; 0.291 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.240      ; 0.635      ;
; 0.293 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a5~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.239      ; 0.636      ;
; 0.293 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.618      ;
; 0.294 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a36~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.223      ; 0.621      ;
; 0.296 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.225      ; 0.625      ;
; 0.298 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                                                                             ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.623      ;
; 0.299 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.185      ; 0.588      ;
; 0.299 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[9]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a13~portb_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.646      ;
; 0.301 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a9~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.627      ;
; 0.301 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a15~portb_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.185      ; 0.590      ;
; 0.303 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ram_block1a17~porta_address_reg0                                    ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.629      ;
; 0.306 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                                                              ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ram_block1a36~porta_address_reg0                                     ; Clock        ; Clock       ; 0.000        ; 0.224      ; 0.634      ;
; 0.307 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]  ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]  ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[1]    ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]    ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[5]    ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]   ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[13]   ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[12] ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|counter_reg_bit[2]  ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.429      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.125 ; 0.131 ; N/A      ; N/A     ; 2.666               ;
;  Clock           ; 2.125 ; 0.131 ; N/A      ; N/A     ; 2.666               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Avalon_ST_Sink_ready           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_data[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_endofpacket   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_startofpacket ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Avalon_ST_Source_valid         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+------------------------------+--------------+-----------------+-----------------+
; Pin                          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------------------+--------------+-----------------+-----------------+
; Input[2]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[3]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[4]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[5]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[6]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[7]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[8]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[9]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[10]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[11]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[12]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[13]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[14]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[15]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[16]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[17]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Source_ready       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[1]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[0]                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_valid         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aclr                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[8]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[9]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[10]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[11]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[12]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[13]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[14]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[15]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[16]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[17]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[18]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[19]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[20]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[21]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[22]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_data[23]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_endofpacket   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Avalon_ST_Sink_startofpacket ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Avalon_ST_Sink_ready           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_endofpacket   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_startofpacket ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_valid         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.0335 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.0335 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Avalon_ST_Sink_ready           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; Avalon_ST_Source_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; Avalon_ST_Source_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_endofpacket   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_startofpacket ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_valid         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00524 V          ; 0.088 V                              ; 0.006 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00524 V         ; 0.088 V                             ; 0.006 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Avalon_ST_Sink_ready           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Avalon_ST_Source_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_data[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_endofpacket   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_startofpacket ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Avalon_ST_Source_valid         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0548 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0548 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 2820     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 2820     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 502   ; 502  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 152   ; 152  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; Clock  ; Clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                           ;
+------------------------------+--------------------------------------------------------------------------------------+
; Input Port                   ; Comment                                                                              ;
+------------------------------+--------------------------------------------------------------------------------------+
; Avalon_ST_Sink_data[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[18]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[19]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[20]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[21]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[22]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[23]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_endofpacket   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_startofpacket ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_valid         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_ready       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Input[0]                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Input[1]                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; aclr                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                             ;
+--------------------------------+---------------------------------------------------------------------------------------+
; Output Port                    ; Comment                                                                               ;
+--------------------------------+---------------------------------------------------------------------------------------+
; Avalon_ST_Sink_ready           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[18]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[19]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[20]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[21]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[22]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[23]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_endofpacket   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_startofpacket ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_valid         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                           ;
+------------------------------+--------------------------------------------------------------------------------------+
; Input Port                   ; Comment                                                                              ;
+------------------------------+--------------------------------------------------------------------------------------+
; Avalon_ST_Sink_data[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[18]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[19]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[20]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[21]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[22]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_data[23]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_endofpacket   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_startofpacket ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Sink_valid         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_ready       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Input[0]                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Input[1]                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; aclr                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                             ;
+--------------------------------+---------------------------------------------------------------------------------------+
; Output Port                    ; Comment                                                                               ;
+--------------------------------+---------------------------------------------------------------------------------------+
; Avalon_ST_Sink_ready           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[18]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[19]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[20]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[21]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[22]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_data[23]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_endofpacket   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_startofpacket ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Avalon_ST_Source_valid         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Dec 01 15:58:18 2020
Info: Command: quartus_sta testRam
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'testRam.sdc'
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.125               0.000 Clock 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.666               0.000 Clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.571               0.000 Clock 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.666               0.000 Clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.905               0.000 Clock 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.666               0.000 Clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5013 megabytes
    Info: Processing ended: Tue Dec 01 15:58:20 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


