Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 11 19:53:32 2023
| Host         : DESKTOP-0TSH46O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    68 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      3 |            2 |
|      4 |            7 |
|      5 |            4 |
|      6 |            1 |
|      7 |            1 |
|      8 |           33 |
|      9 |            1 |
|     10 |            1 |
|     11 |            1 |
|     13 |            2 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           33 |
| No           | No                    | Yes                    |              25 |           11 |
| No           | Yes                   | No                     |             114 |           38 |
| Yes          | No                    | No                     |             821 |          451 |
| Yes          | No                    | Yes                    |              44 |           16 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------+----------------------------------+------------------+----------------+
|             Clock Signal             |            Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                       | i_uartsend/uart_txd_i_1__0_n_0     | i_process1/calculate_end_reg_1   |                1 |              1 |
|  clk_IBUF_BUFG                       | i_debounce_sw/key_value_i_1_n_0    |                                  |                1 |              1 |
|  clk_IBUF_BUFG                       | u_uart_send/uart_txd_i_1_n_0       |                                  |                1 |              1 |
| ~clk_IBUF_BUFG                       |                                    |                                  |                1 |              2 |
|  i_disp/divclk_reg_n_0               |                                    |                                  |                1 |              3 |
|  i_process1/state_nxt_reg[2]_i_2_n_0 |                                    |                                  |                1 |              3 |
| ~row_reg[3]_i_1_n_0                  | i_ajxd/btn[11]_i_1_n_0             | i_ajxd/btn_inferred__0/i___0_n_0 |                1 |              4 |
| ~row_reg[3]_i_1_n_0                  | i_ajxd/btn[3]_i_1_n_0              | i_ajxd/btn_inferred__0/i___2_n_0 |                1 |              4 |
|  row_reg[3]_i_1_n_0                  | i_ajxd/data0                       |                                  |                2 |              4 |
|  clk_IBUF_BUFG                       | i_uartsend/tx_cnt0                 | i_process1/calculate_end_reg_1   |                1 |              4 |
|  clk_IBUF_BUFG                       | u_uart_send/tx_cnt0                |                                  |                2 |              4 |
| ~row_reg[3]_i_1_n_0                  | i_ajxd/btn[15]_i_1_n_0             | i_ajxd/btn_inferred__0/i__n_0    |                1 |              4 |
| ~row_reg[3]_i_1_n_0                  | i_ajxd/btn[7]_i_1_n_0              | i_ajxd/btn_inferred__0/i___1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                       | i_process1/cnt4[4]_i_1_n_0         | i_debounce_sw/key_value_reg_0    |                1 |              5 |
|  clk_IBUF_BUFG                       | i_process1/cnt2[4]_i_1_n_0         | i_debounce_sw/key_value_reg_0    |                2 |              5 |
|  clk_IBUF_BUFG                       | i_process1/cnt1[4]_i_1_n_0         | i_debounce_sw/key_value_reg_0    |                2 |              5 |
|  clk_IBUF_BUFG                       | i_process1/cnt3[4]_i_1_n_0         | i_debounce_sw/key_value_reg_0    |                3 |              5 |
|  clk_IBUF_BUFG                       | u_uart_send/tx_data[4]_i_1_n_0     |                                  |                2 |              6 |
|  clk_IBUF_BUFG                       |                                    | i_debounce_sw/cnt10_in           |                3 |              7 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[0][7]_i_1_n_0  |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[1][7]_i_1_n_0  |                                  |                4 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[21][7]_i_1_n_0 |                                  |                6 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[13][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[16][7]_i_1_n_0 |                                  |                6 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[29][7]_i_1_n_0 |                                  |                7 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[31][7]_i_1_n_0 |                                  |                2 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[28][7]_i_1_n_0 |                                  |                6 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[11][7]_i_1_n_0 |                                  |                4 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[26][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[2][7]_i_1_n_0  |                                  |                1 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[3][7]_i_1_n_0  |                                  |                2 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[17][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[25][7]_i_1_n_0 |                                  |                4 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[22][7]_i_1_n_0 |                                  |                7 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[14][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[24][7]_i_1_n_0 |                                  |                4 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[19][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[9][7]_i_1_n_0  |                                  |                8 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[23][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[5][7]_i_1_n_0  |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[30][7]_i_1_n_0 |                                  |                3 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[4][7]_i_1_n_0  |                                  |                4 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[8][7]_i_1_n_0  |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[27][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[18][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[20][7]_i_1_n_0 |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[15][7]_i_1_n_0 |                                  |                4 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[6][7]_i_1_n_0  |                                  |                5 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[7][7]_i_1_n_0  |                                  |                6 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[12][7]_i_1_n_0 |                                  |                4 |              8 |
|  clk_IBUF_BUFG                       | i_process1/stack1[1]               |                                  |                8 |              8 |
|  clk_IBUF_BUFG                       | i_process1/data_reg[10][7]_i_1_n_0 |                                  |                4 |              8 |
|  clk_IBUF_BUFG                       | i_uartsend/tx_data[7]_i_1_n_0      | i_process1/calculate_end_reg_1   |                3 |              9 |
|  clk_IBUF_BUFG                       | i_process1/data_cal16_in           | i_debounce_sw/key_value_reg_0    |                3 |             10 |
|  clk_IBUF_BUFG                       | i_vga_dri/v_cnt[10]_i_1_n_0        |                                  |                6 |             11 |
|  clk_IBUF_BUFG                       |                                    | i_debounce_sw/key_value_reg_0    |                6 |             13 |
|  clk_IBUF_BUFG                       |                                    | i_debounce_sw/cnt[15]_i_1_n_0    |                5 |             13 |
|  i_process1/data_cal0__0             |                                    | i_debounce_sw/key_value_reg_0    |               10 |             16 |
|  row_reg[3]_i_1_n_0                  |                                    |                                  |                8 |             17 |
|  clk_IBUF_BUFG                       |                                    | i_process1/calculate_end_reg_1   |                9 |             28 |
|  clk_IBUF_BUFG                       |                                    | i_ajxd/clk_20ms                  |                8 |             31 |
|  clk_IBUF_BUFG                       |                                    | i_ajxd/clk_ms                    |                8 |             31 |
|  btn0_reg[15]_i_1_n_0                |                                    |                                  |                8 |             33 |
|  clk_IBUF_BUFG                       |                                    |                                  |               14 |             33 |
|  clk_IBUF_BUFG                       | i_vga_disp/flag_en                 |                                  |                7 |             34 |
|  clk_IBUF_BUFG                       | i_process1/stack1[121]             |                                  |              100 |            120 |
|  clk_IBUF_BUFG                       | i_process1/char_int[1][0]_i_1_n_0  |                                  |               62 |            144 |
|  clk_IBUF_BUFG                       | i_process1/cal_result              |                                  |              112 |            256 |
+--------------------------------------+------------------------------------+----------------------------------+------------------+----------------+


