Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov  7 16:21:22 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file audio_lookback_control_sets_placed.rpt
| Design       : audio_lookback
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   142 |
|    Minimum number of control sets                        |   142 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   267 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   142 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     0 |
| >= 16              |    79 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             487 |          147 |
| No           | No                    | Yes                    |             921 |          310 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |            1863 |          599 |
| Yes          | No                    | Yes                    |            7906 |         1943 |
| Yes          | Yes                   | No                     |              80 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                                  Enable Signal                                                                 |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/ro_post_axis_data_reg[5]_0                                                                                             | rst_gen_module_clk50M_rst/AR[0]                                                               |                1 |              1 |
| ~I2S_BCLK_IBUF_BUFG                   | i2s_tx/dacdat_i_1_n_0                                                                                                                          | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                1 |              1 |
|  clk_IBUF_BUFG                        | es8388_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/i2c_sclk0_out                                                                               |                                                                                               |                1 |              1 |
| ~I2S_BCLK_IBUF_BUFG                   |                                                                                                                                                | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                1 |              3 |
|  clk_IBUF_BUFG                        | es8388_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/E[0]                                                                                        | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                2 |              4 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_tx_u0/p_0_in                                                                                           | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                1 |              4 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/ro_post_axis_valid_reg_4[1]                                                                                            | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                1 |              5 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/ro_post_axis_valid_reg_4[0]                                                                                            | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                1 |              5 |
|  clk_IBUF_BUFG                        | es8388_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt                                                                                         | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                2 |              5 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/ro_post_axis_valid_reg_2[0]                                                                                            | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                4 |              7 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/E[0]                                                                                                                   | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                3 |              7 |
|  clk_IBUF_BUFG                        | es8388_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/state[6]_i_1_n_0                                                                            | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                6 |              7 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              |                                                                                               |                2 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              |                                                                                               |                2 |              8 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/ro_post_axis_valid_reg_0[0]                                                                                            | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                3 |              8 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/ro_post_axis_valid_reg_3[0]                                                                                            | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                4 |              8 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/ro_post_axis_valid_reg_1[0]                                                                                            | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                2 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]               |                                                                                               |                3 |              8 |
|  clk_IBUF_BUFG                        | es8388_Init/I2C_Init_Dev/i2c_control/E[0]                                                                                                      | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                2 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]               |                                                                                               |                2 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_type                                                                                          | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                2 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               |                                                                                               |                2 |              8 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                       |                                                                                               |                2 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               |                                                                                               |                2 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_tx_u0/r_check_cnt[7]_i_1_n_0                                                                         | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                4 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/r_type0                                                                                        | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                3 |              8 |
| ~I2S_BCLK_IBUF_BUFG                   | i2s_tx/bit_cnt                                                                                                                                 | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                3 |              8 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array[0][7]_i_1_n_0                                                             | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                2 |              8 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array                                                                           | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                3 |              8 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array[2][7]_i_1_n_0                                                             | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                3 |              8 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/equalier_control_test/equalier_gain_array[1][7]_i_1_n_0                                                             | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                2 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]              |                                                                                               |                2 |              8 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_rx/bit_cnt                                                                                                                                 | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                3 |              8 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]              |                                                                                               |                2 |              8 |
|  instance_name/inst/clk_out1          | rst_gen_module_125M_rst/E[0]                                                                                                                   |                                                                                               |                2 |              9 |
|  GMII2RGMII_Drive_u0/RGMII_Tri_u0/CLK | GMII2RGMII_Drive_u0/RGMII_RAM_u0/r_tx_ram_addr_B                                                                                               | GMII2RGMII_Drive_u0/RGMII_RAM_u0/r_tx_ram_addr_B[11]_i_1_n_0                                  |                3 |             11 |
|  GMII2RGMII_Drive_u0/RGMII_Tri_u0/CLK | GMII2RGMII_Drive_u0/RGMII_Tri_u0/w_rec_valid                                                                                                   | GMII2RGMII_Drive_u0/RGMII_RAM_u0/r_fifo_wr_en                                                 |                2 |             11 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/r_data_len[10]_i_1_n_0                                                                     | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                3 |             11 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/r_data_len_o[10]_i_1_n_0                                                                   | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                3 |             11 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/ro_GMII_valid_reg_0                                                                              | GMII2RGMII_Drive_u0/RGMII_RAM_u0/r_tx_fifo_wren                                               |                3 |             11 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/ro_GMII_valid_reg_0                                                                              | GMII2RGMII_Drive_u0/RGMII_RAM_u0/i___2_n_0                                                    |                3 |             11 |
|  clk_IBUF_BUFG                        | es8388_Init/I2C_Init_Dev/i2c_control/Cmd                                                                                                       | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                4 |             11 |
|  GMII2RGMII_Drive_u0/RGMII_Tri_u0/CLK | GMII2RGMII_Drive_u0/RGMII_RAM_u0/r_tx_ram_addr_B                                                                                               | GMII2RGMII_Drive_u0/RGMII_RAM_u0/r_tx_read_run0                                               |                3 |             12 |
|  GMII2RGMII_Drive_u0/RGMII_Tri_u0/CLK | GMII2RGMII_Drive_u0/RGMII_Tri_u0/w_rec_valid                                                                                                   | GMII2RGMII_Drive_u0/RGMII_Tri_u0/r_ram_addr_A                                                 |                3 |             12 |
|  GMII2RGMII_Drive_u0/RGMII_Tri_u0/CLK | GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]           |                                                                                               |                3 |             12 |
|  instance_name/inst/clk_out1          |                                                                                                                                                | GMII2RGMII_Drive_u0/RGMII_RAM_u0/clear                                                        |                3 |             12 |
|  instance_name/inst/clk_out1          | AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                               |                3 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]    |                                                                                               |                3 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                                                                               |                2 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/r_ram_addr_A[11]_i_1_n_0                                                                   | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                4 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/r_ram_addr_B                                                                               | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                3 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]      |                                                                                               |                3 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                                                               |                2 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]    |                                                                                               |                4 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]  |                                                                                               |                2 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                                                                               |                3 |             12 |
|  instance_name/inst/clk_out1          | GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]              |                                                                                               |                2 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                                                               |                2 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]       |                                                                                               |                5 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]  |                                                                                               |                3 |             12 |
|  instance_name/inst/clk_out1          | GMII2RGMII_Drive_u0/RGMII_RAM_u0/r_ram_en_B                                                                                                    | GMII2RGMII_Drive_u0/RGMII_RAM_u0/r_read_cnt_reg[0]_i_1_n_0                                    |                3 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]      |                                                                                               |                2 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]       |                                                                                               |                3 |             12 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/ro_mac_last_reg_n_0                                                                                | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/r_gap_cnt[15]_i_1__0_n_0                                                                   | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                5 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/r_rec_type0                                                                                      | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                3 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_mac_data_cnt[0]_i_1_n_0                                                                        | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]           |                                                                                               |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                               |                7 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                               |                3 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]            |                                                                                               |                4 |             16 |
|  PLLA_inst/inst/clkout2               |                                                                                                                                                | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                5 |             16 |
|  instance_name/inst/clk_out1          | rst_gen_module_125M_rst/r_cnt                                                                                                                  |                                                                                               |                4 |             16 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en        |                                                                                               |                4 |             16 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en       |                                                                                               |                4 |             16 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/r_cnt[0]_i_1__3_n_0                                                                                                    | rst_gen_module_clk50M_rst/AR[0]                                                               |                4 |             16 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/r_fifo_len_rden_1d                                                                                                     | rst_gen_module_clk50M_rst/AR[0]                                                               |                6 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_len0                                                                                          | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/ro_udp_valid_reg_0                                                                                 | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_rx_u0/ro_trig_seq[15]_i_1_n_0                                                                        | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                6 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_rx_U0/r_arp_op0                                                                                        | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/r_rd_cnt[15]_i_1_n_0                                                                                    | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                6 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/o_valid                                                                                                | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/r_rd_cnt[15]_i_1__0_n_0                                                                                | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                7 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]           |                                                                                               |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                               |                3 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]            |                                                                                               |                4 |             16 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                        | es8388_Init/sel                                                                                                                                | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                4 |             16 |
|  clk_IBUF_BUFG                        | rst_gen_module_clk50M_rst/r_cnt                                                                                                                |                                                                                               |                4 |             16 |
|  GMII2RGMII_Drive_u0/RGMII_Tri_u0/CLK | GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]              |                                                                                               |                6 |             18 |
|  instance_name/inst/clk_out1          | GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]           |                                                                                               |                4 |             18 |
|  clk_IBUF_BUFG                        | AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                     |                                                                                               |                4 |             22 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/ro_len                                                                                                  | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                6 |             24 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/r_fifo_rd_en_1d                                                                            | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                8 |             27 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/adcfifo_readdata_fifo_pip_1[30]_i_1_n_0                                                                             | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                8 |             30 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/data_out_temp[30]_i_1_n_0                                                                                           | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |               14 |             30 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/p_17_out       |                                                                                               |                6 |             32 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_rx/adcfifo_writedata                                                                                                                       | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                7 |             32 |
| ~I2S_ADCLRC_IBUF_BUFG                 |                                                                                                                                                |                                                                                               |                9 |             32 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_IP_u0/IP_rx_u0/r_ip_target0                                                                                       | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                6 |             32 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ICMP_u0/ICMP_tx_u0/p_0_in                                                                                         | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                8 |             32 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/o_valid                                                                                                 | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                9 |             32 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_rx_U0/ro_target_ip0                                                                                    | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |                7 |             32 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/p_17_out      |                                                                                               |                7 |             32 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/r_ip_check0                                                                                        | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |               11 |             32 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_en                                                                                         | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/r_crc_rst_reg_n_0                               |               10 |             32 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/ro_len                                                                                                 | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |               10 |             32 |
|  clk_IBUF_BUFG                        | i2s_rx/adc_fifo/async_fifo_ctrl_inst/E[0]                                                                                                      |                                                                                               |                9 |             32 |
|  clk_IBUF_BUFG                        | adcfifo_read                                                                                                                                   | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |                8 |             32 |
|  instance_name/inst/clk_out1          | AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                     |                                                                                               |                6 |             33 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/delay_module/delay_fifo_right/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_0       |                                                                                               |                8 |             36 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/delay_module/delay_fifo_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_0        |                                                                                               |                7 |             36 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_rx_U0/ro_target_mac0                                                                                   | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |               15 |             48 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/E[0]                                                                                          | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |               11 |             48 |
|  clk_IBUF_BUFG                        |                                                                                                                                                | rst_gen_module_clk50M_rst/AR[0]                                                               |               21 |             50 |
|  I2S_BCLK_IBUF_BUFG                   |                                                                                                                                                |                                                                                               |               17 |             50 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/out_ready_temp_reg_0                                                                                                |                                                                                               |                9 |             60 |
|  clk_IBUF_BUFG                        |                                                                                                                                                | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |               28 |             62 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_1/reverb_1_data_out_valid_iir_1                                                                       | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |               21 |             74 |
|  instance_name/inst/clk_out1          | UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_rx_U0/ro_target_valid_reg_0[0]                                                                         | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |               21 |             80 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_3/reverb_3_data_out_valid_comb                                                                        | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |               19 |             86 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_1/reverb_1_data_out_valid_comb                                                                        | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |               23 |             86 |
|  GMII2RGMII_Drive_u0/RGMII_Tri_u0/CLK |                                                                                                                                                |                                                                                               |               31 |             88 |
|  I2S_BCLK_IBUF_BUFG                   |                                                                                                                                                | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |               43 |             97 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_2/reverb_2_data_out_valid_comb                                                                        | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |               28 |            117 |
|  clk_IBUF_BUFG                        |                                                                                                                                                |                                                                                               |               32 |            119 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_1/reverb_1_data_out_valid_iir_1                                                                       |                                                                                               |               17 |            128 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_3/reverb_3_data_out_valid_comb                                                                        |                                                                                               |               16 |            128 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_1/reverb_1_data_out_valid_comb                                                                        |                                                                                               |               18 |            128 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_3/comb_module_9/E[0]                                                                                  |                                                                                               |               60 |            144 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_2/reverb_2_data_out_valid_iir_1                                                                       | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |               41 |            166 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_2/reverb_2_data_out_valid_comb                                                                        |                                                                                               |               33 |            192 |
|  instance_name/inst/clk_out1          |                                                                                                                                                |                                                                                               |               58 |            206 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/dac_fifo/async_fifo_ctrl_inst/E[0]                                                                                                      |                                                                                               |              110 |            256 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_2/reverb_2_data_out_valid_iir_1                                                                       |                                                                                               |               64 |            320 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_3/comb_valid                                                                                          | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |              103 |            362 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/dac_fifo/async_fifo_ctrl_inst/empty_pre_reg_0[0]                                                                                        |                                                                                               |               50 |            384 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/reverb_module_3/comb_valid                                                                                          |                                                                                               |               53 |            416 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/effects_select_test/out_ready_temp_reg_0                                                                                                | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |              117 |            451 |
|  instance_name/inst/clk_out1          |                                                                                                                                                | rst_gen_module_125M_rst/w_udp_clk_rst                                                         |              212 |            693 |
|  I2S_BCLK_IBUF_BUFG                   | i2s_tx/dac_fifo/async_fifo_ctrl_inst/empty_pre_reg_0[0]                                                                                        | i2s_tx/effects_select_test/equalier_control_test/fir_module_equalier_low_right_test_1/reset_n |             1292 |           5558 |
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


