<stg><name>process_arp_pkg<512></name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
entry:17 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %arpDataIn_internal, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:18 %br_ln46 = br i1 %tmp_i, void %process_arp_pkg<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %arpDataIn_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %arpDataIn_internal

]]></Node>
<StgValue><ssdm name="arpDataIn_internal_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:1 %tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %arpDataIn_internal_read, i32 576

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4.i:0 %br_ln70 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.new.i:0 %br_ln71 = br void %process_arp_pkg<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1">
<![CDATA[
:2 %header_ready_load = load i1 %header_ready

]]></Node>
<StgValue><ssdm name="header_ready_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16">
<![CDATA[
:3 %header_idx_load = load i16 %header_idx

]]></Node>
<StgValue><ssdm name="header_idx_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="336" op_0_bw="336">
<![CDATA[
:4 %p_Val2_s = load i336 %header_header_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln55 = br i1 %header_ready_load, void, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
:0 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="336" op_0_bw="1024">
<![CDATA[
:1 %tmp_1 = trunc i1024 %arpDataIn_internal_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
:2 %icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 335

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1024">
<![CDATA[
:3 %trunc_ln414 = trunc i1024 %arpDataIn_internal_read

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="336" op_0_bw="336" op_1_bw="1" op_2_bw="335">
<![CDATA[
:4 %st6 = bitconcatenate i336 @_ssdm_op_BitConcatenate.i336.i1.i335, i1 %trunc_ln414, i335 0

]]></Node>
<StgValue><ssdm name="st6"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="336" op_0_bw="1" op_1_bw="336" op_2_bw="336">
<![CDATA[
:5 %select_ln414 = select i1 %icmp_ln414, i336 %st6, i336 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp = partselect i336 @llvm.part.select.i336, i336 %select_ln414, i32 335, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="336" op_0_bw="1" op_1_bw="336" op_2_bw="336">
<![CDATA[
:7 %select_ln414_1 = select i1 %icmp_ln414, i336 %tmp, i336 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln414_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="336" op_0_bw="1" op_1_bw="336" op_2_bw="336">
<![CDATA[
:8 %select_ln414_2 = select i1 %icmp_ln414, i336 69992023193056381579920071267763883691301421788582797965624659405118495974380029543152421664737722368, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735

]]></Node>
<StgValue><ssdm name="select_ln414_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="336" op_0_bw="1" op_1_bw="336" op_2_bw="336">
<![CDATA[
:9 %select_ln414_3 = select i1 %icmp_ln414, i336 1, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735

]]></Node>
<StgValue><ssdm name="select_ln414_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:10 %and_ln414 = and i336 %select_ln414_2, i336 %select_ln414_3

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:11 %xor_ln414 = xor i336 %and_ln414, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:12 %and_ln414_1 = and i336 %p_Val2_s, i336 %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:13 %and_ln414_2 = and i336 %select_ln414_1, i336 %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:14 %p_Result_s = or i336 %and_ln414_1, i336 %and_ln414_2

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="336" op_1_bw="336" op_2_bw="0">
<![CDATA[
:15 %store_ln414 = store i336 %p_Result_s, i336 %header_header_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16 %add_ln67 = add i16 %header_idx_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln73 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i:0 %header_ready_flag_0_i = phi i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="header_ready_flag_0_i"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i:1 %header_idx_new_0_i = phi i16 0, void, i16 %add_ln67, void

]]></Node>
<StgValue><ssdm name="header_idx_new_0_i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i:3 %br_ln51 = br i1 %tmp_last_V, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i:0 %header_ready_flag_1_i = phi i1 1, void %._crit_edge4.i, i1 %header_ready_flag_0_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i

]]></Node>
<StgValue><ssdm name="header_ready_flag_1_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i:1 %header_ready_new_1_i = phi i1 0, void %._crit_edge4.i, i1 1, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i

]]></Node>
<StgValue><ssdm name="header_ready_new_1_i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i:2 %header_idx_new_1_i = phi i16 0, void %._crit_edge4.i, i16 %header_idx_new_0_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i

]]></Node>
<StgValue><ssdm name="header_idx_new_1_i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i:3 %br_ln0 = br i1 %header_ready_flag_1_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.new.i, void %mergeST1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST1.i:0 %store_ln67 = store i16 %header_idx_new_1_i, i16 %header_idx

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST1.i:1 %store_ln65 = store i1 %header_ready_new_1_i, i1 %header_ready

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
mergeST1.i:2 %br_ln0 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.new.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress

]]></Node>
<StgValue><ssdm name="myIpAddress_read"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:3 %write_ln32 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_c, i32 %myIpAddress_read

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:16 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="336" op_0_bw="336" op_1_bw="0" op_2_bw="336" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i:2 %p_Val2_1 = phi i336 %p_Val2_s, void, i336 %p_Result_s, void

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_9_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 304, i32 335

]]></Node>
<StgValue><ssdm name="p_Result_9_i"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln1064 = icmp_eq  i32 %p_Result_9_i, i32 %myIpAddress_read

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln53 = br i1 %icmp_ln1064, void %._crit_edge4.i, void

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_i = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %p_Val2_1, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
:1 %switch_ln55 = switch i16 %p_Result_i, void %._crit_edge5.i, i16 256, void, i16 512, void

]]></Node>
<StgValue><ssdm name="switch_ln55"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_2_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_3_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_1_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 48, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_1_i"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="80" op_0_bw="80" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_2_i = partselect i80 @_ssdm_op_PartSelect.i80.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 255

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="!256"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln68 = br void %._crit_edge4.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="48" op_3_bw="32">
<![CDATA[
:2 %p_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i48.i32, i1 1, i48 %tmp_3_i, i32 %p_Result_2_i

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="81" op_2_bw="81">
<![CDATA[
:3 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i81P0A, i81 %arpTableInsertFifo, i81 %p_1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
:4 %pag_replyCounter_V_load = load i16 %pag_replyCounter_V

]]></Node>
<StgValue><ssdm name="pag_replyCounter_V_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5 %add_ln885_1 = add i16 %pag_replyCounter_V_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln885_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:6 %store_ln885 = store i16 %add_ln885_1, i16 %pag_replyCounter_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7 %write_ln66 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regReplyCount, i16 %add_ln885_1

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln67 = br void %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="80" op_2_bw="48">
<![CDATA[
:2 %p_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i80.i48, i80 %tmp_2_i, i48 %p_Result_1_i

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:3 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpReplyMetaFifo, i128 %p_s

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
:4 %pag_requestCounter_V_load = load i16 %pag_requestCounter_V

]]></Node>
<StgValue><ssdm name="pag_requestCounter_V_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5 %add_ln885 = add i16 %pag_requestCounter_V_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:6 %store_ln885 = store i16 %add_ln885, i16 %pag_requestCounter_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7 %write_ln60 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regRequestCount, i16 %add_ln885

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="p_Result_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln61 = br void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
process_arp_pkg<512>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
