$date
	Fri Oct 30 18:37:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module a $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module u $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 $ enable $end
$var wire 1 # reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
0#
0"
0$
#2
1"
#3
1$
#4
0"
#5
0$
#6
1"
#7
1%
0!
1#
#8
0"
#10
1"
#11
0#
#12
0"
#14
1"
#16
0"
#18
1"
#20
0"
