{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 02:27:19 2019 " "Info: Processing started: Sat Oct 26 02:27:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Timer EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Timer" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "Critical Warning: No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[0\] " "Info: Pin Seconds\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[0] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[1\] " "Info: Pin Seconds\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[1] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[2\] " "Info: Pin Seconds\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[2] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[3\] " "Info: Pin Seconds\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[3] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[4\] " "Info: Pin Seconds\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[4] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[5\] " "Info: Pin Seconds\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[5] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[6\] " "Info: Pin Seconds\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[6] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[7\] " "Info: Pin Seconds\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[7] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[8\] " "Info: Pin Seconds\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[8] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[9\] " "Info: Pin Seconds\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[9] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[10\] " "Info: Pin Seconds\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[10] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[11\] " "Info: Pin Seconds\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[11] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[12\] " "Info: Pin Seconds\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[12] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[13\] " "Info: Pin Seconds\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[13] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[14\] " "Info: Pin Seconds\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[14] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[15\] " "Info: Pin Seconds\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[15] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[16\] " "Info: Pin Seconds\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[16] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[17\] " "Info: Pin Seconds\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[17] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[18\] " "Info: Pin Seconds\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[18] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[19\] " "Info: Pin Seconds\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[19] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[20\] " "Info: Pin Seconds\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[20] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[21\] " "Info: Pin Seconds\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[21] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[22\] " "Info: Pin Seconds\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[22] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[23\] " "Info: Pin Seconds\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[23] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[24\] " "Info: Pin Seconds\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[24] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[25\] " "Info: Pin Seconds\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[25] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[26\] " "Info: Pin Seconds\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[26] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[27\] " "Info: Pin Seconds\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[27] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[28\] " "Info: Pin Seconds\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[28] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[29\] " "Info: Pin Seconds\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[29] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[30\] " "Info: Pin Seconds\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[30] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[31\] " "Info: Pin Seconds\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[31] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[0\] " "Info: Pin o_Ticks\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[0] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[1\] " "Info: Pin o_Ticks\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[1] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[2\] " "Info: Pin o_Ticks\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[2] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[3\] " "Info: Pin o_Ticks\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[3] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[4\] " "Info: Pin o_Ticks\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[4] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[5\] " "Info: Pin o_Ticks\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[5] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[6\] " "Info: Pin o_Ticks\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[6] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[7\] " "Info: Pin o_Ticks\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[7] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[8\] " "Info: Pin o_Ticks\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[8] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[9\] " "Info: Pin o_Ticks\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[9] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[10\] " "Info: Pin o_Ticks\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[10] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[11\] " "Info: Pin o_Ticks\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[11] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[12\] " "Info: Pin o_Ticks\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[12] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[13\] " "Info: Pin o_Ticks\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[13] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[14\] " "Info: Pin o_Ticks\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[14] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[15\] " "Info: Pin o_Ticks\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[15] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[16\] " "Info: Pin o_Ticks\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[16] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[17\] " "Info: Pin o_Ticks\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[17] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[18\] " "Info: Pin o_Ticks\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[18] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[19\] " "Info: Pin o_Ticks\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[19] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[20\] " "Info: Pin o_Ticks\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[20] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[21\] " "Info: Pin o_Ticks\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[21] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[22\] " "Info: Pin o_Ticks\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[22] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[23\] " "Info: Pin o_Ticks\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[23] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[24\] " "Info: Pin o_Ticks\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[24] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[25\] " "Info: Pin o_Ticks\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[25] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[26\] " "Info: Pin o_Ticks\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[26] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[27\] " "Info: Pin o_Ticks\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[27] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[28\] " "Info: Pin o_Ticks\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[28] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[29\] " "Info: Pin o_Ticks\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[29] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[30\] " "Info: Pin o_Ticks\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[30] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_Ticks\[31\] " "Info: Pin o_Ticks\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[31] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Info: Pin Clk not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Clk } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nRst " "Info: Pin nRst not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { nRst } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 9 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nRst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node Clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Clk } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 1 0 64 " "Info: Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 64 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.216 ns register register " "Info: Estimated most critical path is register to register delay of 4.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ticks\[15\] 1 REG LAB_X26_Y3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y3; Fanout = 4; REG Node = 'Ticks\[15\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ticks[15] } "NODE_NAME" } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.053 ns) 1.420 ns Equal0~3 2 COMB LAB_X37_Y4 1 " "Info: 2: + IC(1.367 ns) + CELL(0.053 ns) = 1.420 ns; Loc. = LAB_X37_Y4; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { Ticks[15] Equal0~3 } "NODE_NAME" } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.272 ns) 2.393 ns Equal0~6 3 COMB LAB_X34_Y3 36 " "Info: 3: + IC(0.701 ns) + CELL(0.272 ns) = 2.393 ns; Loc. = LAB_X34_Y3; Fanout = 36; COMB Node = 'Equal0~6'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Equal0~3 Equal0~6 } "NODE_NAME" } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.794 ns Ticks\[0\]~1 4 COMB LAB_X34_Y3 30 " "Info: 4: + IC(0.044 ns) + CELL(0.357 ns) = 2.794 ns; Loc. = LAB_X34_Y3; Fanout = 30; COMB Node = 'Ticks\[0\]~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Equal0~6 Ticks[0]~1 } "NODE_NAME" } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.397 ns) 4.216 ns Ticks\[29\] 5 REG LAB_X26_Y2 4 " "Info: 5: + IC(1.025 ns) + CELL(0.397 ns) = 4.216 ns; Loc. = LAB_X26_Y2; Fanout = 4; REG Node = 'Ticks\[29\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Ticks[0]~1 Ticks[29] } "NODE_NAME" } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.079 ns ( 25.59 % ) " "Info: Total cell delay = 1.079 ns ( 25.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.137 ns ( 74.41 % ) " "Info: Total interconnect delay = 3.137 ns ( 74.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.216 ns" { Ticks[15] Equal0~3 Equal0~6 Ticks[0]~1 Ticks[29] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[0\] 0 " "Info: Pin \"Seconds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[1\] 0 " "Info: Pin \"Seconds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[2\] 0 " "Info: Pin \"Seconds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[3\] 0 " "Info: Pin \"Seconds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[4\] 0 " "Info: Pin \"Seconds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[5\] 0 " "Info: Pin \"Seconds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[6\] 0 " "Info: Pin \"Seconds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[7\] 0 " "Info: Pin \"Seconds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[8\] 0 " "Info: Pin \"Seconds\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[9\] 0 " "Info: Pin \"Seconds\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[10\] 0 " "Info: Pin \"Seconds\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[11\] 0 " "Info: Pin \"Seconds\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[12\] 0 " "Info: Pin \"Seconds\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[13\] 0 " "Info: Pin \"Seconds\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[14\] 0 " "Info: Pin \"Seconds\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[15\] 0 " "Info: Pin \"Seconds\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[16\] 0 " "Info: Pin \"Seconds\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[17\] 0 " "Info: Pin \"Seconds\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[18\] 0 " "Info: Pin \"Seconds\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[19\] 0 " "Info: Pin \"Seconds\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[20\] 0 " "Info: Pin \"Seconds\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[21\] 0 " "Info: Pin \"Seconds\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[22\] 0 " "Info: Pin \"Seconds\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[23\] 0 " "Info: Pin \"Seconds\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[24\] 0 " "Info: Pin \"Seconds\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[25\] 0 " "Info: Pin \"Seconds\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[26\] 0 " "Info: Pin \"Seconds\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[27\] 0 " "Info: Pin \"Seconds\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[28\] 0 " "Info: Pin \"Seconds\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[29\] 0 " "Info: Pin \"Seconds\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[30\] 0 " "Info: Pin \"Seconds\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seconds\[31\] 0 " "Info: Pin \"Seconds\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[0\] 0 " "Info: Pin \"o_Ticks\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[1\] 0 " "Info: Pin \"o_Ticks\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[2\] 0 " "Info: Pin \"o_Ticks\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[3\] 0 " "Info: Pin \"o_Ticks\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[4\] 0 " "Info: Pin \"o_Ticks\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[5\] 0 " "Info: Pin \"o_Ticks\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[6\] 0 " "Info: Pin \"o_Ticks\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[7\] 0 " "Info: Pin \"o_Ticks\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[8\] 0 " "Info: Pin \"o_Ticks\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[9\] 0 " "Info: Pin \"o_Ticks\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[10\] 0 " "Info: Pin \"o_Ticks\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[11\] 0 " "Info: Pin \"o_Ticks\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[12\] 0 " "Info: Pin \"o_Ticks\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[13\] 0 " "Info: Pin \"o_Ticks\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[14\] 0 " "Info: Pin \"o_Ticks\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[15\] 0 " "Info: Pin \"o_Ticks\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[16\] 0 " "Info: Pin \"o_Ticks\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[17\] 0 " "Info: Pin \"o_Ticks\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[18\] 0 " "Info: Pin \"o_Ticks\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[19\] 0 " "Info: Pin \"o_Ticks\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[20\] 0 " "Info: Pin \"o_Ticks\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[21\] 0 " "Info: Pin \"o_Ticks\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[22\] 0 " "Info: Pin \"o_Ticks\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[23\] 0 " "Info: Pin \"o_Ticks\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[24\] 0 " "Info: Pin \"o_Ticks\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[25\] 0 " "Info: Pin \"o_Ticks\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[26\] 0 " "Info: Pin \"o_Ticks\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[27\] 0 " "Info: Pin \"o_Ticks\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[28\] 0 " "Info: Pin \"o_Ticks\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[29\] 0 " "Info: Pin \"o_Ticks\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[30\] 0 " "Info: Pin \"o_Ticks\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Ticks\[31\] 0 " "Info: Pin \"o_Ticks\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "64 " "Warning: Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[0\] a permanently enabled " "Info: Pin Seconds\[0\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[0] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[1\] a permanently enabled " "Info: Pin Seconds\[1\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[1] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[2\] a permanently enabled " "Info: Pin Seconds\[2\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[2] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[3\] a permanently enabled " "Info: Pin Seconds\[3\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[3] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[4\] a permanently enabled " "Info: Pin Seconds\[4\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[4] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[5\] a permanently enabled " "Info: Pin Seconds\[5\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[5] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[6\] a permanently enabled " "Info: Pin Seconds\[6\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[6] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[7\] a permanently enabled " "Info: Pin Seconds\[7\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[7] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[8\] a permanently enabled " "Info: Pin Seconds\[8\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[8] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[9\] a permanently enabled " "Info: Pin Seconds\[9\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[9] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[10\] a permanently enabled " "Info: Pin Seconds\[10\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[10] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[11\] a permanently enabled " "Info: Pin Seconds\[11\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[11] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[12\] a permanently enabled " "Info: Pin Seconds\[12\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[12] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[13\] a permanently enabled " "Info: Pin Seconds\[13\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[13] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[14\] a permanently enabled " "Info: Pin Seconds\[14\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[14] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[15\] a permanently enabled " "Info: Pin Seconds\[15\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[15] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[16\] a permanently enabled " "Info: Pin Seconds\[16\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[16] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[17\] a permanently enabled " "Info: Pin Seconds\[17\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[17] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[18\] a permanently enabled " "Info: Pin Seconds\[18\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[18] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[19\] a permanently enabled " "Info: Pin Seconds\[19\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[19] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[20\] a permanently enabled " "Info: Pin Seconds\[20\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[20] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[21\] a permanently enabled " "Info: Pin Seconds\[21\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[21] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[22\] a permanently enabled " "Info: Pin Seconds\[22\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[22] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[23\] a permanently enabled " "Info: Pin Seconds\[23\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[23] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[24\] a permanently enabled " "Info: Pin Seconds\[24\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[24] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[25\] a permanently enabled " "Info: Pin Seconds\[25\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[25] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[26\] a permanently enabled " "Info: Pin Seconds\[26\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[26] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[27\] a permanently enabled " "Info: Pin Seconds\[27\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[27] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[28\] a permanently enabled " "Info: Pin Seconds\[28\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[28] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[29\] a permanently enabled " "Info: Pin Seconds\[29\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[29] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[30\] a permanently enabled " "Info: Pin Seconds\[30\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[30] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[31\] a permanently enabled " "Info: Pin Seconds\[31\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { Seconds[31] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seconds[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[0\] a permanently enabled " "Info: Pin o_Ticks\[0\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[0] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[1\] a permanently enabled " "Info: Pin o_Ticks\[1\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[1] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[2\] a permanently enabled " "Info: Pin o_Ticks\[2\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[2] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[3\] a permanently enabled " "Info: Pin o_Ticks\[3\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[3] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[4\] a permanently enabled " "Info: Pin o_Ticks\[4\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[4] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[5\] a permanently enabled " "Info: Pin o_Ticks\[5\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[5] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[6\] a permanently enabled " "Info: Pin o_Ticks\[6\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[6] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[7\] a permanently enabled " "Info: Pin o_Ticks\[7\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[7] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[8\] a permanently enabled " "Info: Pin o_Ticks\[8\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[8] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[9\] a permanently enabled " "Info: Pin o_Ticks\[9\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[9] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[10\] a permanently enabled " "Info: Pin o_Ticks\[10\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[10] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[11\] a permanently enabled " "Info: Pin o_Ticks\[11\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[11] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[12\] a permanently enabled " "Info: Pin o_Ticks\[12\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[12] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[13\] a permanently enabled " "Info: Pin o_Ticks\[13\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[13] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[14\] a permanently enabled " "Info: Pin o_Ticks\[14\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[14] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[15\] a permanently enabled " "Info: Pin o_Ticks\[15\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[15] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[16\] a permanently enabled " "Info: Pin o_Ticks\[16\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[16] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[17\] a permanently enabled " "Info: Pin o_Ticks\[17\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[17] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[18\] a permanently enabled " "Info: Pin o_Ticks\[18\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[18] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[19\] a permanently enabled " "Info: Pin o_Ticks\[19\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[19] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[20\] a permanently enabled " "Info: Pin o_Ticks\[20\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[20] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[21\] a permanently enabled " "Info: Pin o_Ticks\[21\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[21] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[22\] a permanently enabled " "Info: Pin o_Ticks\[22\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[22] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[23\] a permanently enabled " "Info: Pin o_Ticks\[23\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[23] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[24\] a permanently enabled " "Info: Pin o_Ticks\[24\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[24] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[25\] a permanently enabled " "Info: Pin o_Ticks\[25\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[25] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[26\] a permanently enabled " "Info: Pin o_Ticks\[26\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[26] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[27\] a permanently enabled " "Info: Pin o_Ticks\[27\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[27] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[28\] a permanently enabled " "Info: Pin o_Ticks\[28\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[28] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[29\] a permanently enabled " "Info: Pin o_Ticks\[29\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[29] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[30\] a permanently enabled " "Info: Pin o_Ticks\[30\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[30] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_Ticks\[31\] a permanently enabled " "Info: Pin o_Ticks\[31\] has a permanently enabled output enable" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { o_Ticks[31] } } } { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_Ticks[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 02:27:22 2019 " "Info: Processing ended: Sat Oct 26 02:27:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
