# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CA Lab.srcs/sources_1/new/ALU_control.v" \
"../../../../CA Lab.srcs/sources_1/new/control_unit.v" \
"../../../../CA Lab.srcs/sources_1/new/top_control.v" \
"../../../../CA Lab.srcs/sim_1/new/top_control_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
