<stg><name>push_tensor1d.1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %tsor_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tsor

]]></Node>
<StgValue><ssdm name="tsor_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %tsor_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="62">
<![CDATA[
entry:4 %sext_ln12 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln12

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %muxLogicAXIMAddr_to_empty = muxlogic i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
entry:7 %muxLogicAXIMBurst_to_empty = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="25" st_id="6" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="26" st_id="7" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="27" st_id="8" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="28" st_id="9" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="29" st_id="10" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="30" st_id="11" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="31" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:9 %call_ln12 = call void @push_tensor1d.1_Pipeline_VITIS_LOOP_12_1, i32 %gmem, i62 %trunc_ln, i32 %x_strm

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="32" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:9 %call_ln12 = call void @push_tensor1d.1_Pipeline_VITIS_LOOP_12_1, i32 %gmem, i62 %trunc_ln, i32 %x_strm

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>

<operation id="35" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0">
<![CDATA[
entry:10 %ret_ln15 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="tsor" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tsor"/></StgValue>
</port>
<port id="50" name="x_strm" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="x_strm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i64" to="tsor_read" fromId="51" toId="14">
</dataflow>
<dataflow id="53" from="tsor" to="tsor_read" fromId="49" toId="14">
</dataflow>
<dataflow id="55" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="54" toId="15">
</dataflow>
<dataflow id="56" from="tsor_read" to="trunc_ln" fromId="14" toId="15">
</dataflow>
<dataflow id="58" from="StgValue_57" to="trunc_ln" fromId="57" toId="15">
</dataflow>
<dataflow id="60" from="StgValue_59" to="trunc_ln" fromId="59" toId="15">
</dataflow>
<dataflow id="61" from="trunc_ln" to="sext_ln12" fromId="15" toId="16">
</dataflow>
<dataflow id="62" from="gmem" to="gmem_addr" fromId="48" toId="17">
</dataflow>
<dataflow id="63" from="sext_ln12" to="gmem_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="64" from="gmem_addr" to="muxLogicAXIMAddr_to_empty" fromId="17" toId="18">
</dataflow>
<dataflow id="66" from="StgValue_65" to="muxLogicAXIMBurst_to_empty" fromId="65" toId="19">
</dataflow>
<dataflow id="68" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="20">
</dataflow>
<dataflow id="69" from="gmem_addr" to="empty" fromId="17" toId="20">
</dataflow>
<dataflow id="70" from="StgValue_65" to="empty" fromId="65" toId="20">
</dataflow>
<dataflow id="71" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="21">
</dataflow>
<dataflow id="72" from="gmem_addr" to="empty" fromId="17" toId="21">
</dataflow>
<dataflow id="73" from="StgValue_65" to="empty" fromId="65" toId="21">
</dataflow>
<dataflow id="74" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="22">
</dataflow>
<dataflow id="75" from="gmem_addr" to="empty" fromId="17" toId="22">
</dataflow>
<dataflow id="76" from="StgValue_65" to="empty" fromId="65" toId="22">
</dataflow>
<dataflow id="77" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="23">
</dataflow>
<dataflow id="78" from="gmem_addr" to="empty" fromId="17" toId="23">
</dataflow>
<dataflow id="79" from="StgValue_65" to="empty" fromId="65" toId="23">
</dataflow>
<dataflow id="80" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="24">
</dataflow>
<dataflow id="81" from="gmem_addr" to="empty" fromId="17" toId="24">
</dataflow>
<dataflow id="82" from="StgValue_65" to="empty" fromId="65" toId="24">
</dataflow>
<dataflow id="83" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="25">
</dataflow>
<dataflow id="84" from="gmem_addr" to="empty" fromId="17" toId="25">
</dataflow>
<dataflow id="85" from="StgValue_65" to="empty" fromId="65" toId="25">
</dataflow>
<dataflow id="86" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="26">
</dataflow>
<dataflow id="87" from="gmem_addr" to="empty" fromId="17" toId="26">
</dataflow>
<dataflow id="88" from="StgValue_65" to="empty" fromId="65" toId="26">
</dataflow>
<dataflow id="89" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="27">
</dataflow>
<dataflow id="90" from="gmem_addr" to="empty" fromId="17" toId="27">
</dataflow>
<dataflow id="91" from="StgValue_65" to="empty" fromId="65" toId="27">
</dataflow>
<dataflow id="92" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="28">
</dataflow>
<dataflow id="93" from="gmem_addr" to="empty" fromId="17" toId="28">
</dataflow>
<dataflow id="94" from="StgValue_65" to="empty" fromId="65" toId="28">
</dataflow>
<dataflow id="95" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="29">
</dataflow>
<dataflow id="96" from="gmem_addr" to="empty" fromId="17" toId="29">
</dataflow>
<dataflow id="97" from="StgValue_65" to="empty" fromId="65" toId="29">
</dataflow>
<dataflow id="98" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="67" toId="30">
</dataflow>
<dataflow id="99" from="gmem_addr" to="empty" fromId="17" toId="30">
</dataflow>
<dataflow id="100" from="StgValue_65" to="empty" fromId="65" toId="30">
</dataflow>
<dataflow id="102" from="push_tensor1d.1_Pipeline_VITIS_LOOP_12_1" to="call_ln12" fromId="101" toId="31">
</dataflow>
<dataflow id="103" from="gmem" to="call_ln12" fromId="48" toId="31">
</dataflow>
<dataflow id="104" from="trunc_ln" to="call_ln12" fromId="15" toId="31">
</dataflow>
<dataflow id="105" from="x_strm" to="call_ln12" fromId="50" toId="31">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="106" toId="32">
</dataflow>
<dataflow id="108" from="x_strm" to="specinterface_ln0" fromId="50" toId="32">
</dataflow>
<dataflow id="110" from="empty_16" to="specinterface_ln0" fromId="109" toId="32">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="113" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="115" from="empty_12" to="specinterface_ln0" fromId="114" toId="32">
</dataflow>
<dataflow id="116" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="117" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="118" from="empty_12" to="specinterface_ln0" fromId="114" toId="32">
</dataflow>
<dataflow id="119" from="empty_12" to="specinterface_ln0" fromId="114" toId="32">
</dataflow>
<dataflow id="120" from="empty_12" to="specinterface_ln0" fromId="114" toId="32">
</dataflow>
<dataflow id="121" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="122" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="123" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="124" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="125" from="empty_12" to="specinterface_ln0" fromId="114" toId="32">
</dataflow>
<dataflow id="126" from="empty_12" to="specinterface_ln0" fromId="114" toId="32">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="32">
</dataflow>
<dataflow id="129" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="130" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="32">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="106" toId="33">
</dataflow>
<dataflow id="132" from="gmem" to="specinterface_ln0" fromId="48" toId="33">
</dataflow>
<dataflow id="134" from="empty" to="specinterface_ln0" fromId="133" toId="33">
</dataflow>
<dataflow id="135" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="33">
</dataflow>
<dataflow id="136" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="33">
</dataflow>
<dataflow id="137" from="empty_12" to="specinterface_ln0" fromId="114" toId="33">
</dataflow>
<dataflow id="138" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="33">
</dataflow>
<dataflow id="139" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="33">
</dataflow>
<dataflow id="141" from="empty_11" to="specinterface_ln0" fromId="140" toId="33">
</dataflow>
<dataflow id="143" from="empty_10" to="specinterface_ln0" fromId="142" toId="33">
</dataflow>
<dataflow id="144" from="empty_12" to="specinterface_ln0" fromId="114" toId="33">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="33">
</dataflow>
<dataflow id="147" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="33">
</dataflow>
<dataflow id="148" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="33">
</dataflow>
<dataflow id="149" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="33">
</dataflow>
<dataflow id="150" from="empty_12" to="specinterface_ln0" fromId="114" toId="33">
</dataflow>
<dataflow id="151" from="empty_12" to="specinterface_ln0" fromId="114" toId="33">
</dataflow>
<dataflow id="152" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="33">
</dataflow>
<dataflow id="153" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="33">
</dataflow>
<dataflow id="154" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="33">
</dataflow>
<dataflow id="155" from="push_tensor1d.1_Pipeline_VITIS_LOOP_12_1" to="call_ln12" fromId="101" toId="34">
</dataflow>
<dataflow id="156" from="gmem" to="call_ln12" fromId="48" toId="34">
</dataflow>
<dataflow id="157" from="trunc_ln" to="call_ln12" fromId="15" toId="34">
</dataflow>
<dataflow id="158" from="x_strm" to="call_ln12" fromId="50" toId="34">
</dataflow>
</dataflows>


</stg>
