<profile>

<section name = "Vitis HLS Report for 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1'" level="0">
<item name = "Date">Mon Oct 28 10:46:36 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">maxPool_CIF_0_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.735 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.340 us, 0.340 us, 34, 34, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_139_1">32, 32, 1, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln139_fu_374_p2">+, 0, 0, 14, 6, 1</column>
<column name="icmp_ln139_fu_368_p2">icmp, 0, 0, 14, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 6, 12</column>
<column name="j_fu_68">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="j_fu_68">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, return value</column>
<column name="buf_15_address1">out, 5, ap_memory, buf_15, array</column>
<column name="buf_15_ce1">out, 1, ap_memory, buf_15, array</column>
<column name="buf_15_we1">out, 1, ap_memory, buf_15, array</column>
<column name="buf_15_d1">out, 32, ap_memory, buf_15, array</column>
<column name="buf_14_address1">out, 5, ap_memory, buf_14, array</column>
<column name="buf_14_ce1">out, 1, ap_memory, buf_14, array</column>
<column name="buf_14_we1">out, 1, ap_memory, buf_14, array</column>
<column name="buf_14_d1">out, 32, ap_memory, buf_14, array</column>
<column name="buf_13_address1">out, 5, ap_memory, buf_13, array</column>
<column name="buf_13_ce1">out, 1, ap_memory, buf_13, array</column>
<column name="buf_13_we1">out, 1, ap_memory, buf_13, array</column>
<column name="buf_13_d1">out, 32, ap_memory, buf_13, array</column>
<column name="buf_12_address1">out, 5, ap_memory, buf_12, array</column>
<column name="buf_12_ce1">out, 1, ap_memory, buf_12, array</column>
<column name="buf_12_we1">out, 1, ap_memory, buf_12, array</column>
<column name="buf_12_d1">out, 32, ap_memory, buf_12, array</column>
<column name="buf_11_address1">out, 5, ap_memory, buf_11, array</column>
<column name="buf_11_ce1">out, 1, ap_memory, buf_11, array</column>
<column name="buf_11_we1">out, 1, ap_memory, buf_11, array</column>
<column name="buf_11_d1">out, 32, ap_memory, buf_11, array</column>
<column name="buf_10_address1">out, 5, ap_memory, buf_10, array</column>
<column name="buf_10_ce1">out, 1, ap_memory, buf_10, array</column>
<column name="buf_10_we1">out, 1, ap_memory, buf_10, array</column>
<column name="buf_10_d1">out, 32, ap_memory, buf_10, array</column>
<column name="buf_9_address1">out, 5, ap_memory, buf_9, array</column>
<column name="buf_9_ce1">out, 1, ap_memory, buf_9, array</column>
<column name="buf_9_we1">out, 1, ap_memory, buf_9, array</column>
<column name="buf_9_d1">out, 32, ap_memory, buf_9, array</column>
<column name="buf_8_address1">out, 5, ap_memory, buf_8, array</column>
<column name="buf_8_ce1">out, 1, ap_memory, buf_8, array</column>
<column name="buf_8_we1">out, 1, ap_memory, buf_8, array</column>
<column name="buf_8_d1">out, 32, ap_memory, buf_8, array</column>
<column name="buf_7_address1">out, 5, ap_memory, buf_7, array</column>
<column name="buf_7_ce1">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_we1">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_d1">out, 32, ap_memory, buf_7, array</column>
<column name="buf_6_address1">out, 5, ap_memory, buf_6, array</column>
<column name="buf_6_ce1">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_we1">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_d1">out, 32, ap_memory, buf_6, array</column>
<column name="buf_5_address1">out, 5, ap_memory, buf_5, array</column>
<column name="buf_5_ce1">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_we1">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_d1">out, 32, ap_memory, buf_5, array</column>
<column name="buf_4_address1">out, 5, ap_memory, buf_4, array</column>
<column name="buf_4_ce1">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_we1">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_d1">out, 32, ap_memory, buf_4, array</column>
<column name="buf_3_address1">out, 5, ap_memory, buf_3, array</column>
<column name="buf_3_ce1">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_we1">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_d1">out, 32, ap_memory, buf_3, array</column>
<column name="buf_2_address1">out, 5, ap_memory, buf_2, array</column>
<column name="buf_2_ce1">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_we1">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_d1">out, 32, ap_memory, buf_2, array</column>
<column name="buf_1_address1">out, 5, ap_memory, buf_1, array</column>
<column name="buf_1_ce1">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_we1">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_d1">out, 32, ap_memory, buf_1, array</column>
<column name="buf_r_address1">out, 5, ap_memory, buf_r, array</column>
<column name="buf_r_ce1">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_we1">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_d1">out, 32, ap_memory, buf_r, array</column>
</table>
</item>
</section>
</profile>
