///////////////////////////////////////////////////////////////////////////////
// Vitor Finotti
//
// <project-url>
///////////////////////////////////////////////////////////////////////////////
//
// unit name:     Wishbone to AHB3-Lite bridge
//
// description: Bridge for conversion from a Wishbone master to a AHB3-Lite slave.
//   Inspired on the code of
//   https://www.valpont.com/ahb-to-wishbone-and-wishbone-to-ahb-bridges-in-verilog/pst/
//
//
///////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2019 Vitor Finotti
///////////////////////////////////////////////////////////////////////////////
// MIT
///////////////////////////////////////////////////////////////////////////////
// Permission is hereby granted, free of charge, to any person obtaining a copy of
// this software and associated documentation files (the "Software"), to deal in
// the Software without restriction, including without limitation the rights to
// use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
// of the Software, and to permit persons to whom the Software is furnished to do
// so, subject to the following conditions:

// The above copyright notice and this permission notice shall be included in all
// copies or substantial portions of the Software.

// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
// SOFTWARE.
///////////////////////////////////////////////////////////////////////////////

module wb_to_ahb3lite (
  clk_i,
  rst_n_i,

  //// wishbone
  from_m_wb_adr_o,
  from_m_wb_sel_o,
  from_m_wb_we_o,
  from_m_wb_dat_o,
  from_m_wb_cyc_o,
  from_m_wb_stb_o,
  to_m_wb_ack_i,
  to_m_wb_err_i,
  to_m_wb_dat_i,

  from_m_wb_cti_o,
  from_m_wb_bte_o,

  //// to ahb3lite
  mHSEL,
  mHSIZE,
  mHRDATA,
  mHRESP,
  mHREADY,
  mHREADYOUT,
  mHWRITE,
  mHBURST,
  mHADDR,
  mHTRANS,
  mHWDATA,
  mHPROT
);

input          clk_i;
input	       rst_n_i;

input  [31:0]  mHRDATA;
input          mHRESP;
input          mHREADY;
output         mHSEL;
output [2:0]   mHSIZE;
output         mHWRITE;
output [2:0]   mHBURST;
output [31:0]  mHADDR;
output [1:0]   mHTRANS;
output [31:0]  mHWDATA;
output         mHREADYOUT;
output  [3:0]  mHPROT;

input  [31:0]  from_m_wb_adr_o;
input  [3:0]   from_m_wb_sel_o;
input          from_m_wb_we_o;
input  [31:0]  from_m_wb_dat_o;
input          from_m_wb_cyc_o;
input          from_m_wb_stb_o;
output         to_m_wb_ack_i;
output         to_m_wb_err_i;
output [31:0]  to_m_wb_dat_i;

input  [2:0]   from_m_wb_cti_o;
input  [1:0]   from_m_wb_bte_o;

//////////////////////////////////
parameter [1:0] IDLE   = 2'b00,
                BUSY   = 2'b01,
                NONSEQ = 2'b10,
                SEQ    = 2'b11;
//////////////////////////////////
reg             ackmask;
reg             ctrlstart;
wire            isburst;
reg             mHREADY_d1;
//////////////////////////////////
assign isburst       = (from_m_wb_cti_o == 3'b000) ? 1'b0 : 1'b1;
assign to_m_wb_dat_i = mHRDATA ;
assign to_m_wb_ack_i = ackmask & mHREADY & from_m_wb_stb_o;
assign mHADDR        = (~isburst || (ctrlstart && !ackmask) || !ctrlstart) ? from_m_wb_adr_o
                        : from_m_wb_adr_o + 3'b100;
assign mHWDATA       = from_m_wb_dat_o;
assign mHSIZE        = 3'b010;                                //word
assign mHBURST       = (ctrlstart && (from_m_wb_cti_o == 3'b010)) ? 3'b011 : 3'b000;

assign mHWRITE       = from_m_wb_we_o;
assign mHTRANS       = (ctrlstart && !ackmask && mHREADY)
                       ? NONSEQ
                       : ((ctrlstart && ~to_m_wb_ack_i)
                       ? NONSEQ
                       : ( (from_m_wb_cti_o == 3'b010 && ctrlstart) ? SEQ : IDLE ));
assign to_m_wb_err_i = mHRESP;
assign mHSEL         = from_m_wb_cyc_o;
assign mHREADYOUT    = 1'b1;

always @(posedge clk_i or negedge rst_n_i)
begin
  if(!rst_n_i)
    mHREADY_d1 <= 1'b0;
  else
    mHREADY_d1 <= mHREADY;
end

always @(posedge clk_i or negedge rst_n_i)
begin
  if(!rst_n_i)
    ctrlstart <= 1'b0;
  else if(mHREADY && !ctrlstart)
    ctrlstart <= 1'b1;
  else if(ctrlstart)
    ctrlstart <= 1'b1;
  else
    ctrlstart <= 1'b0;
end

always @(posedge clk_i or negedge rst_n_i)
begin
  if(!rst_n_i)
      ackmask <= 1'b0;
  else if(!from_m_wb_stb_o) // not set if not transmitting anything
      ackmask <= 1'b0;
  else if(!ctrlstart && !ackmask) // not set transmission hasn't started and not ackmask yet
      ackmask <= 1'b0;
  // else if(ctrlstart && !to_m_wb_ack_i && ~mHREADY) // if core is initialized, previous ack was 0 but target slave is not ready, not set it
  //     ackmask <= 1'b0;
  else if(ctrlstart && !to_m_wb_ack_i && mHREADY) // set if core is initialized, previous ack was 0 and target slave is ready
      ackmask <= 1'b1;
  else if(ctrlstart && !to_m_wb_ack_i && ~mHREADY_d1 && mHREADY) // set if core is initialized, previous ack was 0 and target slave is ready
      ackmask <= 1'b1;
  else if(to_m_wb_ack_i && !isburst)
      ackmask <= 1'b0;
  else if(from_m_wb_cti_o == 3'b111 && mHREADY)
      ackmask <= 1'b0;
  else
      ackmask <= 1'b0;
      // ackmask <= 1'b1;
end

endmodule
