// Seed: 2412843412
module module_0 (
    input supply1 id_0,
    input wand id_1
);
  wire   id_3;
  string id_4;
  assign id_4 = "";
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output logic id_2,
    output wor id_3,
    input logic id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    output supply0 id_9
);
  always_comb @(*) begin
    begin
      if (1) id_2 <= 1'b0 == 1;
      else id_2 <= id_4;
    end
  end
  module_0(
      id_7, id_6
  );
  wire id_11;
  wire id_12, id_13;
endmodule
