# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_53_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_53 {C:/Users/home/Documents/Fpga_proj/q_5_53/q_5_53.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:42 on Oct 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_53" C:/Users/home/Documents/Fpga_proj/q_5_53/q_5_53.v 
# -- Compiling module q_5_53
# 
# Top level modules:
# 	q_5_53
# End time: 11:19:42 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_53/q_5_53_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:57 on Oct 20,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_53/q_5_53_tb.v 
# -- Compiling module q_5_53_tb
# 
# Top level modules:
# 	q_5_53_tb
# End time: 11:19:57 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_53_tb
# vsim work.q_5_53_tb 
# Start time: 11:20:01 on Oct 20,2019
# Loading work.q_5_53_tb
# Loading work.q_5_53
add wave -position insertpoint  \
sim:/q_5_53_tb/rstn \
sim:/q_5_53_tb/clk \
sim:/q_5_53_tb/x_in \
sim:/q_5_53_tb/y_out \
sim:/q_5_53_tb/state
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_53/q_5_53_tb.v(19)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_53_tb
# 1
# Break in Module q_5_53_tb at C:/Users/home/Documents/Fpga_proj/q_5_53/q_5_53_tb.v line 19
# End time: 11:22:38 on Oct 20,2019, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
