<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/smdk2410/include/s3c2400.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_6ef52e6a930cc7c471abca7ce678d7b2.html">smdk2410</a></li><li class="navelem"><a class="el" href="dir_46120375987cfeb1ce90021e29898290.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">s3c2400.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * NAME     : s3c2400.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Version  : 3.7.2002</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Based on 24x.h for the Samsung Development Board</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ************************************************/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef S3C2400_H_</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define S3C2400_H_</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/* to be used in assembly code */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define rINTOFFSET_ADDR 0x14400014</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* Memory control */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define rBWSCON         (*(volatile unsigned *)0x14000000)</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define rBANKCON0       (*(volatile unsigned *)0x14000004)</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define rBANKCON1       (*(volatile unsigned *)0x14000008)</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define rBANKCON2       (*(volatile unsigned *)0x1400000C)</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define rBANKCON3       (*(volatile unsigned *)0x14000010)</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define rBANKCON4       (*(volatile unsigned *)0x14000014)</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define rBANKCON5       (*(volatile unsigned *)0x14000018)</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define rBANKCON6       (*(volatile unsigned *)0x1400001C)</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define rBANKCON7       (*(volatile unsigned *)0x14000020)</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define rREFRESH        (*(volatile unsigned *)0x14000024)</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define rBANKSIZE       (*(volatile unsigned *)0x14000028)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define rMRSRB6         (*(volatile unsigned *)0x1400002C)</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define rMRSRB7         (*(volatile unsigned *)0x14000030)</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* INTERRUPT */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define rSRCPND         (*(volatile unsigned *)0x14400000)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define rINTMOD         (*(volatile unsigned *)0x14400004)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define rINTMSK         (*(volatile unsigned *)0x14400008)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define rPRIORITY       (*(volatile unsigned *)0x1440000C)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define rINTPND         (*(volatile unsigned *)0x14400010)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define rINTOFFSET      (*(volatile unsigned *)0x14400014)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* DMA */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define rDISRC0         (*(volatile unsigned *)0x14600000)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define rDIDST0         (*(volatile unsigned *)0x14600004)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define rDCON0          (*(volatile unsigned *)0x14600008)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define rDSTAT0         (*(volatile unsigned *)0x1460000C)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define rDCSRC0         (*(volatile unsigned *)0x14600010)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define rDCDST0         (*(volatile unsigned *)0x14600014)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define rDMASKTRIG0     (*(volatile unsigned *)0x14600018)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define rDISRC1         (*(volatile unsigned *)0x14600020)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define rDIDST1         (*(volatile unsigned *)0x14600024)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define rDCON1          (*(volatile unsigned *)0x14600028)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define rDSTAT1         (*(volatile unsigned *)0x1460002C)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define rDCSRC1         (*(volatile unsigned *)0x14600030)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define rDCDST1         (*(volatile unsigned *)0x14600034)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define rDMASKTRIG1     (*(volatile unsigned *)0x14600038)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define rDISRC2         (*(volatile unsigned *)0x14600040)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define rDIDST2         (*(volatile unsigned *)0x14600044)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define rDCON2          (*(volatile unsigned *)0x14600048)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define rDSTAT2         (*(volatile unsigned *)0x1460004C)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define rDCSRC2         (*(volatile unsigned *)0x14600050)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define rDCDST2         (*(volatile unsigned *)0x14600054)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define rDMASKTRIG2     (*(volatile unsigned *)0x14600058)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define rDISRC3         (*(volatile unsigned *)0x14600060)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define rDIDST3         (*(volatile unsigned *)0x14600064)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define rDCON3          (*(volatile unsigned *)0x14600068)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define rDSTAT3         (*(volatile unsigned *)0x1460006C)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define rDCSRC3         (*(volatile unsigned *)0x14600070)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define rDCDST3         (*(volatile unsigned *)0x14600074)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define rDMASKTRIG3     (*(volatile unsigned *)0x14600078)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* CLOCK &amp; POWER MANAGEMENT */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define rLOCKTIME       (*(volatile unsigned *)0x14800000)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define rMPLLCON        (*(volatile unsigned *)0x14800004)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define rUPLLCON        (*(volatile unsigned *)0x14800008)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define rCLKCON         (*(volatile unsigned *)0x1480000C)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define rCLKSLOW        (*(volatile unsigned *)0x14800010)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define rCLKDIVN        (*(volatile unsigned *)0x14800014)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* LCD CONTROLLER */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define rLCDCON1        (*(volatile unsigned *)0x14A00000)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define rLCDCON2        (*(volatile unsigned *)0x14A00004)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define rLCDCON3        (*(volatile unsigned *)0x14A00008)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define rLCDCON4        (*(volatile unsigned *)0x14A0000C)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define rLCDCON5        (*(volatile unsigned *)0x14A00010)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define rLCDSADDR1      (*(volatile unsigned *)0x14A00014)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define rLCDSADDR2      (*(volatile unsigned *)0x14A00018)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define rLCDSADDR3      (*(volatile unsigned *)0x14A0001C)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define rREDLUT         (*(volatile unsigned *)0x14A00020)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define rGREENLUT       (*(volatile unsigned *)0x14A00024)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define rBLUELUT        (*(volatile unsigned *)0x14A00028)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define rDP1_2          (*(volatile unsigned *)0x14A0002C)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define rDP4_7          (*(volatile unsigned *)0x14A00030)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define rDP3_5          (*(volatile unsigned *)0x14A00034)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define rDP2_3          (*(volatile unsigned *)0x14A00038)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define rDP5_7          (*(volatile unsigned *)0x14A0003c)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define rDP3_4          (*(volatile unsigned *)0x14A00040)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define rDP4_5          (*(volatile unsigned *)0x14A00044)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define rDP6_7          (*(volatile unsigned *)0x14A00048)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define rDITHMODE       (*(volatile unsigned *)0x14A0004C)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define rTPAL           (*(volatile unsigned *)0x14A00050)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define GP32_PALETTE    (*(volatile unsigned *)0x14A00400)      </span><span class="comment">/* SJS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* UART */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define rULCON0         (*(volatile unsigned char *)0x15000000)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define rUCON0          (*(volatile unsigned short *)0x15000004)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define rUFCON0         (*(volatile unsigned char *)0x15000008)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define rUMCON0         (*(volatile unsigned char *)0x1500000C)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define rUTRSTAT0       (*(volatile unsigned char *)0x15000010)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define rUERSTAT0       (*(volatile unsigned char *)0x15000014)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define rUFSTAT0        (*(volatile unsigned short *)0x15000018)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define rUMSTAT0        (*(volatile unsigned char *)0x1500001C)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define rUBRDIV0        (*(volatile unsigned short *)0x15000028)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define rULCON1         (*(volatile unsigned char *)0x15004000)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define rUCON1          (*(volatile unsigned short *)0x15004004)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define rUFCON1         (*(volatile unsigned char *)0x15004008)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define rUMCON1         (*(volatile unsigned char *)0x1500400C)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define rUTRSTAT1       (*(volatile unsigned char *)0x15004010)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define rUERSTAT1       (*(volatile unsigned char *)0x15004014)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define rUFSTAT1        (*(volatile unsigned short *)0x15004018)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define rUMSTAT1        (*(volatile unsigned char *)0x1500401C)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define rUBRDIV1        (*(volatile unsigned short *)0x15004028)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#ifdef __BIG_ENDIAN</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define rUTXH0          (*(volatile unsigned char *)0x15000023)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define rURXH0          (*(volatile unsigned char *)0x15000027)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define rUTXH1          (*(volatile unsigned char *)0x15004023)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define rURXH1          (*(volatile unsigned char *)0x15004027)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define WrUTXH0(ch)     (*(volatile unsigned char *)0x15000023)=(unsigned char)(ch)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define RdURXH0()       (*(volatile unsigned char *)0x15000027)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define WrUTXH1(ch)     (*(volatile unsigned char *)0x15004023)=(unsigned char)(ch)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RdURXH1()       (*(volatile unsigned char *)0x15004027)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define UTXH0           (0x15000020+3)  </span><span class="comment">/* byte_access address by DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define URXH0           (0x15000024+3)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define UTXH1           (0x15004020+3)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define URXH1           (0x15004024+3)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Little Endian */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define rUTXH0          (*(volatile unsigned char *)0x15000020)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define rURXH0          (*(volatile unsigned char *)0x15000024)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define rUTXH1          (*(volatile unsigned char *)0x15004020)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define rURXH1          (*(volatile unsigned char *)0x15004024)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define WrUTXH0(ch)     (*(volatile unsigned char *)0x15000020)=(unsigned char)(ch)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define RdURXH0()       (*(volatile unsigned char *)0x15000024)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define WrUTXH1(ch)     (*(volatile unsigned char *)0x15004020)=(unsigned char)(ch)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define RdURXH1()       (*(volatile unsigned char *)0x15004024)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define UTXH0           (0x15000020)    </span><span class="comment">/* byte_access address by DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define URXH0           (0x15000024)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define UTXH1           (0x15004020)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define URXH1           (0x15004024)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* PWM TIMER */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define rTCFG0          (*(volatile unsigned *)0x15100000)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define rTCFG1          (*(volatile unsigned *)0x15100004)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define rTCON           (*(volatile unsigned *)0x15100008)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define rTCNTB0         (*(volatile unsigned *)0x1510000C)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define rTCMPB0         (*(volatile unsigned *)0x15100010)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define rTCNTO0         (*(volatile unsigned *)0x15100014)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define rTCNTB1         (*(volatile unsigned *)0x15100018)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define rTCMPB1         (*(volatile unsigned *)0x1510001C)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define rTCNTO1         (*(volatile unsigned *)0x15100020)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define rTCNTB2         (*(volatile unsigned *)0x15100024)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define rTCMPB2         (*(volatile unsigned *)0x15100028)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define rTCNTO2         (*(volatile unsigned *)0x1510002C)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define rTCNTB3         (*(volatile unsigned *)0x15100030)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define rTCMPB3         (*(volatile unsigned *)0x15100034)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define rTCNTO3         (*(volatile unsigned *)0x15100038)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define rTCNTB4         (*(volatile unsigned *)0x1510003C)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define rTCNTO4         (*(volatile unsigned *)0x15100040)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* USB DEVICE */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define rFUNC_ADDR_REG  (*(volatile unsigned *)0x15200140)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define rPWR_REG        (*(volatile unsigned *)0x15200144)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define rINT_REG        (*(volatile unsigned *)0x15200148)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define rINT_MASK_REG   (*(volatile unsigned *)0x1520014C)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define rFRAME_NUM_REG  (*(volatile unsigned *)0x15200150)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define rRESUME_CON_REG (*(volatile unsigned *)0x15200154)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define rEP0_CSR        (*(volatile unsigned *)0x15200160)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define rEP0_MAXP       (*(volatile unsigned *)0x15200164)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define rEP0_OUT_CNT    (*(volatile unsigned *)0x15200168)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define rEP0_FIFO       (*(volatile unsigned *)0x1520016C)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define rEP1_IN_CSR     (*(volatile unsigned *)0x15200180)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define rEP1_IN_MAXP    (*(volatile unsigned *)0x15200184)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define rEP1_FIFO       (*(volatile unsigned *)0x15200188)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define rEP2_IN_CSR     (*(volatile unsigned *)0x15200190)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define rEP2_IN_MAXP    (*(volatile unsigned *)0x15200194)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define rEP2_FIFO       (*(volatile unsigned *)0x15200198)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define rEP3_OUT_CSR    (*(volatile unsigned *)0x152001A0)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define rEP3_OUT_MAXP   (*(volatile unsigned *)0x152001A4)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define rEP3_OUT_CNT    (*(volatile unsigned *)0x152001A8)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define rEP3_FIFO       (*(volatile unsigned *)0x152001AC)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define rEP4_OUT_CSR    (*(volatile unsigned *)0x152001B0)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define rEP4_OUT_MAXP   (*(volatile unsigned *)0x152001B4)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define rEP4_OUT_CNT    (*(volatile unsigned *)0x152001B8)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define rEP4_FIFO       (*(volatile unsigned *)0x152001BC)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define rDMA_CON        (*(volatile unsigned *)0x152001C0)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define rDMA_UNIT       (*(volatile unsigned *)0x152001C4)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define rDMA_FIFO       (*(volatile unsigned *)0x152001C8)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define rDMA_TX         (*(volatile unsigned *)0x152001CC)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define rTEST_MODE      (*(volatile unsigned *)0x152001F4)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define rIN_CON_REG     (*(volatile unsigned *)0x152001F8)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* WATCH DOG TIMER */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define rWTCON          (*(volatile unsigned *)0x15300000)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define rWTDAT          (*(volatile unsigned *)0x15300004)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define rWTCNT          (*(volatile unsigned *)0x15300008)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* IIC */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define rIICCON         (*(volatile unsigned *)0x15400000)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define rIICSTAT        (*(volatile unsigned *)0x15400004)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define rIICADD         (*(volatile unsigned *)0x15400008)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define rIICDS          (*(volatile unsigned *)0x1540000C)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* IIS */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define rIISCON         (*(volatile unsigned *)0x15508000)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define rIISMOD         (*(volatile unsigned *)0x15508004)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define rIISPSR         (*(volatile unsigned *)0x15508008)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define rIISFIFCON      (*(volatile unsigned *)0x1550800C)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#ifdef __BIG_ENDIAN</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define IISFIF          ((volatile unsigned short *)0x15508012)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Little Endian */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define IISFIF          ((volatile unsigned short *)0x15508010)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* I/O PORT */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define rPACON          (*(volatile unsigned *)0x15600000)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define rPADAT          (*(volatile unsigned *)0x15600004)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define rPBCON          (*(volatile unsigned *)0x15600008)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define rPBDAT          (*(volatile unsigned *)0x1560000C)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define rPBUP           (*(volatile unsigned *)0x15600010)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define rPCCON          (*(volatile unsigned *)0x15600014)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define rPCDAT          (*(volatile unsigned *)0x15600018)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define rPCUP           (*(volatile unsigned *)0x1560001C)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define rPDCON          (*(volatile unsigned *)0x15600020)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define rPDDAT          (*(volatile unsigned *)0x15600024)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define rPDUP           (*(volatile unsigned *)0x15600028)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define rPECON          (*(volatile unsigned *)0x1560002C)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define rPEDAT          (*(volatile unsigned *)0x15600030)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define rPEUP           (*(volatile unsigned *)0x15600034)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define rPFCON          (*(volatile unsigned *)0x15600038)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define rPFDAT          (*(volatile unsigned *)0x1560003C)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define rPFUP           (*(volatile unsigned *)0x15600040)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define rPGCON          (*(volatile unsigned *)0x15600044)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define rPGDAT          (*(volatile unsigned *)0x15600048)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define rPGUP           (*(volatile unsigned *)0x1560004C)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define rOPENCR         (*(volatile unsigned *)0x15600050)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define rMISCCR         (*(volatile unsigned *)0x15600054)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define rEXTINT         (*(volatile unsigned *)0x15600058)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* RTC */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#ifdef __BIG_ENDIAN</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define rRTCCON         (*(volatile unsigned char *)0x15700043)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define rRTCALM         (*(volatile unsigned char *)0x15700053)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define rALMSEC         (*(volatile unsigned char *)0x15700057)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define rALMMIN         (*(volatile unsigned char *)0x1570005B)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define rALMHOUR        (*(volatile unsigned char *)0x1570005F)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define rALMDAY         (*(volatile unsigned char *)0x15700063)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define rALMMON         (*(volatile unsigned char *)0x15700067)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define rALMYEAR        (*(volatile unsigned char *)0x1570006B)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define rRTCRST         (*(volatile unsigned char *)0x1570006F)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define rBCDSEC         (*(volatile unsigned char *)0x15700073)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define rBCDMIN         (*(volatile unsigned char *)0x15700077)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define rBCDHOUR        (*(volatile unsigned char *)0x1570007B)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define rBCDDAY         (*(volatile unsigned char *)0x1570007F)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define rBCDDATE        (*(volatile unsigned char *)0x15700083)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define rBCDMON         (*(volatile unsigned char *)0x15700087)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define rBCDYEAR        (*(volatile unsigned char *)0x1570008B)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define rTICINT         (*(volatile unsigned char *)0x15700047)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Little Endian */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define rRTCCON         (*(volatile unsigned char *)0x15700040)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define rRTCALM         (*(volatile unsigned char *)0x15700050)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define rALMSEC         (*(volatile unsigned char *)0x15700054)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define rALMMIN         (*(volatile unsigned char *)0x15700058)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define rALMHOUR        (*(volatile unsigned char *)0x1570005C)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define rALMDAY         (*(volatile unsigned char *)0x15700060)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define rALMMON         (*(volatile unsigned char *)0x15700064)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define rALMYEAR        (*(volatile unsigned char *)0x15700068)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define rRTCRST         (*(volatile unsigned char *)0x1570006C)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define rBCDSEC         (*(volatile unsigned char *)0x15700070)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define rBCDMIN         (*(volatile unsigned char *)0x15700074)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define rBCDHOUR        (*(volatile unsigned char *)0x15700078)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define rBCDDAY         (*(volatile unsigned char *)0x1570007C)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define rBCDDATE        (*(volatile unsigned char *)0x15700080)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define rBCDMON         (*(volatile unsigned char *)0x15700084)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define rBCDYEAR        (*(volatile unsigned char *)0x15700088)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define rTICINT         (*(volatile unsigned char *)0x15700044)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* ADC */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define rADCCON         (*(volatile unsigned *)0x15800000)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define rADCDAT         (*(volatile unsigned *)0x15800004)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* SPI */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define rSPCON          (*(volatile unsigned *)0x15900000)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define rSPSTA          (*(volatile unsigned *)0x15900004)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define rSPPIN          (*(volatile unsigned *)0x15900008)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define rSPPRE          (*(volatile unsigned *)0x1590000C)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define rSPTDAT         (*(volatile unsigned *)0x15900010)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define rSPRDAT         (*(volatile unsigned *)0x15900014)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* MMC INTERFACE */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define rMMCON          (*(volatile unsigned *)0x15a00000)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define rMMCRR          (*(volatile unsigned *)0x15a00004)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define rMMFCON         (*(volatile unsigned *)0x15a00008)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define rMMSTA          (*(volatile unsigned *)0x15a0000C)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define rMMFSTA         (*(volatile unsigned *)0x15a00010)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define rMMPRE          (*(volatile unsigned *)0x15a00014)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define rMMLEN          (*(volatile unsigned *)0x15a00018)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define rMMCR7          (*(volatile unsigned *)0x15a0001C)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define rMMRSP0         (*(volatile unsigned *)0x15a00020)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define rMMRSP1         (*(volatile unsigned *)0x15a00024)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define rMMRSP2         (*(volatile unsigned *)0x15a00028)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define rMMRSP3         (*(volatile unsigned *)0x15a0002C)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define rMMCMD0         (*(volatile unsigned *)0x15a00030)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define rMMCMD1         (*(volatile unsigned *)0x15a00034)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define rMMCR16         (*(volatile unsigned *)0x15a00038)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define rMMDAT          (*(volatile unsigned *)0x15a0003C)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define _ISR_STARTADDRESS rtems_vector_table</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* ISR */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define pISR_RESET      (*(unsigned *)(_ISR_STARTADDRESS+0x0))</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define pISR_UNDEF      (*(unsigned *)(_ISR_STARTADDRESS+0x4))</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define pISR_SWI        (*(unsigned *)(_ISR_STARTADDRESS+0x8))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define pISR_PABORT     (*(unsigned *)(_ISR_STARTADDRESS+0xC))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define pISR_DABORT     (*(unsigned *)(_ISR_STARTADDRESS+0x10))</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define pISR_RESERVED   (*(unsigned *)(_ISR_STARTADDRESS+0x14))</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define pISR_IRQ        (*(unsigned *)(_ISR_STARTADDRESS+0x18))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define pISR_FIQ        (*(unsigned *)(_ISR_STARTADDRESS+0x1C))</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define pISR_EINT0      (*(unsigned *)(_ISR_STARTADDRESS+0x20))</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define pISR_EINT1      (*(unsigned *)(_ISR_STARTADDRESS+0x24))</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define pISR_EINT2      (*(unsigned *)(_ISR_STARTADDRESS+0x28))</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define pISR_EINT3      (*(unsigned *)(_ISR_STARTADDRESS+0x2C))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define pISR_EINT4      (*(unsigned *)(_ISR_STARTADDRESS+0x30))</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define pISR_EINT5      (*(unsigned *)(_ISR_STARTADDRESS+0x34))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define pISR_EINT6      (*(unsigned *)(_ISR_STARTADDRESS+0x38))</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define pISR_EINT7      (*(unsigned *)(_ISR_STARTADDRESS+0x3C))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define pISR_TICK       (*(unsigned *)(_ISR_STARTADDRESS+0x40))</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define pISR_WDT        (*(unsigned *)(_ISR_STARTADDRESS+0x44))</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define pISR_TIMER0     (*(unsigned *)(_ISR_STARTADDRESS+0x48))</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define pISR_TIMER1     (*(unsigned *)(_ISR_STARTADDRESS+0x4C))</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define pISR_TIMER2     (*(unsigned *)(_ISR_STARTADDRESS+0x50))</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define pISR_TIMER3     (*(unsigned *)(_ISR_STARTADDRESS+0x54))</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define pISR_TIMER4     (*(unsigned *)(_ISR_STARTADDRESS+0x58))</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define pISR_UERR01     (*(unsigned *)(_ISR_STARTADDRESS+0x5C))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define pISR_NOTUSED    (*(unsigned *)(_ISR_STARTADDRESS+0x60))</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define pISR_DMA0       (*(unsigned *)(_ISR_STARTADDRESS+0x64))</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define pISR_DMA1       (*(unsigned *)(_ISR_STARTADDRESS+0x68))</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define pISR_DMA2       (*(unsigned *)(_ISR_STARTADDRESS+0x6C))</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define pISR_DMA3       (*(unsigned *)(_ISR_STARTADDRESS+0x70))</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define pISR_MMC        (*(unsigned *)(_ISR_STARTADDRESS+0x74))</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define pISR_SPI        (*(unsigned *)(_ISR_STARTADDRESS+0x78))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define pISR_URXD0      (*(unsigned *)(_ISR_STARTADDRESS+0x7C))</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define pISR_URXD1      (*(unsigned *)(_ISR_STARTADDRESS+0x80))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define pISR_USBD       (*(unsigned *)(_ISR_STARTADDRESS+0x84))</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define pISR_USBH       (*(unsigned *)(_ISR_STARTADDRESS+0x88))</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define pISR_IIC        (*(unsigned *)(_ISR_STARTADDRESS+0x8C))</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define pISR_UTXD0      (*(unsigned *)(_ISR_STARTADDRESS+0x90))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define pISR_UTXD1      (*(unsigned *)(_ISR_STARTADDRESS+0x94))</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define pISR_RTC        (*(unsigned *)(_ISR_STARTADDRESS+0x98))</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define pISR_ADC        (*(unsigned *)(_ISR_STARTADDRESS+0xA0))</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* PENDING BIT */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BIT_EINT0       (0x1)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BIT_EINT1       (0x1&lt;&lt;1)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BIT_EINT2       (0x1&lt;&lt;2)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define BIT_EINT3       (0x1&lt;&lt;3)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BIT_EINT4       (0x1&lt;&lt;4)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BIT_EINT5       (0x1&lt;&lt;5)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BIT_EINT6       (0x1&lt;&lt;6)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BIT_EINT7       (0x1&lt;&lt;7)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BIT_TICK        (0x1&lt;&lt;8)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BIT_WDT         (0x1&lt;&lt;9)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define BIT_TIMER0      (0x1&lt;&lt;10)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BIT_TIMER1      (0x1&lt;&lt;11)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BIT_TIMER2      (0x1&lt;&lt;12)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define BIT_TIMER3      (0x1&lt;&lt;13)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define BIT_TIMER4      (0x1&lt;&lt;14)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define BIT_UERR01      (0x1&lt;&lt;15)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define BIT_NOTUSED     (0x1&lt;&lt;16)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define BIT_DMA0        (0x1&lt;&lt;17)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BIT_DMA1        (0x1&lt;&lt;18)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define BIT_DMA2        (0x1&lt;&lt;19)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define BIT_DMA3        (0x1&lt;&lt;20)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define BIT_MMC         (0x1&lt;&lt;21)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define BIT_SPI         (0x1&lt;&lt;22)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BIT_URXD0       (0x1&lt;&lt;23)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define BIT_URXD1       (0x1&lt;&lt;24)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BIT_USBD        (0x1&lt;&lt;25)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define BIT_USBH        (0x1&lt;&lt;26)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define BIT_IIC         (0x1&lt;&lt;27)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BIT_UTXD0       (0x1&lt;&lt;28)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BIT_UTXD1       (0x1&lt;&lt;29)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define BIT_RTC         (0x1&lt;&lt;30)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define BIT_ADC         (0x1&lt;&lt;31)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define BIT_ALLMSK      (0xFFFFFFFF)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define ClearPending(bit) {\</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">                 rSRCPND = bit;\</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">                 rINTPND = bit;\</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">                 rINTPND;\</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">                 }</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Wait until rINTPND is changed for the case that the ISR is very short. */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* Typedefs */</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="unionCLKCON.html">  434</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="structCLKCON_1_1__reg.html">  435</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structCLKCON_1_1__reg.html">_reg</a> {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="keywordtype">unsigned</span> STOP_BIT:1;   <span class="comment">/* Enters STOP mode. This bit isn&#39;t be */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                           <span class="comment">/*    cleared automatically. */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordtype">unsigned</span> SL_IDLE:1;    <span class="comment">/* SL_IDLE mode option. This bit isn&#39;t cleared */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                           <span class="comment">/*    automatically. To enter SL_IDLE mode, */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                           <span class="comment">/* CLKCON register has to be 0xe. */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordtype">unsigned</span> IDLE_BIT:1;   <span class="comment">/* Enters IDLE mode. This bit isn&#39;t be cleared */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                           <span class="comment">/*    automatically. */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordtype">unsigned</span> LCDC:1;       <span class="comment">/* Controls HCLK into LCDC block */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordtype">unsigned</span> USB_host:1;   <span class="comment">/* Controls HCLK into USB host block */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordtype">unsigned</span> USB_device:1; <span class="comment">/* Controls PCLK into USB device block */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordtype">unsigned</span> PWMTIMER:1;   <span class="comment">/* Controls PCLK into PWMTIMER block */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordtype">unsigned</span> MMC:1;        <span class="comment">/* Controls PCLK into MMC interface block */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="group__SAME70J19__base.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>:1;      <span class="comment">/* Controls PCLK into UART0 block */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="group__SAME70J19__base.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>:1;      <span class="comment">/* Controls PCLK into UART1 block */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordtype">unsigned</span> GPIO:1;       <span class="comment">/* Controls PCLK into GPIO block */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="group__SAME70J19__base.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>:1;        <span class="comment">/* Controls PCLK into RTC control block. Even if */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                           <span class="comment">/*   this bit is cleared to 0, RTC timer is alive. */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordtype">unsigned</span> ADC:1;        <span class="comment">/* Controls PCLK into ADC block */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordtype">unsigned</span> IIC:1;        <span class="comment">/* Controls PCLK into IIC block */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordtype">unsigned</span> IIS:1;        <span class="comment">/* Controls PCLK into IIS block */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordtype">unsigned</span> SPI:1;        <span class="comment">/* Controls PCLK into SPI block */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  } reg;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;} <a class="code" href="unionCLKCON.html">CLKCON</a>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="unionLCDCON1.html">  461</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;{</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="keywordtype">unsigned</span> ENVID:1;    <span class="comment">/* LCD video output and the logic 1=enable/0=disable. */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordtype">unsigned</span> BPPMODE:4;  <span class="comment">/* 1011 = 8 bpp for TFT, 1100 = 16 bpp for TFT, */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                         <span class="comment">/*   1110 = 16 bpp TFT skipmode */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordtype">unsigned</span> PNRMODE:2;  <span class="comment">/* TFT: 3 */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordtype">unsigned</span> MMODE:1;    <span class="comment">/* This bit determines the toggle rate of the VM. */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                         <span class="comment">/*   0 = Each Frame, 1 = The rate defined by the MVAL */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordtype">unsigned</span> CLKVAL:10;  <span class="comment">/* TFT: VCLK = HCLK / [(CLKVAL+1) x 2] (CLKVAL &gt;= 1) */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordtype">unsigned</span> LINECNT:10; <span class="comment">/* (read only) These bits provide the status of the */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                         <span class="comment">/*   line counter. Down count from LINEVAL to 0 */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  } reg;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;} <a class="code" href="unionLCDCON1.html">LCDCON1</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="unionLCDCON2.html">  477</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordtype">unsigned</span> VSPW:6;    <span class="comment">/* TFT: Vertical sync pulse width determines the */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                        <span class="comment">/*   VSYNC pulse&#39;s high level width by counting the */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                        <span class="comment">/*   number of inactive lines. */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordtype">unsigned</span> VFPD:8;    <span class="comment">/* TFT: Vertical front porch is the number of */</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                        <span class="comment">/*   inactive lines at the end of a frame, before */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                        <span class="comment">/*   vertical synchronization period. */</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordtype">unsigned</span> LINEVAL:10;  <span class="comment">/* TFT/STN: These bits determine the vertical size */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                        <span class="comment">/*   of LCD panel. */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordtype">unsigned</span> VBPD:8;    <span class="comment">/* TFT: Vertical back porch is the number of inactive */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                        <span class="comment">/*   lines at the start of a frame, after */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                        <span class="comment">/*   vertical synchronization period. */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  } reg;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;} <a class="code" href="unionLCDCON2.html">LCDCON2</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="unionLCDCON3.html">  494</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordtype">unsigned</span> HFPD:8;    <span class="comment">/* TFT: Horizontal front porch is the number of */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                        <span class="comment">/*   VCLK periods between the end of active data */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                        <span class="comment">/*   and the rising edge of HSYNC. */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordtype">unsigned</span> HOZVAL:11; <span class="comment">/* TFT/STN: These bits determine the horizontal */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                        <span class="comment">/*   size of LCD panel. 2n bytes. */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordtype">unsigned</span> HBPD:7;    <span class="comment">/* TFT: Horizontal back porch is the number of VCLK */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                        <span class="comment">/*   periods between the falling edge of HSYNC and */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                        <span class="comment">/*   the start of active data. */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  } reg;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;} <a class="code" href="unionLCDCON3.html">LCDCON3</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="unionLCDCON4.html">  508</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordtype">unsigned</span> HSPW:8;     <span class="comment">/* TFT: Horizontal sync pulse width determines the */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                         <span class="comment">/*   HSYNC pulse&#39;s high level width by counting the */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                         <span class="comment">/*   number of the VCLK. */</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordtype">unsigned</span> MVAL:8;     <span class="comment">/* STN: */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordtype">unsigned</span> ADDVAL:8;   <span class="comment">/* TFT: Palette Index offset value */</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordtype">unsigned</span> PALADDEN:1; <span class="comment">/* TFT: Palette Index offset enable. */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                         <span class="comment">/*   0 = Disable 1 = Enable */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  } reg;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="unionLCDCON4.html">LCDCON4</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="unionLCDCON5.html">  521</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordtype">unsigned</span> HWSWP:1;     <span class="comment">/* STN/TFT: Half-Word swap control bit. */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                          <span class="comment">/*    0 = Swap Disable 1 = Swap Enable */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordtype">unsigned</span> BSWP:1;      <span class="comment">/* STN/TFT: Byte swap control bit. */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                          <span class="comment">/*    0 = Swap Disable 1 = Swap Enable */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordtype">unsigned</span> ENLEND:1;    <span class="comment">/* TFT: LEND output signal enable/disable. */</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                          <span class="comment">/*    0 = Disable LEND signal. */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                          <span class="comment">/*    1 = Enable LEND signal */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordtype">unsigned</span> RESERVED1:1;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordtype">unsigned</span> INVENDLINE:1;<span class="comment">/* TFT: This bit indicates the LEND signal */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                          <span class="comment">/*    polarity. 0 = normal 1 = inverted */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordtype">unsigned</span> RESERVED2:1;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordtype">unsigned</span> INVVDEN:1;   <span class="comment">/* TFT: This bit indicates the VDEN signal */</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                          <span class="comment">/*    polarity. */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                          <span class="comment">/*    0 = normal 1 = inverted */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordtype">unsigned</span> INVVD:1;     <span class="comment">/* STN/TFT: This bit indicates the VD (video data) */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                          <span class="comment">/*    pulse polarity. 0 = Normal. */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                          <span class="comment">/*    1 = VD is inverted. */</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordtype">unsigned</span> INVVFRAME:1; <span class="comment">/* STN/TFT: This bit indicates the VFRAME/VSYNC */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                          <span class="comment">/*    pulse polarity. 0 = normal 1 = inverted */</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordtype">unsigned</span> INVVLINE:1;  <span class="comment">/* STN/TFT: This bit indicates the VLINE/HSYNC */</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                          <span class="comment">/*    pulse polarity. 0 = normal 1 = inverted */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordtype">unsigned</span> INVVCLK:1;   <span class="comment">/* STN/TFT: This bit controls the polarity of the */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                          <span class="comment">/*    VCLK active edge. 0 = The video data is */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                          <span class="comment">/*    fetched at VCLK falling edge. 1 = The video */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                          <span class="comment">/*    data is fetched at VCLK rising edge */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordtype">unsigned</span> RESERVED3:2;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordtype">unsigned</span> SELFREF:1;   <span class="comment">/* STN: */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordtype">unsigned</span> SLOWCLKSYNC:1; <span class="comment">/* STN: */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordtype">unsigned</span> RESERVED4:2; <span class="comment">/* must be 0 */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordtype">unsigned</span> HSTATUS:2;   <span class="comment">/* TFT: Horizontal Status (Read only) */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                          <span class="comment">/*    00 = HSYNC */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                          <span class="comment">/*    01 = BACK Porch. */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                          <span class="comment">/*    10 = ACTIVE */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                          <span class="comment">/*    11 = FRONT Porch */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordtype">unsigned</span> _VSTATUS:2;   <span class="comment">/* TFT: Vertical Status (Read only). */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                          <span class="comment">/*    00 = VSYNC */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                          <span class="comment">/*    01 = BACK Porch. */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                          <span class="comment">/*    10 = ACTIVE */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                          <span class="comment">/*    11 = FRONT Porch */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  } reg;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;} <a class="code" href="unionLCDCON5.html">LCDCON5</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="unionLCDSADDR1.html">  566</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordtype">unsigned</span> LCDBASEU:21; <span class="comment">/* For single-scan LCD: These bits indicate */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                          <span class="comment">/*    A[21:1] of the start address of the LCD */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                          <span class="comment">/*    frame buffer. */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordtype">unsigned</span> LCDBANK:7;   <span class="comment">/* A[28:22] */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  } reg;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;} <a class="code" href="unionLCDSADDR1.html">LCDSADDR1</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="unionLCDSADDR2.html">  576</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordtype">unsigned</span> LCDBASEL:21; <span class="comment">/* For single scan LCD: These bits indicate A[21:1]*/</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                          <span class="comment">/*    of the end address of the LCD frame buffer. */</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                          <span class="comment">/*    LCDBASEL = ((the fame end address) &gt;&gt;1) + 1 */</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                          <span class="comment">/*    = LCDBASEU + (PAGEWIDTH+OFFSIZE)x(LINEVAL+1) */</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  } reg;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;} <a class="code" href="unionLCDSADDR2.html">LCDSADDR2</a>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="unionLCDSADDR3.html">  586</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordtype">unsigned</span> PAGEWIDTH:11; <span class="comment">/* Virtual screen page width(the number of half */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                          <span class="comment">/*    words) This value defines the width of the */</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                          <span class="comment">/*    view port in the frame */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordtype">unsigned</span> OFFSIZE:11;  <span class="comment">/* Virtual screen offset size(the number of half */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                          <span class="comment">/*    words) This value defines the difference */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                          <span class="comment">/*    between the address of the last half word */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                          <span class="comment">/*    displayed on the previous LCD line and the */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                          <span class="comment">/*    address of the first half word to be */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                          <span class="comment">/*    displayed in the new LCD line. */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  } reg;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;} <a class="code" href="unionLCDSADDR3.html">LCDSADDR3</a>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="unionIISCON.html">  605</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordtype">unsigned</span> IISIFENA:1;  <span class="comment">/* IIS interface enable (start) */</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordtype">unsigned</span> IISPSENA:1;  <span class="comment">/* IIS prescaler enable */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordtype">unsigned</span> RXCHIDLE:1;  <span class="comment">/* Receive channel idle command */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordtype">unsigned</span> TXCHIDLE:1;  <span class="comment">/* Transmit channel idle command */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordtype">unsigned</span> RXDMAENA:1;  <span class="comment">/* Receive DMA service request enable */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keywordtype">unsigned</span> TXDMAENA:1;  <span class="comment">/* Transmit DMA service request enable */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordtype">unsigned</span> RXFIFORDY:1; <span class="comment">/* Receive FIFO ready flag (read only) */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordtype">unsigned</span> TXFIFORDY:1; <span class="comment">/* Transmit FIFO ready flag (read only) */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordtype">unsigned</span> LRINDEX:1;   <span class="comment">/* Left/right channel index (read only) */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  } reg;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;} <a class="code" href="unionIISCON.html">IISCON</a>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="unionIISMOD.html">  620</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordtype">unsigned</span> SBCLKFS:2;  <span class="comment">/* Serial bit clock frequency select */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordtype">unsigned</span> MCLKFS:1;   <span class="comment">/* Master clock frequency select */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordtype">unsigned</span> SDBITS:1;   <span class="comment">/* Serial data bit per channel */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordtype">unsigned</span> SIFMT:1;    <span class="comment">/* Serial interface format */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordtype">unsigned</span> ACTLEVCH:1; <span class="comment">/* Active level pf left/right channel */</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordtype">unsigned</span> TXRXMODE:2; <span class="comment">/* Transmit/receive mode select */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordtype">unsigned</span> MODE:1;     <span class="comment">/* Master/slave mode select */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  } reg;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;} <a class="code" href="unionIISMOD.html">IISMOD</a>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="unionIISPSR.html">  633</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordtype">unsigned</span> PSB:5;      <span class="comment">/* Prescaler control B */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordtype">unsigned</span> PSA:5;      <span class="comment">/* Prescaler control A */</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  } reg;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;} <a class="code" href="unionIISPSR.html">IISPSR</a>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="unionIISSFIFCON.html">  641</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordtype">unsigned</span> RXFIFOCNT:4;  <span class="comment">/* (read only) */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordtype">unsigned</span> TXFIFOCNT:4;  <span class="comment">/* (read only) */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="comment">/*signed RXFIFOENA:1;  /* */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordtype">unsigned</span> TXFIFOENA:1;  <span class="comment">/* */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordtype">unsigned</span> RXFIFOMODE:1; <span class="comment">/* */</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordtype">unsigned</span> TXFIFOMODE:1; <span class="comment">/* */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  } reg;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;} <a class="code" href="unionIISSFIFCON.html">IISSFIFCON</a>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="unionIISSFIF.html">  653</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordtype">unsigned</span> FENTRY:16;    <span class="comment">/* */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  } reg;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> all;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;} <a class="code" href="unionIISSFIF.html">IISSFIF</a>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#endif //ASM</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define LCD_WIDTH 240</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define LCD_HEIGHT 320</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define LCD_ASPECT ((float)(LCD_WIDTH/LCD_HEIGHT))</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define GP32_KEY_SELECT 512</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define GP32_KEY_START 256</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define GP32_KEY_A 64</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define GP32_KEY_B 32</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define GP32_KEY_L 16</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define GP32_KEY_R 128</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define GP32_KEY_UP 8</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define GP32_KEY_DOWN 2</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define GP32_KEY_LEFT 1</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define GP32_KEY_RIGHT 4</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*S3C2400_H_*/</span><span class="preprocessor"></span></div><div class="ttc" id="unionIISPSR_html"><div class="ttname"><a href="unionIISPSR.html">IISPSR</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:633</div></div>
<div class="ttc" id="unionLCDSADDR2_html"><div class="ttname"><a href="unionLCDSADDR2.html">LCDSADDR2</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:576</div></div>
<div class="ttc" id="unionLCDCON3_html"><div class="ttname"><a href="unionLCDCON3.html">LCDCON3</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:494</div></div>
<div class="ttc" id="unionLCDCON1_html"><div class="ttname"><a href="unionLCDCON1.html">LCDCON1</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:461</div></div>
<div class="ttc" id="unionCLKCON_html"><div class="ttname"><a href="unionCLKCON.html">CLKCON</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:434</div></div>
<div class="ttc" id="group__SAME70J19__base_html_ga8d69bf04d07af4fbbab5a8bd291f65ff"><div class="ttname"><a href="group__SAME70J19__base.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a></div><div class="ttdeci">#define UART1</div><div class="ttdoc">(UART1 ) Base Address</div><div class="ttdef"><b>Definition:</b> same70j19.h:533</div></div>
<div class="ttc" id="unionIISSFIFCON_html"><div class="ttname"><a href="unionIISSFIFCON.html">IISSFIFCON</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:641</div></div>
<div class="ttc" id="unionLCDSADDR1_html"><div class="ttname"><a href="unionLCDSADDR1.html">LCDSADDR1</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:566</div></div>
<div class="ttc" id="unionLCDCON4_html"><div class="ttname"><a href="unionLCDCON4.html">LCDCON4</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:508</div></div>
<div class="ttc" id="unionLCDCON2_html"><div class="ttname"><a href="unionLCDCON2.html">LCDCON2</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:477</div></div>
<div class="ttc" id="unionIISCON_html"><div class="ttname"><a href="unionIISCON.html">IISCON</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:605</div></div>
<div class="ttc" id="unionLCDCON5_html"><div class="ttname"><a href="unionLCDCON5.html">LCDCON5</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:521</div></div>
<div class="ttc" id="unionLCDSADDR3_html"><div class="ttname"><a href="unionLCDSADDR3.html">LCDSADDR3</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:586</div></div>
<div class="ttc" id="structCLKCON_1_1__reg_html"><div class="ttname"><a href="structCLKCON_1_1__reg.html">CLKCON::_reg</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:435</div></div>
<div class="ttc" id="unionIISSFIF_html"><div class="ttname"><a href="unionIISSFIF.html">IISSFIF</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:653</div></div>
<div class="ttc" id="group__SAME70J19__base_html_ga0508661f121639ffdee7de2353a0def2"><div class="ttname"><a href="group__SAME70J19__base.html#ga0508661f121639ffdee7de2353a0def2">UART0</a></div><div class="ttdeci">#define UART0</div><div class="ttdoc">(UART0 ) Base Address</div><div class="ttdef"><b>Definition:</b> same70j19.h:531</div></div>
<div class="ttc" id="group__SAME70J19__base_html_ga5359a088f5d8b20ce74d920e46059304"><div class="ttname"><a href="group__SAME70J19__base.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a></div><div class="ttdeci">#define RTC</div><div class="ttdoc">(RTC ) Base Address</div><div class="ttdef"><b>Definition:</b> same70j19.h:542</div></div>
<div class="ttc" id="unionIISMOD_html"><div class="ttname"><a href="unionIISMOD.html">IISMOD</a></div><div class="ttdef"><b>Definition:</b> s3c2400.h:620</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
