#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jan 05 21:38:36 2025
# Process ID: 33096
# Current directory: E:/work/tju/DE/Final/ball/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7736 E:\work\tju\DE\Final\ball\project_1\project_1.xpr
# Log file: E:/work/tju/DE/Final/ball/project_1/vivado.log
# Journal file: E:/work/tju/DE/Final/ball/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/work/tju/DE/Final/ball/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Program/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 933.363 ; gain = 208.020
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:40:55 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1061.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1061.453 ; gain = 0.375
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:42:32 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1061.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1061.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:48:04 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1073.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:50:24 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1073.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:51:14 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1073.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:52:16 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1073.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:54:01 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1073.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:55:20 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1073.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:56:50 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1073.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 22:58:28 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1073.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 23:00:00 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1081.973 ; gain = 8.750
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 23:01:11 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1086.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.371 ; gain = 0.000
set_property simulator_language Mixed [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.xci]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'music_win'...
export_ip_user_files -of_objects [get_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.xci] -no_script -force -quiet
generate_target Simulation [get_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'music_lose'...
export_ip_user_files -of_objects [get_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.xci] -no_script -force -quiet
generate_target Simulation [get_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'music_get'...
export_ip_user_files -of_objects [get_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.xci] -no_script -force -quiet
generate_target Simulation [get_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'music_crash'...
export_ip_user_files -of_objects [get_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.xci] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/sim/music_win.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/sim/music_lose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/sim/music_get.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/sim/music_crash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_lose
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_win
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_get
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 23:01:57 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_0.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_2.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_3.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.mp3_test.music_0.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.mp3_test.music_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.mp3_test.music_2.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.mp3_test.music_3.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1256.285 ; gain = 30.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/sim/music_win.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/sim/music_lose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/sim/music_get.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/sim/music_crash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_lose
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_win
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_get
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 23:04:00 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_0.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_2.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_3.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/sim/music_win.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/sim/music_lose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/sim/music_get.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/sim/music_crash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_lose
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_win
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_get
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 23:05:23 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_0.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_2.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_3.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 800 ns : File "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/sim/music_win.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/sim/music_lose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/sim/music_get.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/sim/music_crash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_lose
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_win
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_get
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 23:05:51 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_0.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_2.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_3.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 800 ns : File "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.258 ; gain = 0.000
add_bp {E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v} 94
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/sim/music_win.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/sim/music_lose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/sim/music_get.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/sim/music_crash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [E:/work/tju/DE/Final/ball/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_lose
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_win
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_get
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 23:07:36 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_0.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_2.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top_tb.top_inst.mp3.music_3.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 860 ns : File "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1288.203 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sun Jan 05 23:08:27 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Jan 05 23:09:19 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jan 05 23:10:31 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709814A
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709814A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709814A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292709814A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library work [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:1]
[Sun Jan 05 23:47:59 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Jan 05 23:48:37 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jan 05 23:49:16 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292709814A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292709814A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709814A
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library work [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:1]
[Sun Jan 05 23:51:18 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Jan 05 23:51:46 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jan 05 23:52:25 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709814A
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library work [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:1]
[Sun Jan 05 23:58:01 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
