// Seed: 3981944221
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 module_0,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11,
    output wand id_12,
    output supply1 id_13
);
  assign id_13 = id_7 ? 1 : 1 == 1;
  assign id_6  = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    output wor id_6,
    output supply1 id_7,
    output uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11
);
  reg  id_13 = 1;
  wire id_14;
  nand (id_6, id_9, id_13, id_2, id_10, id_5, id_0);
  module_0(
      id_8, id_10, id_5, id_7, id_8, id_8, id_6, id_5, id_11, id_2, id_10, id_3, id_4, id_6
  );
  always @(1, posedge id_13) begin
    id_13 <= 1;
  end
endmodule
