m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/maven-softwares/intelFPGA_lite/17.1
vhalf_adder
Z0 !s110 1741104223
!i10b 1
!s100 _>7U48SVIl=6m9<:7hh291
Ie6k[N<E@[KijLc9Mi@X]U2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder
Z3 w1738237931
8E:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder/half_adder.v
FE:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder/half_adder.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1741104223.000000
!s107 E:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder/half_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder/half_adder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vhalf_adder_tb
R0
!i10b 1
!s100 j@Pj?F<`COOeY;9doGUo;3
IfIN_7ZnH?PVb8`;ZoMnVg3
R1
R2
R3
8E:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder/half_adder_tb.v
FE:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder/half_adder_tb.v
L0 1
R4
r1
!s85 0
31
!s108 1741104222.000000
!s107 E:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder/half_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/maven-silicon/maven-softwares/Labs/Verilog-labs/Lab1/half_adder/half_adder_tb.v|
!i113 1
R5
R6
