
1_usart_tx_disc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000234  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003e0  080003e8  000103e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003e0  080003e0  000103e8  2**0
                  CONTENTS
  4 .ARM          00000000  080003e0  080003e0  000103e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003e0  080003e8  000103e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003e0  080003e0  000103e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003e4  080003e4  000103e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000103e8  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000103e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000004bb  00000000  00000000  00010418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000174  00000000  00000000  000108d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000068  00000000  00000000  00010a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000050  00000000  00000000  00010ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a205  00000000  00000000  00010b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000005ce  00000000  00000000  0002ad05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092c96  00000000  00000000  0002b2d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000bdf69  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000ec  00000000  00000000  000bdfbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080003c8 	.word	0x080003c8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	080003c8 	.word	0x080003c8

080001ec <main>:
void uart1_tx_init(void);
void uart1_write(int ch);

////////////////////////////Programa general
int main (void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b082      	sub	sp, #8
 80001f0:	af00      	add	r7, sp, #0
	uart1_tx_init();
 80001f2:	f000 f811 	bl	8000218 <uart1_tx_init>
	while(1)
	{
		uart1_write('A');
 80001f6:	2041      	movs	r0, #65	; 0x41
 80001f8:	f000 f85a 	bl	80002b0 <uart1_write>
		for (int var = 0; var < 100000; ++var)
 80001fc:	2300      	movs	r3, #0
 80001fe:	607b      	str	r3, [r7, #4]
 8000200:	e002      	b.n	8000208 <main+0x1c>
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	3301      	adds	r3, #1
 8000206:	607b      	str	r3, [r7, #4]
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	4a02      	ldr	r2, [pc, #8]	; (8000214 <main+0x28>)
 800020c:	4293      	cmp	r3, r2
 800020e:	ddf8      	ble.n	8000202 <main+0x16>
		uart1_write('A');
 8000210:	e7f1      	b.n	80001f6 <main+0xa>
 8000212:	bf00      	nop
 8000214:	0001869f 	.word	0x0001869f

08000218 <uart1_tx_init>:
	}
}
///////////////////////////////Fin programa general

void uart1_tx_init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
	//clock to gpioa
	RCC->AHB1ENR |= GPIOAEN; //6.3.10 RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)
 800021c:	4b20      	ldr	r3, [pc, #128]	; (80002a0 <uart1_tx_init+0x88>)
 800021e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <uart1_tx_init+0x88>)
 8000222:	f043 0301 	orr.w	r3, r3, #1
 8000226:	6313      	str	r3, [r2, #48]	; 0x30

	//SET PA9 to alternate function mode
	//8.4.1 GPIO port mode register (GPIOx_MODER) (x = A..I/J/K)
	//10: Alternate function mode
	GPIOA->MODER &= ~(1U<<18); // set to 0
 8000228:	4b1e      	ldr	r3, [pc, #120]	; (80002a4 <uart1_tx_init+0x8c>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a1d      	ldr	r2, [pc, #116]	; (80002a4 <uart1_tx_init+0x8c>)
 800022e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000232:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (1U<<19); // set to 1
 8000234:	4b1b      	ldr	r3, [pc, #108]	; (80002a4 <uart1_tx_init+0x8c>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a1a      	ldr	r2, [pc, #104]	; (80002a4 <uart1_tx_init+0x8c>)
 800023a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800023e:	6013      	str	r3, [r2, #0]

	//PA9 Alternate function Uart tx AF07
	//7.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A..H)
	//0111: AF7
	GPIOA->AFR[1] |= (1U<<4);
 8000240:	4b18      	ldr	r3, [pc, #96]	; (80002a4 <uart1_tx_init+0x8c>)
 8000242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000244:	4a17      	ldr	r2, [pc, #92]	; (80002a4 <uart1_tx_init+0x8c>)
 8000246:	f043 0310 	orr.w	r3, r3, #16
 800024a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |= (1U<<5);
 800024c:	4b15      	ldr	r3, [pc, #84]	; (80002a4 <uart1_tx_init+0x8c>)
 800024e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000250:	4a14      	ldr	r2, [pc, #80]	; (80002a4 <uart1_tx_init+0x8c>)
 8000252:	f043 0320 	orr.w	r3, r3, #32
 8000256:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |= (1U<<6);
 8000258:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <uart1_tx_init+0x8c>)
 800025a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800025c:	4a11      	ldr	r2, [pc, #68]	; (80002a4 <uart1_tx_init+0x8c>)
 800025e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000262:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<7);
 8000264:	4b0f      	ldr	r3, [pc, #60]	; (80002a4 <uart1_tx_init+0x8c>)
 8000266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000268:	4a0e      	ldr	r2, [pc, #56]	; (80002a4 <uart1_tx_init+0x8c>)
 800026a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800026e:	6253      	str	r3, [r2, #36]	; 0x24

	//clock to uart2
	RCC->APB2ENR |= UART1EN;	//6.3.14 RCC APB2 peripheral clock enable register (RCC_APB2ENR)
 8000270:	4b0b      	ldr	r3, [pc, #44]	; (80002a0 <uart1_tx_init+0x88>)
 8000272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000274:	4a0a      	ldr	r2, [pc, #40]	; (80002a0 <uart1_tx_init+0x88>)
 8000276:	f043 0310 	orr.w	r3, r3, #16
 800027a:	6453      	str	r3, [r2, #68]	; 0x44
								//Bit  USART1EN: USART1 clock enable
								//1: USART1 clock enabled

	//Configura 8audrate
	uart_set_baudrate(USART1,APB2_CLK,UART_BAUDRATE);
 800027c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000280:	4909      	ldr	r1, [pc, #36]	; (80002a8 <uart1_tx_init+0x90>)
 8000282:	480a      	ldr	r0, [pc, #40]	; (80002ac <uart1_tx_init+0x94>)
 8000284:	f000 f82c 	bl	80002e0 <uart_set_baudrate>

	//Configure de transfer direction.
	USART1->CR1 = CR1_TE;
 8000288:	4b08      	ldr	r3, [pc, #32]	; (80002ac <uart1_tx_init+0x94>)
 800028a:	2208      	movs	r2, #8
 800028c:	60da      	str	r2, [r3, #12]


	//Enable UART module.
	USART1->CR1 |= CR1_UE;
 800028e:	4b07      	ldr	r3, [pc, #28]	; (80002ac <uart1_tx_init+0x94>)
 8000290:	68db      	ldr	r3, [r3, #12]
 8000292:	4a06      	ldr	r2, [pc, #24]	; (80002ac <uart1_tx_init+0x94>)
 8000294:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000298:	60d3      	str	r3, [r2, #12]

}
 800029a:	bf00      	nop
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	40023800 	.word	0x40023800
 80002a4:	40020000 	.word	0x40020000
 80002a8:	00f42400 	.word	0x00f42400
 80002ac:	40011000 	.word	0x40011000

080002b0 <uart1_write>:

void uart1_write(int ch)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
	// Asegure que tx data este vigente
	while(!(USART1->SR & SR_TXE)){}
 80002b8:	bf00      	nop
 80002ba:	4b08      	ldr	r3, [pc, #32]	; (80002dc <uart1_write+0x2c>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d0f9      	beq.n	80002ba <uart1_write+0xa>
	//Write to transmit data register
	USART1->DR = (ch & 0XFF);
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4a04      	ldr	r2, [pc, #16]	; (80002dc <uart1_write+0x2c>)
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	6053      	str	r3, [r2, #4]
}
 80002ce:	bf00      	nop
 80002d0:	370c      	adds	r7, #12
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	40011000 	.word	0x40011000

080002e0 <uart_set_baudrate>:



static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t Baudrate)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	60b9      	str	r1, [r7, #8]
 80002ea:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,Baudrate);
 80002ec:	6879      	ldr	r1, [r7, #4]
 80002ee:	68b8      	ldr	r0, [r7, #8]
 80002f0:	f000 f808 	bl	8000304 <compute_uart_bd>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	609a      	str	r2, [r3, #8]
}
 80002fc:	bf00      	nop
 80002fe:	3710      	adds	r7, #16
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}

08000304 <compute_uart_bd>:
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t Baudrate)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	6039      	str	r1, [r7, #0]
	return((PeriphClk + (Baudrate/2U))/Baudrate);
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	085a      	lsrs	r2, r3, #1
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	441a      	add	r2, r3
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	fbb2 f3f3 	udiv	r3, r2, r3
 800031c:	b29b      	uxth	r3, r3
}
 800031e:	4618      	mov	r0, r3
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr
	...

0800032c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800032c:	480d      	ldr	r0, [pc, #52]	; (8000364 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800032e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000330:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000334:	480c      	ldr	r0, [pc, #48]	; (8000368 <LoopForever+0x6>)
  ldr r1, =_edata
 8000336:	490d      	ldr	r1, [pc, #52]	; (800036c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000338:	4a0d      	ldr	r2, [pc, #52]	; (8000370 <LoopForever+0xe>)
  movs r3, #0
 800033a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800033c:	e002      	b.n	8000344 <LoopCopyDataInit>

0800033e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800033e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000342:	3304      	adds	r3, #4

08000344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000348:	d3f9      	bcc.n	800033e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800034a:	4a0a      	ldr	r2, [pc, #40]	; (8000374 <LoopForever+0x12>)
  ldr r4, =_ebss
 800034c:	4c0a      	ldr	r4, [pc, #40]	; (8000378 <LoopForever+0x16>)
  movs r3, #0
 800034e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000350:	e001      	b.n	8000356 <LoopFillZerobss>

08000352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000354:	3204      	adds	r2, #4

08000356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000358:	d3fb      	bcc.n	8000352 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800035a:	f000 f811 	bl	8000380 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800035e:	f7ff ff45 	bl	80001ec <main>

08000362 <LoopForever>:

LoopForever:
  b LoopForever
 8000362:	e7fe      	b.n	8000362 <LoopForever>
  ldr   r0, =_estack
 8000364:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800036c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000370:	080003e8 	.word	0x080003e8
  ldr r2, =_sbss
 8000374:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000378:	2000001c 	.word	0x2000001c

0800037c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800037c:	e7fe      	b.n	800037c <ADC_IRQHandler>
	...

08000380 <__libc_init_array>:
 8000380:	b570      	push	{r4, r5, r6, lr}
 8000382:	4d0d      	ldr	r5, [pc, #52]	; (80003b8 <__libc_init_array+0x38>)
 8000384:	4c0d      	ldr	r4, [pc, #52]	; (80003bc <__libc_init_array+0x3c>)
 8000386:	1b64      	subs	r4, r4, r5
 8000388:	10a4      	asrs	r4, r4, #2
 800038a:	2600      	movs	r6, #0
 800038c:	42a6      	cmp	r6, r4
 800038e:	d109      	bne.n	80003a4 <__libc_init_array+0x24>
 8000390:	4d0b      	ldr	r5, [pc, #44]	; (80003c0 <__libc_init_array+0x40>)
 8000392:	4c0c      	ldr	r4, [pc, #48]	; (80003c4 <__libc_init_array+0x44>)
 8000394:	f000 f818 	bl	80003c8 <_init>
 8000398:	1b64      	subs	r4, r4, r5
 800039a:	10a4      	asrs	r4, r4, #2
 800039c:	2600      	movs	r6, #0
 800039e:	42a6      	cmp	r6, r4
 80003a0:	d105      	bne.n	80003ae <__libc_init_array+0x2e>
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a8:	4798      	blx	r3
 80003aa:	3601      	adds	r6, #1
 80003ac:	e7ee      	b.n	800038c <__libc_init_array+0xc>
 80003ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b2:	4798      	blx	r3
 80003b4:	3601      	adds	r6, #1
 80003b6:	e7f2      	b.n	800039e <__libc_init_array+0x1e>
 80003b8:	080003e0 	.word	0x080003e0
 80003bc:	080003e0 	.word	0x080003e0
 80003c0:	080003e0 	.word	0x080003e0
 80003c4:	080003e4 	.word	0x080003e4

080003c8 <_init>:
 80003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ca:	bf00      	nop
 80003cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ce:	bc08      	pop	{r3}
 80003d0:	469e      	mov	lr, r3
 80003d2:	4770      	bx	lr

080003d4 <_fini>:
 80003d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003d6:	bf00      	nop
 80003d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003da:	bc08      	pop	{r3}
 80003dc:	469e      	mov	lr, r3
 80003de:	4770      	bx	lr
