INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/BranchCondGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCondGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CUDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CUDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CUFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyboardDriver
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module ps2_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Lab/MUX_21/MUX_21.srcs/sources_1/new/MUX_21.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Lab/233_Mux4-1/233_Mux4-1.srcs/sources_1/new/Mux4-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/sources_1/imports/CPE_233/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/ram2k_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2k_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_fb_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_fb_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sim_1/new/Otter_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_sim
