

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Sun Nov 17 11:45:40 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1771|  1771|  1771|  1771|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    31|    31|         1|          -|          -|    31|    no    |
        |- Loop 2     |  1708|  1708|        61|          -|          -|    28|    no    |
        | + Loop 2.1  |    56|    56|         2|          -|          -|    28|    no    |
        | + Loop 2.2  |     2|     2|         1|          -|          -|     2|    no    |
        |- Loop 3     |    29|    29|         1|          -|          -|    29|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    204|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     131|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     131|    377|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |height_1_fu_233_p2          |     +    |      0|  0|  15|           5|           1|
    |indvars_iv_next5_fu_296_p2  |     +    |      0|  0|  14|          10|           5|
    |indvars_iv_next8_fu_302_p2  |     +    |      0|  0|  14|          10|           5|
    |o_count_7_fu_323_p2         |     +    |      0|  0|  15|           9|           1|
    |o_count_8_fu_273_p2         |     +    |      0|  0|  14|          10|           1|
    |o_count_9_fu_290_p2         |     +    |      0|  0|  14|          10|           1|
    |tmp_2_fu_216_p2             |     +    |      0|  0|  15|           5|           1|
    |tmp_4_fu_239_p2             |     +    |      0|  0|  14|          10|           5|
    |tmp_5_fu_256_p2             |     +    |      0|  0|  14|          10|           1|
    |tmp_8_fu_262_p2             |     +    |      0|  0|  14|          10|           5|
    |exitcond2_fu_210_p2         |   icmp   |      0|  0|  11|           5|           2|
    |exitcond3_fu_312_p2         |   icmp   |      0|  0|  13|           9|           8|
    |exitcond7_fu_227_p2         |   icmp   |      0|  0|  11|           5|           4|
    |exitcond9_fu_279_p2         |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_245_p2          |   icmp   |      0|  0|  13|          10|          10|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 204|         128|          60|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  41|          8|    1|          8|
    |height_reg_157       |   9|          2|    5|         10|
    |i_count_1_reg_145    |   9|          2|   10|         20|
    |i_count_2_reg_179    |   9|          2|   10|         20|
    |indvars_iv7_reg_109  |   9|          2|   10|         20|
    |o_count_1_reg_98     |   9|          2|    5|         10|
    |o_count_2_reg_133    |   9|          2|   10|         20|
    |o_count_3_reg_168    |   9|          2|   10|         20|
    |o_count_4_reg_189    |   9|          2|   10|         20|
    |o_count_5_reg_199    |   9|          2|    9|         18|
    |o_count_6_reg_121    |   9|          2|   10|         20|
    |output_r_address0    |  27|          5|   10|         50|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 173|         36|  116|        284|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |height_1_reg_340     |   5|   0|    5|          0|
    |height_reg_157       |   5|   0|    5|          0|
    |i_count_1_reg_145    |  10|   0|   10|          0|
    |i_count_2_reg_179    |  10|   0|   10|          0|
    |indvars_iv7_reg_109  |  10|   0|   10|          0|
    |o_count_1_reg_98     |   5|   0|    5|          0|
    |o_count_2_reg_133    |  10|   0|   10|          0|
    |o_count_3_reg_168    |  10|   0|   10|          0|
    |o_count_4_reg_189    |  10|   0|   10|          0|
    |o_count_5_reg_199    |   9|   0|    9|          0|
    |o_count_6_reg_121    |  10|   0|   10|          0|
    |tmp_4_reg_345        |  10|   0|   10|          0|
    |tmp_5_reg_358        |  10|   0|   10|          0|
    |tmp_8_reg_363        |  10|   0|   10|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 131|   0|  131|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_r_address0   | out |   10|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   10|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond2)
	3  / (exitcond2)
3 --> 
	4  / (!exitcond7)
	7  / (exitcond7)
4 --> 
	5  / (!exitcond)
	6  / (exitcond)
5 --> 
	4  / true
6 --> 
	6  / (!exitcond9)
	3  / (exitcond9)
7 --> 
	7  / (!exitcond3)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.preheader.0" [layers_c/padding2d.cpp:12]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%o_count_1 = phi i5 [ %tmp_2, %0 ], [ 0, %.preheader.preheader.0 ]" [layers_c/padding2d.cpp:15]   --->   Operation 9 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %o_count_1, -1" [layers_c/padding2d.cpp:12]   --->   Operation 10 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 11 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.78ns)   --->   "%tmp_2 = add i5 %o_count_1, 1" [layers_c/padding2d.cpp:15]   --->   Operation 12 'add' 'tmp_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader15.preheader, label %0" [layers_c/padding2d.cpp:12]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = zext i5 %o_count_1 to i64" [layers_c/padding2d.cpp:14]   --->   Operation 14 'zext' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_1" [layers_c/padding2d.cpp:14]   --->   Operation 15 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 16 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br label %.preheader.0" [layers_c/padding2d.cpp:12]   --->   Operation 17 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader15" [layers_c/padding2d.cpp:18]   --->   Operation 18 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv7 = phi i10 [ %indvars_iv_next8, %1 ], [ 61, %.preheader15.preheader ]" [layers_c/padding2d.cpp:18]   --->   Operation 19 'phi' 'indvars_iv7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%o_count_6 = phi i10 [ %indvars_iv_next5, %1 ], [ 59, %.preheader15.preheader ]" [layers_c/padding2d.cpp:18]   --->   Operation 20 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%o_count_2 = phi i10 [ %tmp_8, %1 ], [ 31, %.preheader15.preheader ]" [layers_c/padding2d.cpp:15]   --->   Operation 21 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_count_1 = phi i10 [ %tmp_4, %1 ], [ 0, %.preheader15.preheader ]" [layers_c/padding2d.cpp:22]   --->   Operation 22 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%height = phi i5 [ %height_1, %1 ], [ 0, %.preheader15.preheader ]" [layers_c/padding2d.cpp:18]   --->   Operation 23 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.36ns)   --->   "%exitcond7 = icmp eq i5 %height, -4" [layers_c/padding2d.cpp:18]   --->   Operation 24 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 25 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.78ns)   --->   "%height_1 = add i5 %height, 1" [layers_c/padding2d.cpp:18]   --->   Operation 26 'add' 'height_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader.preheader, label %5" [layers_c/padding2d.cpp:18]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%tmp_4 = add i10 %i_count_1, 28" [layers_c/padding2d.cpp:22]   --->   Operation 28 'add' 'tmp_4' <Predicate = (!exitcond7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:20]   --->   Operation 29 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:32]   --->   Operation 30 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%o_count_3 = phi i10 [ %o_count_2, %5 ], [ %o_count_8, %6 ]" [layers_c/padding2d.cpp:15]   --->   Operation 31 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i_count_2 = phi i10 [ %i_count_1, %5 ], [ %tmp_5, %6 ]" [layers_c/padding2d.cpp:22]   --->   Operation 32 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:20]   --->   Operation 33 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 34 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %6" [layers_c/padding2d.cpp:20]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = zext i10 %i_count_2 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 36 'zext' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x i16]* %input_r, i64 0, i64 %tmp_9" [layers_c/padding2d.cpp:21]   --->   Operation 37 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 38 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_4 : Operation 39 [1/1] (1.73ns)   --->   "%tmp_5 = add i10 %i_count_2, 1" [layers_c/padding2d.cpp:22]   --->   Operation 39 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.73ns)   --->   "%tmp_8 = add i10 %o_count_2, 30" [layers_c/padding2d.cpp:15]   --->   Operation 40 'add' 'tmp_8' <Predicate = (exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %2" [layers_c/padding2d.cpp:26]   --->   Operation 41 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 42 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %o_count_3 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 43 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_s" [layers_c/padding2d.cpp:21]   --->   Operation 44 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_5 : Operation 46 [1/1] (1.73ns)   --->   "%o_count_8 = add i10 %o_count_3, 1" [layers_c/padding2d.cpp:23]   --->   Operation 46 'add' 'o_count_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:20]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%o_count_4 = phi i10 [ %o_count_6, %3 ], [ %o_count_9, %7 ]" [layers_c/padding2d.cpp:18]   --->   Operation 48 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.77ns)   --->   "%exitcond9 = icmp eq i10 %o_count_4, %indvars_iv7" [layers_c/padding2d.cpp:26]   --->   Operation 49 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 50 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %1, label %7" [layers_c/padding2d.cpp:26]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_7 = zext i10 %o_count_4 to i64" [layers_c/padding2d.cpp:27]   --->   Operation 52 'zext' 'tmp_7' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_7" [layers_c/padding2d.cpp:27]   --->   Operation 53 'getelementptr' 'output_addr_3' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:27]   --->   Operation 54 'store' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_6 : Operation 55 [1/1] (1.73ns)   --->   "%o_count_9 = add i10 %o_count_4, 1" [layers_c/padding2d.cpp:28]   --->   Operation 55 'add' 'o_count_9' <Predicate = (!exitcond9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [layers_c/padding2d.cpp:26]   --->   Operation 56 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.73ns)   --->   "%indvars_iv_next5 = add i10 %o_count_6, 30" [layers_c/padding2d.cpp:18]   --->   Operation 57 'add' 'indvars_iv_next5' <Predicate = (exitcond9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.73ns)   --->   "%indvars_iv_next8 = add i10 %indvars_iv7, 30" [layers_c/padding2d.cpp:18]   --->   Operation 58 'add' 'indvars_iv_next8' <Predicate = (exitcond9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader15" [layers_c/padding2d.cpp:18]   --->   Operation 59 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%o_count_5 = phi i9 [ %o_count_7, %8 ], [ -153, %.preheader.preheader ]" [layers_c/padding2d.cpp:34]   --->   Operation 60 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%o_count_5_cast5 = sext i9 %o_count_5 to i10" [layers_c/padding2d.cpp:32]   --->   Operation 61 'sext' 'o_count_5_cast5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.66ns)   --->   "%exitcond3 = icmp eq i9 %o_count_5, -124" [layers_c/padding2d.cpp:32]   --->   Operation 62 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %9, label %8" [layers_c/padding2d.cpp:32]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = zext i10 %o_count_5_cast5 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 65 'zext' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_6" [layers_c/padding2d.cpp:33]   --->   Operation 66 'getelementptr' 'output_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 67 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_7 : Operation 68 [1/1] (1.82ns)   --->   "%o_count_7 = add i9 %o_count_5, 1" [layers_c/padding2d.cpp:34]   --->   Operation 68 'add' 'o_count_7' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:32]   --->   Operation 69 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 70 'ret' <Predicate = (exitcond3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8       (br               ) [ 01100000]
o_count_1        (phi              ) [ 00100000]
exitcond2        (icmp             ) [ 00100000]
empty_4          (speclooptripcount) [ 00000000]
tmp_2            (add              ) [ 01100000]
StgValue_13      (br               ) [ 00000000]
tmp_1            (zext             ) [ 00000000]
output_addr      (getelementptr    ) [ 00000000]
StgValue_16      (store            ) [ 00000000]
StgValue_17      (br               ) [ 01100000]
StgValue_18      (br               ) [ 00111110]
indvars_iv7      (phi              ) [ 00011110]
o_count_6        (phi              ) [ 00011110]
o_count_2        (phi              ) [ 00011100]
i_count_1        (phi              ) [ 00011100]
height           (phi              ) [ 00010000]
exitcond7        (icmp             ) [ 00011110]
empty_3          (speclooptripcount) [ 00000000]
height_1         (add              ) [ 00111110]
StgValue_27      (br               ) [ 00000000]
tmp_4            (add              ) [ 00111110]
StgValue_29      (br               ) [ 00011110]
StgValue_30      (br               ) [ 00011111]
o_count_3        (phi              ) [ 00001100]
i_count_2        (phi              ) [ 00001000]
exitcond         (icmp             ) [ 00011110]
empty_6          (speclooptripcount) [ 00000000]
StgValue_35      (br               ) [ 00000000]
tmp_9            (zext             ) [ 00000000]
input_addr       (getelementptr    ) [ 00000100]
tmp_5            (add              ) [ 00011110]
tmp_8            (add              ) [ 00110010]
StgValue_41      (br               ) [ 00011110]
input_load       (load             ) [ 00000000]
tmp_s            (zext             ) [ 00000000]
output_addr_2    (getelementptr    ) [ 00000000]
StgValue_45      (store            ) [ 00000000]
o_count_8        (add              ) [ 00011110]
StgValue_47      (br               ) [ 00011110]
o_count_4        (phi              ) [ 00000010]
exitcond9        (icmp             ) [ 00011110]
empty_5          (speclooptripcount) [ 00000000]
StgValue_51      (br               ) [ 00000000]
tmp_7            (zext             ) [ 00000000]
output_addr_3    (getelementptr    ) [ 00000000]
StgValue_54      (store            ) [ 00000000]
o_count_9        (add              ) [ 00011110]
StgValue_56      (br               ) [ 00011110]
indvars_iv_next5 (add              ) [ 00111110]
indvars_iv_next8 (add              ) [ 00111110]
StgValue_59      (br               ) [ 00111110]
o_count_5        (phi              ) [ 00000001]
o_count_5_cast5  (sext             ) [ 00000000]
exitcond3        (icmp             ) [ 00000001]
empty            (speclooptripcount) [ 00000000]
StgValue_64      (br               ) [ 00000000]
tmp_6            (zext             ) [ 00000000]
output_addr_1    (getelementptr    ) [ 00000000]
StgValue_67      (store            ) [ 00000000]
o_count_7        (add              ) [ 00010001]
StgValue_69      (br               ) [ 00010001]
StgValue_70      (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="output_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="10" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/2 StgValue_45/5 StgValue_54/6 StgValue_67/7 "/>
</bind>
</comp>

<comp id="60" class="1004" name="input_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="output_addr_2_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="output_addr_3_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/7 "/>
</bind>
</comp>

<comp id="98" class="1005" name="o_count_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="o_count_1_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="indvars_iv7_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="1"/>
<pin id="111" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv7 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvars_iv7_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="7" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv7/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="o_count_6_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="1"/>
<pin id="123" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_6 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="o_count_6_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="7" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_6/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="o_count_2_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="1"/>
<pin id="135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="o_count_2_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="6" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_count_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="1"/>
<pin id="147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_count_1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="height_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="height_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="o_count_3_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="1"/>
<pin id="170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="o_count_3_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="10" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_count_2_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_count_2_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="10" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="o_count_4_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="191" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="o_count_4_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="2"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/6 "/>
</bind>
</comp>

<comp id="199" class="1005" name="o_count_5_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="1"/>
<pin id="201" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="o_count_5_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="9" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond7_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="height_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="1"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_9_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="1"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="o_count_8_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="1"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="exitcond9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="10" slack="2"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="o_count_9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_9/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvars_iv_next5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="2"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next5/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="indvars_iv_next8_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="2"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next8/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="o_count_5_cast5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="o_count_5_cast5/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="exitcond3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="o_count_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/7 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="height_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_4_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="353" class="1005" name="input_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_5_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_8_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="1"/>
<pin id="365" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="368" class="1005" name="o_count_8_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="1"/>
<pin id="370" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="376" class="1005" name="o_count_9_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="o_count_9 "/>
</bind>
</comp>

<comp id="381" class="1005" name="indvars_iv_next5_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="1"/>
<pin id="383" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next5 "/>
</bind>
</comp>

<comp id="386" class="1005" name="indvars_iv_next8_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="1"/>
<pin id="388" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next8 "/>
</bind>
</comp>

<comp id="394" class="1005" name="o_count_7_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="53" pin=1"/></net>

<net id="81"><net_src comp="73" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="177"><net_src comp="133" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="188"><net_src comp="145" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="198"><net_src comp="121" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="102" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="102" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="102" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="231"><net_src comp="161" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="161" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="149" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="171" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="121" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="182" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="260"><net_src comp="182" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="133" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="168" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="277"><net_src comp="168" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="192" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="109" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="192" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="294"><net_src comp="192" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="121" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="109" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="203" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="203" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="308" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="327"><net_src comp="203" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="216" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="343"><net_src comp="233" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="348"><net_src comp="239" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="356"><net_src comp="60" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="361"><net_src comp="256" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="366"><net_src comp="262" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="371"><net_src comp="273" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="379"><net_src comp="290" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="384"><net_src comp="296" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="389"><net_src comp="302" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="397"><net_src comp="323" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 5 6 7 }
 - Input state : 
	Port: padding2d_fix16 : input_r | {4 5 }
	Port: padding2d_fix16 : output_r | {}
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		tmp_2 : 1
		StgValue_13 : 2
		tmp_1 : 1
		output_addr : 2
		StgValue_16 : 3
	State 3
		exitcond7 : 1
		height_1 : 1
		StgValue_27 : 2
		tmp_4 : 1
	State 4
		exitcond : 1
		StgValue_35 : 2
		tmp_9 : 1
		input_addr : 2
		input_load : 3
		tmp_5 : 1
	State 5
		output_addr_2 : 1
		StgValue_45 : 2
	State 6
		exitcond9 : 1
		StgValue_51 : 2
		tmp_7 : 1
		output_addr_3 : 2
		StgValue_54 : 3
		o_count_9 : 1
	State 7
		o_count_5_cast5 : 1
		exitcond3 : 1
		StgValue_64 : 2
		tmp_6 : 2
		output_addr_1 : 3
		StgValue_67 : 4
		o_count_7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       tmp_2_fu_216      |    0    |    15   |
|          |     height_1_fu_233     |    0    |    15   |
|          |       tmp_4_fu_239      |    0    |    14   |
|          |       tmp_5_fu_256      |    0    |    14   |
|    add   |       tmp_8_fu_262      |    0    |    14   |
|          |     o_count_8_fu_273    |    0    |    14   |
|          |     o_count_9_fu_290    |    0    |    14   |
|          | indvars_iv_next5_fu_296 |    0    |    14   |
|          | indvars_iv_next8_fu_302 |    0    |    14   |
|          |     o_count_7_fu_323    |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |     exitcond2_fu_210    |    0    |    11   |
|          |     exitcond7_fu_227    |    0    |    11   |
|   icmp   |     exitcond_fu_245     |    0    |    13   |
|          |     exitcond9_fu_279    |    0    |    13   |
|          |     exitcond3_fu_312    |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_222      |    0    |    0    |
|          |       tmp_9_fu_251      |    0    |    0    |
|   zext   |       tmp_s_fu_268      |    0    |    0    |
|          |       tmp_7_fu_285      |    0    |    0    |
|          |       tmp_6_fu_318      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |  o_count_5_cast5_fu_308 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   204   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    height_1_reg_340    |    5   |
|     height_reg_157     |    5   |
|    i_count_1_reg_145   |   10   |
|    i_count_2_reg_179   |   10   |
|   indvars_iv7_reg_109  |   10   |
|indvars_iv_next5_reg_381|   10   |
|indvars_iv_next8_reg_386|   10   |
|   input_addr_reg_353   |   10   |
|    o_count_1_reg_98    |    5   |
|    o_count_2_reg_133   |   10   |
|    o_count_3_reg_168   |   10   |
|    o_count_4_reg_189   |   10   |
|    o_count_5_reg_199   |    9   |
|    o_count_6_reg_121   |   10   |
|    o_count_7_reg_394   |    9   |
|    o_count_8_reg_368   |   10   |
|    o_count_9_reg_376   |   10   |
|      tmp_2_reg_332     |    5   |
|      tmp_4_reg_345     |   10   |
|      tmp_5_reg_358     |   10   |
|      tmp_8_reg_363     |   10   |
+------------------------+--------+
|          Total         |   188  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_53  |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_53  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_67  |  p0  |   2  |  10  |   20   ||    9    |
| indvars_iv7_reg_109 |  p0  |   2  |  10  |   20   ||    9    |
|  o_count_6_reg_121  |  p0  |   2  |  10  |   20   ||    9    |
|  o_count_2_reg_133  |  p0  |   2  |  10  |   20   ||    9    |
|  i_count_1_reg_145  |  p0  |   2  |  10  |   20   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   172  || 12.4745 ||    75   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   204  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   75   |
|  Register |    -   |   188  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   188  |   279  |
+-----------+--------+--------+--------+
