# CPU-Design-In-Verilog
A project I did to create a CPU in verilog in order to learn about the basics of how CPUs function.
