// Seed: 1868575597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  input wire id_39;
  inout wire id_38;
  input wire id_37;
  inout wire id_36;
  output wire id_35;
  output wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_40;
  id_41(
      1'h0
  );
  assign id_8  = id_13.id_6#(.id_9(this));
  assign id_14 = 1;
  assign id_4  = id_13;
  wor  id_42, id_43 = 1;
  wire id_44;
  wire id_45;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input logic id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wand id_7,
    output wand id_8,
    output logic id_9,
    input tri1 id_10,
    input wor id_11,
    output tri0 id_12
    , id_16,
    output uwire id_13,
    output wand id_14
);
  always id_9 <= id_4;
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
