Simulator report for Memory_game
Wed May 17 11:52:59 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 40.0 us      ;
; Simulation Netlist Size     ; 1188 nodes   ;
; Simulation Coverage         ;      66.06 % ;
; Total Number of Transitions ; 38043        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Timing             ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; sim_squere_sim.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; On                 ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.06 % ;
; Total nodes checked                                 ; 1188         ;
; Total output ports checked                          ; 1217         ;
; Total output ports with complete 1/0-value coverage ; 804          ;
; Total output ports with no 1/0-value coverage       ; 375          ;
; Total output ports with no 1-value coverage         ; 378          ;
; Total output ports with no 0-value coverage         ; 410          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+
; Node Name                                                          ; Output Port Name                                                   ; Output Port Type ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+
; |sim_square|Boards_Memory:inst8|Add0~0                             ; |sim_square|Boards_Memory:inst8|Add0~0                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Add0~0                             ; |sim_square|Boards_Memory:inst8|Add0~1                             ; cout             ;
; |sim_square|Boards_Memory:inst8|Add0~2                             ; |sim_square|Boards_Memory:inst8|Add0~2                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Add0~2                             ; |sim_square|Boards_Memory:inst8|Add0~3                             ; cout             ;
; |sim_square|Boards_Memory:inst8|Add0~4                             ; |sim_square|Boards_Memory:inst8|Add0~4                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Add0~4                             ; |sim_square|Boards_Memory:inst8|Add0~5                             ; cout             ;
; |sim_square|Boards_Memory:inst8|Add0~6                             ; |sim_square|Boards_Memory:inst8|Add0~6                             ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[0]       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[0]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[1]       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[1]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[2]       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[2]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[3]       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[3]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[1]             ; |sim_square|Board_status_Memory:inst4|delay_counter[1]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[2]             ; |sim_square|Board_status_Memory:inst4|delay_counter[2]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[3]             ; |sim_square|Board_status_Memory:inst4|delay_counter[3]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[4]             ; |sim_square|Board_status_Memory:inst4|delay_counter[4]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[5]             ; |sim_square|Board_status_Memory:inst4|delay_counter[5]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[0]~0     ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[0]~0     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[1]~1     ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[1]~1     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[2]~2     ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[2]~2     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[3]~3     ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[3]~3     ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[0]             ; |sim_square|Board_status_Memory:inst4|delay_counter[0]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[0]~27          ; |sim_square|Board_status_Memory:inst4|delay_counter[0]~27          ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[0]~27          ; |sim_square|Board_status_Memory:inst4|delay_counter[0]~28          ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[1]~29          ; |sim_square|Board_status_Memory:inst4|delay_counter[1]~29          ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[1]~29          ; |sim_square|Board_status_Memory:inst4|delay_counter[1]~30          ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[2]~31          ; |sim_square|Board_status_Memory:inst4|delay_counter[2]~31          ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[2]~31          ; |sim_square|Board_status_Memory:inst4|delay_counter[2]~32          ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[3]~33          ; |sim_square|Board_status_Memory:inst4|delay_counter[3]~33          ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[3]~33          ; |sim_square|Board_status_Memory:inst4|delay_counter[3]~34          ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[4]~35          ; |sim_square|Board_status_Memory:inst4|delay_counter[4]~35          ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[4]~35          ; |sim_square|Board_status_Memory:inst4|delay_counter[4]~36          ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[5]~37          ; |sim_square|Board_status_Memory:inst4|delay_counter[5]~37          ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[5]~37          ; |sim_square|Board_status_Memory:inst4|delay_counter[5]~38          ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[6]~39          ; |sim_square|Board_status_Memory:inst4|delay_counter[6]~39          ; combout          ;
; |sim_square|Game_Module:inst2|Incorrect                            ; |sim_square|Game_Module:inst2|Incorrect                            ; regout           ;
; |sim_square|Game_Module:inst2|correct                              ; |sim_square|Game_Module:inst2|correct                              ; regout           ;
; |sim_square|square:inst1|st_square.s_aux                           ; |sim_square|square:inst1|st_square.s_aux                           ; regout           ;
; |sim_square|Boards_Memory:inst8|card[2]                            ; |sim_square|Boards_Memory:inst8|card[2]                            ; regout           ;
; |sim_square|Boards_Memory:inst8|card[1]                            ; |sim_square|Boards_Memory:inst8|card[1]                            ; regout           ;
; |sim_square|Boards_Memory:inst8|card[0]                            ; |sim_square|Boards_Memory:inst8|card[0]                            ; regout           ;
; |sim_square|square:inst1|color_t[3]                                ; |sim_square|square:inst1|color_t[3]                                ; regout           ;
; |sim_square|square:inst1|color_t[2]                                ; |sim_square|square:inst1|color_t[2]                                ; regout           ;
; |sim_square|square:inst1|color_t[1]                                ; |sim_square|square:inst1|color_t[1]                                ; regout           ;
; |sim_square|square:inst1|color_t[0]                                ; |sim_square|square:inst1|color_t[0]                                ; regout           ;
; |sim_square|Boards_Memory:inst8|new_card[2]                        ; |sim_square|Boards_Memory:inst8|new_card[2]                        ; regout           ;
; |sim_square|Boards_Memory:inst8|new_card[1]                        ; |sim_square|Boards_Memory:inst8|new_card[1]                        ; regout           ;
; |sim_square|Boards_Memory:inst8|new_card[0]                        ; |sim_square|Boards_Memory:inst8|new_card[0]                        ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[15]                     ; |sim_square|Board_status_Memory:inst4|SYNC[15]                     ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[11]                     ; |sim_square|Board_status_Memory:inst4|SYNC[11]                     ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[6]                      ; |sim_square|Board_status_Memory:inst4|SYNC[6]                      ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[4]                      ; |sim_square|Board_status_Memory:inst4|SYNC[4]                      ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[2]             ; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[2]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[1]             ; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[1]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[0]             ; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[0]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c2[2]             ; |sim_square|Board_status_Memory:inst4|SYNC_value_c2[2]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c2[1]             ; |sim_square|Board_status_Memory:inst4|SYNC_value_c2[1]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c2[0]             ; |sim_square|Board_status_Memory:inst4|SYNC_value_c2[0]             ; regout           ;
; |sim_square|Game_Module:inst2|current_state.hide_cards             ; |sim_square|Game_Module:inst2|current_state.hide_cards             ; regout           ;
; |sim_square|Game_Module:inst2|current_state.init                   ; |sim_square|Game_Module:inst2|current_state.init                   ; regout           ;
; |sim_square|Game_Module:inst2|current_state.match                  ; |sim_square|Game_Module:inst2|current_state.match                  ; regout           ;
; |sim_square|Game_Module:inst2|Selector3~0                          ; |sim_square|Game_Module:inst2|Selector3~0                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector4~0                          ; |sim_square|Game_Module:inst2|Selector4~0                          ; combout          ;
; |sim_square|square:inst1|st_square.sLG15c                          ; |sim_square|square:inst1|st_square.sLG15c                          ; regout           ;
; |sim_square|Boards_Memory:inst8|current_state.retrieve_second_card ; |sim_square|Boards_Memory:inst8|current_state.retrieve_second_card ; regout           ;
; |sim_square|Boards_Memory:inst8|col_2[1]                           ; |sim_square|Boards_Memory:inst8|col_2[1]                           ; regout           ;
; |sim_square|Boards_Memory:inst8|col_2[0]                           ; |sim_square|Boards_Memory:inst8|col_2[0]                           ; regout           ;
; |sim_square|Boards_Memory:inst8|col_2[2]                           ; |sim_square|Boards_Memory:inst8|col_2[2]                           ; regout           ;
; |sim_square|Boards_Memory:inst8|Add1~0                             ; |sim_square|Boards_Memory:inst8|Add1~0                             ; combout          ;
; |sim_square|Boards_Memory:inst8|row_2[0]                           ; |sim_square|Boards_Memory:inst8|row_2[0]                           ; regout           ;
; |sim_square|Boards_Memory:inst8|Add1~1                             ; |sim_square|Boards_Memory:inst8|Add1~1                             ; combout          ;
; |sim_square|Boards_Memory:inst8|row_2[1]                           ; |sim_square|Boards_Memory:inst8|row_2[1]                           ; regout           ;
; |sim_square|Boards_Memory:inst8|Mux0~6                             ; |sim_square|Boards_Memory:inst8|Mux0~6                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Add3~0                             ; |sim_square|Boards_Memory:inst8|Add3~0                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~8                             ; |sim_square|Boards_Memory:inst8|Mux0~8                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~9                             ; |sim_square|Boards_Memory:inst8|Mux0~9                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Add3~1                             ; |sim_square|Boards_Memory:inst8|Add3~1                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~10                            ; |sim_square|Boards_Memory:inst8|Mux0~10                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~11                            ; |sim_square|Boards_Memory:inst8|Mux0~11                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~12                            ; |sim_square|Boards_Memory:inst8|Mux0~12                            ; combout          ;
; |sim_square|Boards_Memory:inst8|process_0~0                        ; |sim_square|Boards_Memory:inst8|process_0~0                        ; combout          ;
; |sim_square|Boards_Memory:inst8|row_2[2]                           ; |sim_square|Boards_Memory:inst8|row_2[2]                           ; regout           ;
; |sim_square|Boards_Memory:inst8|Add3~2                             ; |sim_square|Boards_Memory:inst8|Add3~2                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Add3~3                             ; |sim_square|Boards_Memory:inst8|Add3~3                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~13                            ; |sim_square|Boards_Memory:inst8|Mux0~13                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~15                            ; |sim_square|Boards_Memory:inst8|Mux0~15                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~17                            ; |sim_square|Boards_Memory:inst8|Mux0~17                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~18                            ; |sim_square|Boards_Memory:inst8|Mux0~18                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~19                            ; |sim_square|Boards_Memory:inst8|Mux0~19                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~20                            ; |sim_square|Boards_Memory:inst8|Mux0~20                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~21                            ; |sim_square|Boards_Memory:inst8|Mux0~21                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~22                            ; |sim_square|Boards_Memory:inst8|Mux0~22                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~23                            ; |sim_square|Boards_Memory:inst8|Mux0~23                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~24                            ; |sim_square|Boards_Memory:inst8|Mux0~24                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~25                            ; |sim_square|Boards_Memory:inst8|Mux0~25                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~26                            ; |sim_square|Boards_Memory:inst8|Mux0~26                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~27                            ; |sim_square|Boards_Memory:inst8|Mux0~27                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~28                            ; |sim_square|Boards_Memory:inst8|Mux0~28                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~29                            ; |sim_square|Boards_Memory:inst8|Mux0~29                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~30                            ; |sim_square|Boards_Memory:inst8|Mux0~30                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~31                            ; |sim_square|Boards_Memory:inst8|Mux0~31                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~32                            ; |sim_square|Boards_Memory:inst8|Mux0~32                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~33                            ; |sim_square|Boards_Memory:inst8|Mux0~33                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~36                            ; |sim_square|Boards_Memory:inst8|Mux0~36                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~38                            ; |sim_square|Boards_Memory:inst8|Mux0~38                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~39                            ; |sim_square|Boards_Memory:inst8|Mux0~39                            ; combout          ;
; |sim_square|Boards_Memory:inst8|current_state.retrieve_first_card  ; |sim_square|Boards_Memory:inst8|current_state.retrieve_first_card  ; regout           ;
; |sim_square|Boards_Memory:inst8|Add3~4                             ; |sim_square|Boards_Memory:inst8|Add3~4                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Add4~0                             ; |sim_square|Boards_Memory:inst8|Add4~0                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector74~0                       ; |sim_square|Boards_Memory:inst8|Selector74~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector74~1                       ; |sim_square|Boards_Memory:inst8|Selector74~1                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector74~2                       ; |sim_square|Boards_Memory:inst8|Selector74~2                       ; combout          ;
; |sim_square|Boards_Memory:inst8|current_state.init                 ; |sim_square|Boards_Memory:inst8|current_state.init                 ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector74~3                       ; |sim_square|Boards_Memory:inst8|Selector74~3                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector74~4                       ; |sim_square|Boards_Memory:inst8|Selector74~4                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~41                            ; |sim_square|Boards_Memory:inst8|Mux0~41                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~42                            ; |sim_square|Boards_Memory:inst8|Mux0~42                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~43                            ; |sim_square|Boards_Memory:inst8|Mux0~43                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~44                            ; |sim_square|Boards_Memory:inst8|Mux0~44                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux1~0                             ; |sim_square|Boards_Memory:inst8|Mux1~0                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Add4~1                             ; |sim_square|Boards_Memory:inst8|Add4~1                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~45                            ; |sim_square|Boards_Memory:inst8|Mux0~45                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~46                            ; |sim_square|Boards_Memory:inst8|Mux0~46                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~47                            ; |sim_square|Boards_Memory:inst8|Mux0~47                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~48                            ; |sim_square|Boards_Memory:inst8|Mux0~48                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~49                            ; |sim_square|Boards_Memory:inst8|Mux0~49                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~50                            ; |sim_square|Boards_Memory:inst8|Mux0~50                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux1~1                             ; |sim_square|Boards_Memory:inst8|Mux1~1                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux1~2                             ; |sim_square|Boards_Memory:inst8|Mux1~2                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector75~0                       ; |sim_square|Boards_Memory:inst8|Selector75~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux2~0                             ; |sim_square|Boards_Memory:inst8|Mux2~0                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux2~2                             ; |sim_square|Boards_Memory:inst8|Mux2~2                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux2~3                             ; |sim_square|Boards_Memory:inst8|Mux2~3                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~51                            ; |sim_square|Boards_Memory:inst8|Mux0~51                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~52                            ; |sim_square|Boards_Memory:inst8|Mux0~52                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~53                            ; |sim_square|Boards_Memory:inst8|Mux0~53                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~55                            ; |sim_square|Boards_Memory:inst8|Mux0~55                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux2~4                             ; |sim_square|Boards_Memory:inst8|Mux2~4                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux2~5                             ; |sim_square|Boards_Memory:inst8|Mux2~5                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector76~0                       ; |sim_square|Boards_Memory:inst8|Selector76~0                       ; combout          ;
; |sim_square|square:inst1|LG15_INT[3]                               ; |sim_square|square:inst1|LG15_INT[3]                               ; regout           ;
; |sim_square|square:inst1|LG14_INT[3]                               ; |sim_square|square:inst1|LG14_INT[3]                               ; regout           ;
; |sim_square|square:inst1|st_square.sLG14a                          ; |sim_square|square:inst1|st_square.sLG14a                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG15a                          ; |sim_square|square:inst1|st_square.sLG15a                          ; regout           ;
; |sim_square|square:inst1|Selector8~0                               ; |sim_square|square:inst1|Selector8~0                               ; combout          ;
; |sim_square|square:inst1|st_square.sLG12a                          ; |sim_square|square:inst1|st_square.sLG12a                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG13a                          ; |sim_square|square:inst1|st_square.sLG13a                          ; regout           ;
; |sim_square|square:inst1|Selector8~1                               ; |sim_square|square:inst1|Selector8~1                               ; combout          ;
; |sim_square|square:inst1|LG11_INT[3]                               ; |sim_square|square:inst1|LG11_INT[3]                               ; regout           ;
; |sim_square|square:inst1|st_square.sLG10a                          ; |sim_square|square:inst1|st_square.sLG10a                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG11a                          ; |sim_square|square:inst1|st_square.sLG11a                          ; regout           ;
; |sim_square|square:inst1|Selector8~2                               ; |sim_square|square:inst1|Selector8~2                               ; combout          ;
; |sim_square|square:inst1|st_square.sLG8a                           ; |sim_square|square:inst1|st_square.sLG8a                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG9a                           ; |sim_square|square:inst1|st_square.sLG9a                           ; regout           ;
; |sim_square|square:inst1|Selector8~3                               ; |sim_square|square:inst1|Selector8~3                               ; combout          ;
; |sim_square|square:inst1|Selector8~4                               ; |sim_square|square:inst1|Selector8~4                               ; combout          ;
; |sim_square|square:inst1|LG6_INT[3]                                ; |sim_square|square:inst1|LG6_INT[3]                                ; regout           ;
; |sim_square|square:inst1|st_square.sLG6a                           ; |sim_square|square:inst1|st_square.sLG6a                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG7a                           ; |sim_square|square:inst1|st_square.sLG7a                           ; regout           ;
; |sim_square|square:inst1|Selector8~5                               ; |sim_square|square:inst1|Selector8~5                               ; combout          ;
; |sim_square|square:inst1|LG4_INT[3]                                ; |sim_square|square:inst1|LG4_INT[3]                                ; regout           ;
; |sim_square|square:inst1|st_square.sLG4a                           ; |sim_square|square:inst1|st_square.sLG4a                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG5a                           ; |sim_square|square:inst1|st_square.sLG5a                           ; regout           ;
; |sim_square|square:inst1|Selector8~6                               ; |sim_square|square:inst1|Selector8~6                               ; combout          ;
; |sim_square|square:inst1|LG3_INT[3]                                ; |sim_square|square:inst1|LG3_INT[3]                                ; regout           ;
; |sim_square|square:inst1|LG2_INT[3]                                ; |sim_square|square:inst1|LG2_INT[3]                                ; regout           ;
; |sim_square|square:inst1|st_square.sLG2a                           ; |sim_square|square:inst1|st_square.sLG2a                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG3a                           ; |sim_square|square:inst1|st_square.sLG3a                           ; regout           ;
; |sim_square|square:inst1|Selector8~7                               ; |sim_square|square:inst1|Selector8~7                               ; combout          ;
; |sim_square|square:inst1|st_square.sLG1a                           ; |sim_square|square:inst1|st_square.sLG1a                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG0a                           ; |sim_square|square:inst1|st_square.sLG0a                           ; regout           ;
; |sim_square|square:inst1|Selector8~8                               ; |sim_square|square:inst1|Selector8~8                               ; combout          ;
; |sim_square|square:inst1|Selector8~9                               ; |sim_square|square:inst1|Selector8~9                               ; combout          ;
; |sim_square|square:inst1|Selector8~10                              ; |sim_square|square:inst1|Selector8~10                              ; combout          ;
; |sim_square|square:inst1|WideOr2~0                                 ; |sim_square|square:inst1|WideOr2~0                                 ; combout          ;
; |sim_square|square:inst1|WideOr2~1                                 ; |sim_square|square:inst1|WideOr2~1                                 ; combout          ;
; |sim_square|square:inst1|WideOr2~2                                 ; |sim_square|square:inst1|WideOr2~2                                 ; combout          ;
; |sim_square|square:inst1|WideOr2~3                                 ; |sim_square|square:inst1|WideOr2~3                                 ; combout          ;
; |sim_square|square:inst1|WideOr2~4                                 ; |sim_square|square:inst1|WideOr2~4                                 ; combout          ;
; |sim_square|square:inst1|color_t[3]~0                              ; |sim_square|square:inst1|color_t[3]~0                              ; combout          ;
; |sim_square|square:inst1|LG15_INT[2]                               ; |sim_square|square:inst1|LG15_INT[2]                               ; regout           ;
; |sim_square|square:inst1|Selector9~0                               ; |sim_square|square:inst1|Selector9~0                               ; combout          ;
; |sim_square|square:inst1|LG11_INT[2]                               ; |sim_square|square:inst1|LG11_INT[2]                               ; regout           ;
; |sim_square|square:inst1|Selector9~2                               ; |sim_square|square:inst1|Selector9~2                               ; combout          ;
; |sim_square|square:inst1|Selector9~4                               ; |sim_square|square:inst1|Selector9~4                               ; combout          ;
; |sim_square|square:inst1|Selector9~10                              ; |sim_square|square:inst1|Selector9~10                              ; combout          ;
; |sim_square|square:inst1|LG15_INT[1]                               ; |sim_square|square:inst1|LG15_INT[1]                               ; regout           ;
; |sim_square|square:inst1|Selector10~0                              ; |sim_square|square:inst1|Selector10~0                              ; combout          ;
; |sim_square|square:inst1|Selector10~4                              ; |sim_square|square:inst1|Selector10~4                              ; combout          ;
; |sim_square|square:inst1|LG6_INT[1]                                ; |sim_square|square:inst1|LG6_INT[1]                                ; regout           ;
; |sim_square|square:inst1|Selector10~5                              ; |sim_square|square:inst1|Selector10~5                              ; combout          ;
; |sim_square|square:inst1|LG4_INT[1]                                ; |sim_square|square:inst1|LG4_INT[1]                                ; regout           ;
; |sim_square|square:inst1|Selector10~7                              ; |sim_square|square:inst1|Selector10~7                              ; combout          ;
; |sim_square|square:inst1|Selector10~10                             ; |sim_square|square:inst1|Selector10~10                             ; combout          ;
; |sim_square|square:inst1|LG15_INT[0]                               ; |sim_square|square:inst1|LG15_INT[0]                               ; regout           ;
; |sim_square|square:inst1|Selector11~0                              ; |sim_square|square:inst1|Selector11~0                              ; combout          ;
; |sim_square|square:inst1|LG11_INT[0]                               ; |sim_square|square:inst1|LG11_INT[0]                               ; regout           ;
; |sim_square|square:inst1|Selector11~2                              ; |sim_square|square:inst1|Selector11~2                              ; combout          ;
; |sim_square|square:inst1|Selector11~4                              ; |sim_square|square:inst1|Selector11~4                              ; combout          ;
; |sim_square|square:inst1|LG6_INT[0]                                ; |sim_square|square:inst1|LG6_INT[0]                                ; regout           ;
; |sim_square|square:inst1|Selector11~5                              ; |sim_square|square:inst1|Selector11~5                              ; combout          ;
; |sim_square|square:inst1|Selector11~7                              ; |sim_square|square:inst1|Selector11~7                              ; combout          ;
; |sim_square|square:inst1|Selector11~8                              ; |sim_square|square:inst1|Selector11~8                              ; combout          ;
; |sim_square|square:inst1|Selector11~10                             ; |sim_square|square:inst1|Selector11~10                             ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector77~0                       ; |sim_square|Boards_Memory:inst8|Selector77~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector77~1                       ; |sim_square|Boards_Memory:inst8|Selector77~1                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector77~2                       ; |sim_square|Boards_Memory:inst8|Selector77~2                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector77~3                       ; |sim_square|Boards_Memory:inst8|Selector77~3                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector78~0                       ; |sim_square|Boards_Memory:inst8|Selector78~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector79~0                       ; |sim_square|Boards_Memory:inst8|Selector79~0                       ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.check_success  ; |sim_square|Board_status_Memory:inst4|current_state.check_success  ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[0]       ; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[0]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[1]       ; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[1]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[2]       ; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[2]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[3]       ; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[3]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|Decoder0~0                   ; |sim_square|Board_status_Memory:inst4|Decoder0~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~0                   ; |sim_square|Board_status_Memory:inst4|Decoder1~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|hide_int                     ; |sim_square|Board_status_Memory:inst4|hide_int                     ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector32~2                 ; |sim_square|Board_status_Memory:inst4|Selector32~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.update_sync    ; |sim_square|Board_status_Memory:inst4|current_state.update_sync    ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector32~3                 ; |sim_square|Board_status_Memory:inst4|Selector32~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector32~4                 ; |sim_square|Board_status_Memory:inst4|Selector32~4                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[15]            ; |sim_square|Board_status_Memory:inst4|Card_2_number[15]            ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[3]             ; |sim_square|Board_status_Memory:inst4|Card_2_number[3]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector43~0                 ; |sim_square|Board_status_Memory:inst4|Selector43~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[6]             ; |sim_square|Board_status_Memory:inst4|Card_2_number[6]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal18~1                    ; |sim_square|Board_status_Memory:inst4|Equal18~1                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~4        ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~4        ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[11]            ; |sim_square|Board_status_Memory:inst4|Card_2_number[11]            ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal18~2                    ; |sim_square|Board_status_Memory:inst4|Equal18~2                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector33~0                 ; |sim_square|Board_status_Memory:inst4|Selector33~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~4                  ; |sim_square|Board_status_Memory:inst4|process_0~4                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[2]             ; |sim_square|Board_status_Memory:inst4|Card_1_number[2]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[4]             ; |sim_square|Board_status_Memory:inst4|Card_1_number[4]             ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal17~1                    ; |sim_square|Board_status_Memory:inst4|Equal17~1                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal17~2                    ; |sim_square|Board_status_Memory:inst4|Equal17~2                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[15]            ; |sim_square|Board_status_Memory:inst4|Card_1_number[15]            ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[14]            ; |sim_square|Board_status_Memory:inst4|Card_1_number[14]            ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector58~0                 ; |sim_square|Board_status_Memory:inst4|Selector58~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[11]            ; |sim_square|Board_status_Memory:inst4|Card_1_number[11]            ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal17~3                    ; |sim_square|Board_status_Memory:inst4|Equal17~3                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal17~4                    ; |sim_square|Board_status_Memory:inst4|Equal17~4                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal17~5                    ; |sim_square|Board_status_Memory:inst4|Equal17~5                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal18~3                    ; |sim_square|Board_status_Memory:inst4|Equal18~3                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal18~4                    ; |sim_square|Board_status_Memory:inst4|Equal18~4                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal18~5                    ; |sim_square|Board_status_Memory:inst4|Equal18~5                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~5                  ; |sim_square|Board_status_Memory:inst4|process_0~5                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector43~1                 ; |sim_square|Board_status_Memory:inst4|Selector43~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~7                  ; |sim_square|Board_status_Memory:inst4|process_0~7                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~8                  ; |sim_square|Board_status_Memory:inst4|process_0~8                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector32~5                 ; |sim_square|Board_status_Memory:inst4|Selector32~5                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector32~6                 ; |sim_square|Board_status_Memory:inst4|Selector32~6                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector32~7                 ; |sim_square|Board_status_Memory:inst4|Selector32~7                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector33~2                 ; |sim_square|Board_status_Memory:inst4|Selector33~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~1                   ; |sim_square|Board_status_Memory:inst4|Decoder0~1                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector33~3                 ; |sim_square|Board_status_Memory:inst4|Selector33~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector33~4                 ; |sim_square|Board_status_Memory:inst4|Selector33~4                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~2                   ; |sim_square|Board_status_Memory:inst4|Decoder1~2                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~0                 ; |sim_square|Board_status_Memory:inst4|Selector34~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~3                   ; |sim_square|Board_status_Memory:inst4|Decoder0~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~6                 ; |sim_square|Board_status_Memory:inst4|Selector35~6                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~8                 ; |sim_square|Board_status_Memory:inst4|Selector35~8                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector36~0                 ; |sim_square|Board_status_Memory:inst4|Selector36~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector36~1                 ; |sim_square|Board_status_Memory:inst4|Selector36~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector36~2                 ; |sim_square|Board_status_Memory:inst4|Selector36~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~4                   ; |sim_square|Board_status_Memory:inst4|Decoder0~4                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~4                   ; |sim_square|Board_status_Memory:inst4|Decoder1~4                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector36~3                 ; |sim_square|Board_status_Memory:inst4|Selector36~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector36~4                 ; |sim_square|Board_status_Memory:inst4|Selector36~4                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~5                   ; |sim_square|Board_status_Memory:inst4|Decoder0~5                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector37~0                 ; |sim_square|Board_status_Memory:inst4|Selector37~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~6                   ; |sim_square|Board_status_Memory:inst4|Decoder1~6                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~0                 ; |sim_square|Board_status_Memory:inst4|Selector38~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~9                  ; |sim_square|Board_status_Memory:inst4|process_0~9                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~3                 ; |sim_square|Board_status_Memory:inst4|Selector38~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~7                   ; |sim_square|Board_status_Memory:inst4|Decoder0~7                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector39~2                 ; |sim_square|Board_status_Memory:inst4|Selector39~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector41~0                 ; |sim_square|Board_status_Memory:inst4|Selector41~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector40~1                 ; |sim_square|Board_status_Memory:inst4|Selector40~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|WideOr2~0                    ; |sim_square|Board_status_Memory:inst4|WideOr2~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~10                 ; |sim_square|Board_status_Memory:inst4|process_0~10                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector41~2                 ; |sim_square|Board_status_Memory:inst4|Selector41~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~9                   ; |sim_square|Board_status_Memory:inst4|Decoder1~9                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector41~3                 ; |sim_square|Board_status_Memory:inst4|Selector41~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector41~4                 ; |sim_square|Board_status_Memory:inst4|Selector41~4                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~6                 ; |sim_square|Board_status_Memory:inst4|Selector38~6                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector42~2                 ; |sim_square|Board_status_Memory:inst4|Selector42~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector43~3                 ; |sim_square|Board_status_Memory:inst4|Selector43~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector43~4                 ; |sim_square|Board_status_Memory:inst4|Selector43~4                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~11                  ; |sim_square|Board_status_Memory:inst4|Decoder0~11                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector43~5                 ; |sim_square|Board_status_Memory:inst4|Selector43~5                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector43~6                 ; |sim_square|Board_status_Memory:inst4|Selector43~6                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector44~1                 ; |sim_square|Board_status_Memory:inst4|Selector44~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector44~2                 ; |sim_square|Board_status_Memory:inst4|Selector44~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~12                  ; |sim_square|Board_status_Memory:inst4|Decoder0~12                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~12                  ; |sim_square|Board_status_Memory:inst4|Decoder1~12                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector44~3                 ; |sim_square|Board_status_Memory:inst4|Selector44~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector44~4                 ; |sim_square|Board_status_Memory:inst4|Selector44~4                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~13                  ; |sim_square|Board_status_Memory:inst4|Decoder0~13                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~13                  ; |sim_square|Board_status_Memory:inst4|Decoder1~13                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector45~1                 ; |sim_square|Board_status_Memory:inst4|Selector45~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC~3                       ; |sim_square|Board_status_Memory:inst4|SYNC~3                       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector45~2                 ; |sim_square|Board_status_Memory:inst4|Selector45~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector67~2                 ; |sim_square|Board_status_Memory:inst4|Selector67~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector46~3                 ; |sim_square|Board_status_Memory:inst4|Selector46~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~15                  ; |sim_square|Board_status_Memory:inst4|Decoder0~15                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~15                  ; |sim_square|Board_status_Memory:inst4|Decoder1~15                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector47~1                 ; |sim_square|Board_status_Memory:inst4|Selector47~1                 ; combout          ;
; |sim_square|Game_Module:inst2|card_1_int[2]                        ; |sim_square|Game_Module:inst2|card_1_int[2]                        ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector48~0                 ; |sim_square|Board_status_Memory:inst4|Selector48~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[1]~0           ; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[1]~0           ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[2]~1           ; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[2]~1           ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[2]~2           ; |sim_square|Board_status_Memory:inst4|SYNC_value_c1[2]~2           ; combout          ;
; |sim_square|Game_Module:inst2|card_1_int[1]                        ; |sim_square|Game_Module:inst2|card_1_int[1]                        ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector49~0                 ; |sim_square|Board_status_Memory:inst4|Selector49~0                 ; combout          ;
; |sim_square|Game_Module:inst2|card_1_int[0]                        ; |sim_square|Game_Module:inst2|card_1_int[0]                        ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector50~0                 ; |sim_square|Board_status_Memory:inst4|Selector50~0                 ; combout          ;
; |sim_square|Game_Module:inst2|card_2_int[2]                        ; |sim_square|Game_Module:inst2|card_2_int[2]                        ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector51~0                 ; |sim_square|Board_status_Memory:inst4|Selector51~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC_value_c2[2]~0           ; |sim_square|Board_status_Memory:inst4|SYNC_value_c2[2]~0           ; combout          ;
; |sim_square|Game_Module:inst2|card_2_int[1]                        ; |sim_square|Game_Module:inst2|card_2_int[1]                        ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector52~0                 ; |sim_square|Board_status_Memory:inst4|Selector52~0                 ; combout          ;
; |sim_square|Game_Module:inst2|card_2_int[0]                        ; |sim_square|Game_Module:inst2|card_2_int[0]                        ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector53~0                 ; |sim_square|Board_status_Memory:inst4|Selector53~0                 ; combout          ;
; |sim_square|Game_Module:inst2|current_state.second_sweep           ; |sim_square|Game_Module:inst2|current_state.second_sweep           ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_done                   ; |sim_square|Board_status_Memory:inst4|delay_done                   ; regout           ;
; |sim_square|Game_Module:inst2|Selector28~0                         ; |sim_square|Game_Module:inst2|Selector28~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Equal2~0                             ; |sim_square|Game_Module:inst2|Equal2~0                             ; combout          ;
; |sim_square|Game_Module:inst2|current_state.compare_cards          ; |sim_square|Game_Module:inst2|current_state.compare_cards          ; regout           ;
; |sim_square|Game_Module:inst2|Selector23~3                         ; |sim_square|Game_Module:inst2|Selector23~3                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector20~0                         ; |sim_square|Game_Module:inst2|Selector20~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Equal2~1                             ; |sim_square|Game_Module:inst2|Equal2~1                             ; combout          ;
; |sim_square|Game_Module:inst2|current_state.consult_second         ; |sim_square|Game_Module:inst2|current_state.consult_second         ; regout           ;
; |sim_square|Game_Module:inst2|current_state.wait_for_second_card   ; |sim_square|Game_Module:inst2|current_state.wait_for_second_card   ; regout           ;
; |sim_square|Game_Module:inst2|Selector25~0                         ; |sim_square|Game_Module:inst2|Selector25~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector23~4                         ; |sim_square|Game_Module:inst2|Selector23~4                         ; combout          ;
; |sim_square|Boards_Memory:inst8|read_new_card                      ; |sim_square|Boards_Memory:inst8|read_new_card                      ; regout           ;
; |sim_square|Game_Module:inst2|Selector23~5                         ; |sim_square|Game_Module:inst2|Selector23~5                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector23~6                         ; |sim_square|Game_Module:inst2|Selector23~6                         ; combout          ;
; |sim_square|Boards_Memory:inst8|read_card                          ; |sim_square|Boards_Memory:inst8|read_card                          ; regout           ;
; |sim_square|Game_Module:inst2|current_state.consult_first          ; |sim_square|Game_Module:inst2|current_state.consult_first          ; regout           ;
; |sim_square|Game_Module:inst2|Selector14~0                         ; |sim_square|Game_Module:inst2|Selector14~0                         ; combout          ;
; |sim_square|Game_Module:inst2|current_state.second_card            ; |sim_square|Game_Module:inst2|current_state.second_card            ; regout           ;
; |sim_square|Game_Module:inst2|Equal0~0                             ; |sim_square|Game_Module:inst2|Equal0~0                             ; combout          ;
; |sim_square|Game_Module:inst2|Equal0~1                             ; |sim_square|Game_Module:inst2|Equal0~1                             ; combout          ;
; |sim_square|Game_Module:inst2|keycode_int[0]                       ; |sim_square|Game_Module:inst2|keycode_int[0]                       ; regout           ;
; |sim_square|Game_Module:inst2|keycode_int[1]                       ; |sim_square|Game_Module:inst2|keycode_int[1]                       ; regout           ;
; |sim_square|Game_Module:inst2|Equal1~0                             ; |sim_square|Game_Module:inst2|Equal1~0                             ; combout          ;
; |sim_square|Game_Module:inst2|keycode_int[2]                       ; |sim_square|Game_Module:inst2|keycode_int[2]                       ; regout           ;
; |sim_square|Game_Module:inst2|Equal1~1                             ; |sim_square|Game_Module:inst2|Equal1~1                             ; combout          ;
; |sim_square|Game_Module:inst2|keycode_int[4]                       ; |sim_square|Game_Module:inst2|keycode_int[4]                       ; regout           ;
; |sim_square|Game_Module:inst2|keycode_int[5]                       ; |sim_square|Game_Module:inst2|keycode_int[5]                       ; regout           ;
; |sim_square|Game_Module:inst2|Equal1~2                             ; |sim_square|Game_Module:inst2|Equal1~2                             ; combout          ;
; |sim_square|Game_Module:inst2|keycode_int[6]                       ; |sim_square|Game_Module:inst2|keycode_int[6]                       ; regout           ;
; |sim_square|Game_Module:inst2|Equal1~3                             ; |sim_square|Game_Module:inst2|Equal1~3                             ; combout          ;
; |sim_square|Game_Module:inst2|Equal1~4                             ; |sim_square|Game_Module:inst2|Equal1~4                             ; combout          ;
; |sim_square|Game_Module:inst2|Selector5~0                          ; |sim_square|Game_Module:inst2|Selector5~0                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector23~7                         ; |sim_square|Game_Module:inst2|Selector23~7                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector5~1                          ; |sim_square|Game_Module:inst2|Selector5~1                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector23~8                         ; |sim_square|Game_Module:inst2|Selector23~8                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector20~1                         ; |sim_square|Game_Module:inst2|Selector20~1                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector29~0                         ; |sim_square|Game_Module:inst2|Selector29~0                         ; combout          ;
; |sim_square|square:inst1|st_square.sLG15b                          ; |sim_square|square:inst1|st_square.sLG15b                          ; regout           ;
; |sim_square|Boards_Memory:inst8|current_counter_taulell[0]~0       ; |sim_square|Boards_Memory:inst8|current_counter_taulell[0]~0       ; combout          ;
; |sim_square|Boards_Memory:inst8|current_state.read_second_card     ; |sim_square|Boards_Memory:inst8|current_state.read_second_card     ; regout           ;
; |sim_square|Game_Module:inst2|keycode_out[1]                       ; |sim_square|Game_Module:inst2|keycode_out[1]                       ; regout           ;
; |sim_square|Game_Module:inst2|keycode_out[0]                       ; |sim_square|Game_Module:inst2|keycode_out[0]                       ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[0]                ; |sim_square|Boards_Memory:inst8|keycode_anterior[0]                ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[1]                ; |sim_square|Boards_Memory:inst8|keycode_anterior[1]                ; regout           ;
; |sim_square|Boards_Memory:inst8|Equal3~0                           ; |sim_square|Boards_Memory:inst8|Equal3~0                           ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out[2]                       ; |sim_square|Game_Module:inst2|keycode_out[2]                       ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[2]                ; |sim_square|Boards_Memory:inst8|keycode_anterior[2]                ; regout           ;
; |sim_square|Boards_Memory:inst8|Equal3~1                           ; |sim_square|Boards_Memory:inst8|Equal3~1                           ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out[5]                       ; |sim_square|Game_Module:inst2|keycode_out[5]                       ; regout           ;
; |sim_square|Game_Module:inst2|keycode_out[4]                       ; |sim_square|Game_Module:inst2|keycode_out[4]                       ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[5]                ; |sim_square|Boards_Memory:inst8|keycode_anterior[5]                ; regout           ;
; |sim_square|Boards_Memory:inst8|Equal3~2                           ; |sim_square|Boards_Memory:inst8|Equal3~2                           ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out[6]                       ; |sim_square|Game_Module:inst2|keycode_out[6]                       ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[6]                ; |sim_square|Boards_Memory:inst8|keycode_anterior[6]                ; regout           ;
; |sim_square|Boards_Memory:inst8|Equal3~3                           ; |sim_square|Boards_Memory:inst8|Equal3~3                           ; combout          ;
; |sim_square|Boards_Memory:inst8|Equal3~4                           ; |sim_square|Boards_Memory:inst8|Equal3~4                           ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal0~0                     ; |sim_square|Board_status_Memory:inst4|Equal0~0                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux16~0                      ; |sim_square|Board_status_Memory:inst4|Mux16~0                      ; combout          ;
; |sim_square|Boards_Memory:inst8|process_0~1                        ; |sim_square|Boards_Memory:inst8|process_0~1                        ; combout          ;
; |sim_square|Boards_Memory:inst8|process_0~2                        ; |sim_square|Boards_Memory:inst8|process_0~2                        ; combout          ;
; |sim_square|Boards_Memory:inst8|process_0~3                        ; |sim_square|Boards_Memory:inst8|process_0~3                        ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector82~0                       ; |sim_square|Boards_Memory:inst8|Selector82~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|current_state.read_first_card      ; |sim_square|Boards_Memory:inst8|current_state.read_first_card      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector82~1                       ; |sim_square|Boards_Memory:inst8|Selector82~1                       ; combout          ;
; |sim_square|Boards_Memory:inst8|current_state.reset                ; |sim_square|Boards_Memory:inst8|current_state.reset                ; regout           ;
; |sim_square|Game_Module:inst2|consult                              ; |sim_square|Game_Module:inst2|consult                              ; regout           ;
; |sim_square|Boards_Memory:inst8|current_state.wait_new_move        ; |sim_square|Boards_Memory:inst8|current_state.wait_new_move        ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector82~2                       ; |sim_square|Boards_Memory:inst8|Selector82~2                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector86~0                       ; |sim_square|Boards_Memory:inst8|Selector86~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector82~3                       ; |sim_square|Boards_Memory:inst8|Selector82~3                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector82~4                       ; |sim_square|Boards_Memory:inst8|Selector82~4                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector82~5                       ; |sim_square|Boards_Memory:inst8|Selector82~5                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector84~0                       ; |sim_square|Boards_Memory:inst8|Selector84~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|col_int[1]                         ; |sim_square|Boards_Memory:inst8|col_int[1]                         ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector62~0                       ; |sim_square|Boards_Memory:inst8|Selector62~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector80~2                       ; |sim_square|Boards_Memory:inst8|Selector80~2                       ; combout          ;
; |sim_square|Boards_Memory:inst8|row_int[2]~1                       ; |sim_square|Boards_Memory:inst8|row_int[2]~1                       ; combout          ;
; |sim_square|Boards_Memory:inst8|col_int[0]                         ; |sim_square|Boards_Memory:inst8|col_int[0]                         ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector63~0                       ; |sim_square|Boards_Memory:inst8|Selector63~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|col_int[2]                         ; |sim_square|Boards_Memory:inst8|col_int[2]                         ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector61~0                       ; |sim_square|Boards_Memory:inst8|Selector61~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|row_int[0]                         ; |sim_square|Boards_Memory:inst8|row_int[0]                         ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector31~0                       ; |sim_square|Boards_Memory:inst8|Selector31~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|row_int[1]                         ; |sim_square|Boards_Memory:inst8|row_int[1]                         ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector30~0                       ; |sim_square|Boards_Memory:inst8|Selector30~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|row_int[2]                         ; |sim_square|Boards_Memory:inst8|row_int[2]                         ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector29~0                       ; |sim_square|Boards_Memory:inst8|Selector29~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector82~6                       ; |sim_square|Boards_Memory:inst8|Selector82~6                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector82~7                       ; |sim_square|Boards_Memory:inst8|Selector82~7                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector80~3                       ; |sim_square|Boards_Memory:inst8|Selector80~3                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector80~4                       ; |sim_square|Boards_Memory:inst8|Selector80~4                       ; combout          ;
; |sim_square|square:inst1|LG15_INT[3]~0                             ; |sim_square|square:inst1|LG15_INT[3]~0                             ; combout          ;
; |sim_square|square:inst1|LG15_INT[3]~1                             ; |sim_square|square:inst1|LG15_INT[3]~1                             ; combout          ;
; |sim_square|square:inst1|LG14_INT[3]~0                             ; |sim_square|square:inst1|LG14_INT[3]~0                             ; combout          ;
; |sim_square|square:inst1|LG14_INT[3]~1                             ; |sim_square|square:inst1|LG14_INT[3]~1                             ; combout          ;
; |sim_square|square:inst1|st_square.sLG13c                          ; |sim_square|square:inst1|st_square.sLG13c                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG14c                          ; |sim_square|square:inst1|st_square.sLG14c                          ; regout           ;
; |sim_square|square:inst1|LG13_INT[3]~1                             ; |sim_square|square:inst1|LG13_INT[3]~1                             ; combout          ;
; |sim_square|square:inst1|LG12_INT[3]~1                             ; |sim_square|square:inst1|LG12_INT[3]~1                             ; combout          ;
; |sim_square|square:inst1|st_square.sLG11c                          ; |sim_square|square:inst1|st_square.sLG11c                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG12c                          ; |sim_square|square:inst1|st_square.sLG12c                          ; regout           ;
; |sim_square|square:inst1|LG11_INT[3]~0                             ; |sim_square|square:inst1|LG11_INT[3]~0                             ; combout          ;
; |sim_square|square:inst1|LG11_INT[3]~1                             ; |sim_square|square:inst1|LG11_INT[3]~1                             ; combout          ;
; |sim_square|square:inst1|LG10_INT[3]~1                             ; |sim_square|square:inst1|LG10_INT[3]~1                             ; combout          ;
; |sim_square|square:inst1|st_square.sLG9c                           ; |sim_square|square:inst1|st_square.sLG9c                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG10c                          ; |sim_square|square:inst1|st_square.sLG10c                          ; regout           ;
; |sim_square|square:inst1|LG9_INT[3]~1                              ; |sim_square|square:inst1|LG9_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|LG8_INT[3]~1                              ; |sim_square|square:inst1|LG8_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|st_square.sLG7c                           ; |sim_square|square:inst1|st_square.sLG7c                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG8c                           ; |sim_square|square:inst1|st_square.sLG8c                           ; regout           ;
; |sim_square|square:inst1|LG7_INT[3]~1                              ; |sim_square|square:inst1|LG7_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|LG6_INT[3]~0                              ; |sim_square|square:inst1|LG6_INT[3]~0                              ; combout          ;
; |sim_square|square:inst1|LG6_INT[3]~1                              ; |sim_square|square:inst1|LG6_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|st_square.sLG5c                           ; |sim_square|square:inst1|st_square.sLG5c                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG6c                           ; |sim_square|square:inst1|st_square.sLG6c                           ; regout           ;
; |sim_square|square:inst1|LG5_INT[3]~1                              ; |sim_square|square:inst1|LG5_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|LG4_INT[3]~0                              ; |sim_square|square:inst1|LG4_INT[3]~0                              ; combout          ;
; |sim_square|square:inst1|LG4_INT[3]~1                              ; |sim_square|square:inst1|LG4_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|st_square.sLG3c                           ; |sim_square|square:inst1|st_square.sLG3c                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG4c                           ; |sim_square|square:inst1|st_square.sLG4c                           ; regout           ;
; |sim_square|square:inst1|LG3_INT[3]~0                              ; |sim_square|square:inst1|LG3_INT[3]~0                              ; combout          ;
; |sim_square|square:inst1|LG3_INT[3]~1                              ; |sim_square|square:inst1|LG3_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|LG2_INT[3]~0                              ; |sim_square|square:inst1|LG2_INT[3]~0                              ; combout          ;
; |sim_square|square:inst1|LG2_INT[3]~1                              ; |sim_square|square:inst1|LG2_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|st_square.sLG1c                           ; |sim_square|square:inst1|st_square.sLG1c                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG2c                           ; |sim_square|square:inst1|st_square.sLG2c                           ; regout           ;
; |sim_square|square:inst1|LG1_INT[3]~1                              ; |sim_square|square:inst1|LG1_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|st_square.sLG0c                           ; |sim_square|square:inst1|st_square.sLG0c                           ; regout           ;
; |sim_square|square:inst1|LG0_INT[3]~1                              ; |sim_square|square:inst1|LG0_INT[3]~1                              ; combout          ;
; |sim_square|square:inst1|count~0                                   ; |sim_square|square:inst1|count~0                                   ; combout          ;
; |sim_square|square:inst1|count~1                                   ; |sim_square|square:inst1|count~1                                   ; combout          ;
; |sim_square|square:inst1|count~2                                   ; |sim_square|square:inst1|count~2                                   ; combout          ;
; |sim_square|square:inst1|count~3                                   ; |sim_square|square:inst1|count~3                                   ; combout          ;
; |sim_square|square:inst1|count~4                                   ; |sim_square|square:inst1|count~4                                   ; combout          ;
; |sim_square|square:inst1|LG1_INT~2                                 ; |sim_square|square:inst1|LG1_INT~2                                 ; combout          ;
; |sim_square|square:inst1|LG14_INT[2]~2                             ; |sim_square|square:inst1|LG14_INT[2]~2                             ; combout          ;
; |sim_square|square:inst1|LG15_INT[2]~2                             ; |sim_square|square:inst1|LG15_INT[2]~2                             ; combout          ;
; |sim_square|square:inst1|LG11_INT[2]~2                             ; |sim_square|square:inst1|LG11_INT[2]~2                             ; combout          ;
; |sim_square|square:inst1|LG6_INT[2]~2                              ; |sim_square|square:inst1|LG6_INT[2]~2                              ; combout          ;
; |sim_square|square:inst1|LG4_INT[2]~2                              ; |sim_square|square:inst1|LG4_INT[2]~2                              ; combout          ;
; |sim_square|square:inst1|LG2_INT[2]~2                              ; |sim_square|square:inst1|LG2_INT[2]~2                              ; combout          ;
; |sim_square|square:inst1|LG3_INT[2]~2                              ; |sim_square|square:inst1|LG3_INT[2]~2                              ; combout          ;
; |sim_square|square:inst1|LG0_INT[2]~3                              ; |sim_square|square:inst1|LG0_INT[2]~3                              ; combout          ;
; |sim_square|square:inst1|LG1_INT~4                                 ; |sim_square|square:inst1|LG1_INT~4                                 ; combout          ;
; |sim_square|square:inst1|LG14_INT[1]~3                             ; |sim_square|square:inst1|LG14_INT[1]~3                             ; combout          ;
; |sim_square|square:inst1|LG15_INT[1]~3                             ; |sim_square|square:inst1|LG15_INT[1]~3                             ; combout          ;
; |sim_square|square:inst1|LG11_INT[1]~3                             ; |sim_square|square:inst1|LG11_INT[1]~3                             ; combout          ;
; |sim_square|square:inst1|LG6_INT[1]~3                              ; |sim_square|square:inst1|LG6_INT[1]~3                              ; combout          ;
; |sim_square|square:inst1|LG4_INT[1]~3                              ; |sim_square|square:inst1|LG4_INT[1]~3                              ; combout          ;
; |sim_square|square:inst1|LG2_INT[1]~3                              ; |sim_square|square:inst1|LG2_INT[1]~3                              ; combout          ;
; |sim_square|square:inst1|LG3_INT[1]~3                              ; |sim_square|square:inst1|LG3_INT[1]~3                              ; combout          ;
; |sim_square|square:inst1|LG0_INT[1]~4                              ; |sim_square|square:inst1|LG0_INT[1]~4                              ; combout          ;
; |sim_square|square:inst1|LG1_INT~6                                 ; |sim_square|square:inst1|LG1_INT~6                                 ; combout          ;
; |sim_square|square:inst1|LG14_INT[0]~4                             ; |sim_square|square:inst1|LG14_INT[0]~4                             ; combout          ;
; |sim_square|square:inst1|LG15_INT[0]~4                             ; |sim_square|square:inst1|LG15_INT[0]~4                             ; combout          ;
; |sim_square|square:inst1|LG11_INT[0]~4                             ; |sim_square|square:inst1|LG11_INT[0]~4                             ; combout          ;
; |sim_square|square:inst1|LG6_INT[0]~4                              ; |sim_square|square:inst1|LG6_INT[0]~4                              ; combout          ;
; |sim_square|square:inst1|LG4_INT[0]~4                              ; |sim_square|square:inst1|LG4_INT[0]~4                              ; combout          ;
; |sim_square|square:inst1|LG2_INT[0]~4                              ; |sim_square|square:inst1|LG2_INT[0]~4                              ; combout          ;
; |sim_square|square:inst1|LG3_INT[0]~4                              ; |sim_square|square:inst1|LG3_INT[0]~4                              ; combout          ;
; |sim_square|square:inst1|LG0_INT[0]~5                              ; |sim_square|square:inst1|LG0_INT[0]~5                              ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.delay_state    ; |sim_square|Board_status_Memory:inst4|current_state.delay_state    ; regout           ;
; |sim_square|Board_status_Memory:inst4|LessThan0~2                  ; |sim_square|Board_status_Memory:inst4|LessThan0~2                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~3                  ; |sim_square|Board_status_Memory:inst4|LessThan0~3                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~8                  ; |sim_square|Board_status_Memory:inst4|LessThan0~8                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector65~0                 ; |sim_square|Board_status_Memory:inst4|Selector65~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.reset_internal ; |sim_square|Board_status_Memory:inst4|current_state.reset_internal ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector54~0                 ; |sim_square|Board_status_Memory:inst4|Selector54~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector59~0                 ; |sim_square|Board_status_Memory:inst4|Selector59~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~11                 ; |sim_square|Board_status_Memory:inst4|process_0~11                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~12                 ; |sim_square|Board_status_Memory:inst4|process_0~12                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~13                 ; |sim_square|Board_status_Memory:inst4|process_0~13                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~14                 ; |sim_square|Board_status_Memory:inst4|process_0~14                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~15                 ; |sim_square|Board_status_Memory:inst4|process_0~15                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector59~1                 ; |sim_square|Board_status_Memory:inst4|Selector59~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector59~2                 ; |sim_square|Board_status_Memory:inst4|Selector59~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~16                 ; |sim_square|Board_status_Memory:inst4|process_0~16                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~17                 ; |sim_square|Board_status_Memory:inst4|process_0~17                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector58~1                 ; |sim_square|Board_status_Memory:inst4|Selector58~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector58~2                 ; |sim_square|Board_status_Memory:inst4|Selector58~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector58~3                 ; |sim_square|Board_status_Memory:inst4|Selector58~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector58~4                 ; |sim_square|Board_status_Memory:inst4|Selector58~4                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector57~0                 ; |sim_square|Board_status_Memory:inst4|Selector57~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal17~7                    ; |sim_square|Board_status_Memory:inst4|Equal17~7                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector57~1                 ; |sim_square|Board_status_Memory:inst4|Selector57~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector57~2                 ; |sim_square|Board_status_Memory:inst4|Selector57~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector57~3                 ; |sim_square|Board_status_Memory:inst4|Selector57~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector56~0                 ; |sim_square|Board_status_Memory:inst4|Selector56~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector56~1                 ; |sim_square|Board_status_Memory:inst4|Selector56~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector56~2                 ; |sim_square|Board_status_Memory:inst4|Selector56~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~6        ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~6        ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~7        ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~7        ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~8        ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~8        ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~9        ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~9        ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~10       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~10       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~11       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~11       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector74~0                 ; |sim_square|Board_status_Memory:inst4|Selector74~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~12       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~12       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~13       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~13       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal18~6                    ; |sim_square|Board_status_Memory:inst4|Equal18~6                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~14       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~14       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~15       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~15       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector73~0                 ; |sim_square|Board_status_Memory:inst4|Selector73~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~16       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~16       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~17       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~17       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector72~0                 ; |sim_square|Board_status_Memory:inst4|Selector72~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~18       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~18       ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector71~0                 ; |sim_square|Board_status_Memory:inst4|Selector71~0                 ; combout          ;
; |sim_square|Game_Module:inst2|Hide                                 ; |sim_square|Game_Module:inst2|Hide                                 ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector69~0                 ; |sim_square|Board_status_Memory:inst4|Selector69~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.wait_for_card1 ; |sim_square|Board_status_Memory:inst4|current_state.wait_for_card1 ; regout           ;
; |sim_square|Game_Module:inst2|Card_1_sent                          ; |sim_square|Game_Module:inst2|Card_1_sent                          ; regout           ;
; |sim_square|Game_Module:inst2|Card_2_sent                          ; |sim_square|Game_Module:inst2|Card_2_sent                          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector62~0                 ; |sim_square|Board_status_Memory:inst4|Selector62~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector69~1                 ; |sim_square|Board_status_Memory:inst4|Selector69~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.card1_received ; |sim_square|Board_status_Memory:inst4|current_state.card1_received ; regout           ;
; |sim_square|Board_status_Memory:inst4|current_state.card2_received ; |sim_square|Board_status_Memory:inst4|current_state.card2_received ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal0~1                     ; |sim_square|Board_status_Memory:inst4|Equal0~1                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal13~4                    ; |sim_square|Board_status_Memory:inst4|Equal13~4                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal7~0                     ; |sim_square|Board_status_Memory:inst4|Equal7~0                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal7~1                     ; |sim_square|Board_status_Memory:inst4|Equal7~1                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal5~4                     ; |sim_square|Board_status_Memory:inst4|Equal5~4                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~9                      ; |sim_square|Board_status_Memory:inst4|Mux17~9                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal12~2                    ; |sim_square|Board_status_Memory:inst4|Equal12~2                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal15~0                    ; |sim_square|Board_status_Memory:inst4|Equal15~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~18                 ; |sim_square|Board_status_Memory:inst4|process_0~18                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector64~0                 ; |sim_square|Board_status_Memory:inst4|Selector64~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[4]       ; |sim_square|Board_status_Memory:inst4|Card_1_bit_position[4]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal16~0                    ; |sim_square|Board_status_Memory:inst4|Equal16~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal16~1                    ; |sim_square|Board_status_Memory:inst4|Equal16~1                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[4]       ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position[4]       ; regout           ;
; |sim_square|Board_status_Memory:inst4|current_state~22             ; |sim_square|Board_status_Memory:inst4|current_state~22             ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state~23             ; |sim_square|Board_status_Memory:inst4|current_state~23             ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector64~1                 ; |sim_square|Board_status_Memory:inst4|Selector64~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|WideOr1~0                    ; |sim_square|Board_status_Memory:inst4|WideOr1~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector17~0                 ; |sim_square|Board_status_Memory:inst4|Selector17~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector16~0                 ; |sim_square|Board_status_Memory:inst4|Selector16~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector16~1                 ; |sim_square|Board_status_Memory:inst4|Selector16~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux16~1                      ; |sim_square|Board_status_Memory:inst4|Mux16~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux16~2                      ; |sim_square|Board_status_Memory:inst4|Mux16~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux16~3                      ; |sim_square|Board_status_Memory:inst4|Mux16~3                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux16~4                      ; |sim_square|Board_status_Memory:inst4|Mux16~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector16~2                 ; |sim_square|Board_status_Memory:inst4|Selector16~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal14~0                    ; |sim_square|Board_status_Memory:inst4|Equal14~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~10                     ; |sim_square|Board_status_Memory:inst4|Mux17~10                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~12                     ; |sim_square|Board_status_Memory:inst4|Mux17~12                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~1                      ; |sim_square|Board_status_Memory:inst4|Mux22~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~2                      ; |sim_square|Board_status_Memory:inst4|Mux22~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~4                      ; |sim_square|Board_status_Memory:inst4|Mux22~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~1                      ; |sim_square|Board_status_Memory:inst4|Mux23~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~2                      ; |sim_square|Board_status_Memory:inst4|Mux23~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~4                      ; |sim_square|Board_status_Memory:inst4|Mux23~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal1~0                     ; |sim_square|Board_status_Memory:inst4|Equal1~0                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~1                      ; |sim_square|Board_status_Memory:inst4|Mux30~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~2                      ; |sim_square|Board_status_Memory:inst4|Mux30~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~4                      ; |sim_square|Board_status_Memory:inst4|Mux30~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~5                      ; |sim_square|Board_status_Memory:inst4|Mux30~5                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal0~2                     ; |sim_square|Board_status_Memory:inst4|Equal0~2                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~2                      ; |sim_square|Board_status_Memory:inst4|Mux31~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~5                      ; |sim_square|Board_status_Memory:inst4|Mux31~5                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal3~0                     ; |sim_square|Board_status_Memory:inst4|Equal3~0                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector28~0                 ; |sim_square|Board_status_Memory:inst4|Selector28~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux20~0                      ; |sim_square|Board_status_Memory:inst4|Mux20~0                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux28~0                      ; |sim_square|Board_status_Memory:inst4|Mux28~0                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector28~1                 ; |sim_square|Board_status_Memory:inst4|Selector28~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal2~0                     ; |sim_square|Board_status_Memory:inst4|Equal2~0                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux29~0                      ; |sim_square|Board_status_Memory:inst4|Mux29~0                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~0                      ; |sim_square|Board_status_Memory:inst4|Mux21~0                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux29~1                      ; |sim_square|Board_status_Memory:inst4|Mux29~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux29~2                      ; |sim_square|Board_status_Memory:inst4|Mux29~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux29~3                      ; |sim_square|Board_status_Memory:inst4|Mux29~3                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~1                      ; |sim_square|Board_status_Memory:inst4|Mux26~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~2                      ; |sim_square|Board_status_Memory:inst4|Mux26~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~4                      ; |sim_square|Board_status_Memory:inst4|Mux26~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~5                      ; |sim_square|Board_status_Memory:inst4|Mux26~5                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal7~2                     ; |sim_square|Board_status_Memory:inst4|Equal7~2                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal6~0                     ; |sim_square|Board_status_Memory:inst4|Equal6~0                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector25~0                 ; |sim_square|Board_status_Memory:inst4|Selector25~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux25~0                      ; |sim_square|Board_status_Memory:inst4|Mux25~0                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux25~1                      ; |sim_square|Board_status_Memory:inst4|Mux25~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux25~2                      ; |sim_square|Board_status_Memory:inst4|Mux25~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux25~3                      ; |sim_square|Board_status_Memory:inst4|Mux25~3                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux25~4                      ; |sim_square|Board_status_Memory:inst4|Mux25~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux25~5                      ; |sim_square|Board_status_Memory:inst4|Mux25~5                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector25~1                 ; |sim_square|Board_status_Memory:inst4|Selector25~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal4~0                     ; |sim_square|Board_status_Memory:inst4|Equal4~0                     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~1                      ; |sim_square|Board_status_Memory:inst4|Mux27~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~2                      ; |sim_square|Board_status_Memory:inst4|Mux27~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~4                      ; |sim_square|Board_status_Memory:inst4|Mux27~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~5                      ; |sim_square|Board_status_Memory:inst4|Mux27~5                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal11~0                    ; |sim_square|Board_status_Memory:inst4|Equal11~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector20~0                 ; |sim_square|Board_status_Memory:inst4|Selector20~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux20~1                      ; |sim_square|Board_status_Memory:inst4|Mux20~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector20~1                 ; |sim_square|Board_status_Memory:inst4|Selector20~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~1                 ; |sim_square|Board_status_Memory:inst4|Selector19~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~2                 ; |sim_square|Board_status_Memory:inst4|Selector19~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector0~0                  ; |sim_square|Board_status_Memory:inst4|Selector0~0                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|WideOr0~0                    ; |sim_square|Board_status_Memory:inst4|WideOr0~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector13~0                 ; |sim_square|Board_status_Memory:inst4|Selector13~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector11~0                 ; |sim_square|Board_status_Memory:inst4|Selector11~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector0~1                  ; |sim_square|Board_status_Memory:inst4|Selector0~1                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector1~0                  ; |sim_square|Board_status_Memory:inst4|Selector1~0                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector4~0                  ; |sim_square|Board_status_Memory:inst4|Selector4~0                  ; combout          ;
; |sim_square|Game_Module:inst2|Selector14~1                         ; |sim_square|Game_Module:inst2|Selector14~1                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector14~2                         ; |sim_square|Game_Module:inst2|Selector14~2                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector15~0                         ; |sim_square|Game_Module:inst2|Selector15~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector16~0                         ; |sim_square|Game_Module:inst2|Selector16~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector17~0                         ; |sim_square|Game_Module:inst2|Selector17~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector17~1                         ; |sim_square|Game_Module:inst2|Selector17~1                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector18~0                         ; |sim_square|Game_Module:inst2|Selector18~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector19~0                         ; |sim_square|Game_Module:inst2|Selector19~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector27~2                         ; |sim_square|Game_Module:inst2|Selector27~2                         ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.s_assign_sync  ; |sim_square|Board_status_Memory:inst4|current_state.s_assign_sync  ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector54~1                 ; |sim_square|Board_status_Memory:inst4|Selector54~1                 ; combout          ;
; |sim_square|Game_Module:inst2|Selector26~0                         ; |sim_square|Game_Module:inst2|Selector26~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector25~1                         ; |sim_square|Game_Module:inst2|Selector25~1                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector25~2                         ; |sim_square|Game_Module:inst2|Selector25~2                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector25~3                         ; |sim_square|Game_Module:inst2|Selector25~3                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector25~4                         ; |sim_square|Game_Module:inst2|Selector25~4                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector26~1                         ; |sim_square|Game_Module:inst2|Selector26~1                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector5~2                          ; |sim_square|Game_Module:inst2|Selector5~2                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector24~0                         ; |sim_square|Game_Module:inst2|Selector24~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector17~2                         ; |sim_square|Game_Module:inst2|Selector17~2                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector25~5                         ; |sim_square|Game_Module:inst2|Selector25~5                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector22~0                         ; |sim_square|Game_Module:inst2|Selector22~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector23~9                         ; |sim_square|Game_Module:inst2|Selector23~9                         ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~0                        ; |sim_square|Game_Module:inst2|keycode_out~0                        ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~1                        ; |sim_square|Game_Module:inst2|keycode_out~1                        ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~2                        ; |sim_square|Game_Module:inst2|keycode_out~2                        ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~4                        ; |sim_square|Game_Module:inst2|keycode_out~4                        ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~5                        ; |sim_square|Game_Module:inst2|keycode_out~5                        ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~6                        ; |sim_square|Game_Module:inst2|keycode_out~6                        ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector80~5                       ; |sim_square|Boards_Memory:inst8|Selector80~5                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector83~0                       ; |sim_square|Boards_Memory:inst8|Selector83~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector83~1                       ; |sim_square|Boards_Memory:inst8|Selector83~1                       ; combout          ;
; |sim_square|Game_Module:inst2|Selector6~0                          ; |sim_square|Game_Module:inst2|Selector6~0                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector12~0                         ; |sim_square|Game_Module:inst2|Selector12~0                         ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out[7]~8                     ; |sim_square|Game_Module:inst2|keycode_out[7]~8                     ; combout          ;
; |sim_square|Game_Module:inst2|Selector13~0                         ; |sim_square|Game_Module:inst2|Selector13~0                         ; combout          ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[7]~0              ; |sim_square|Boards_Memory:inst8|keycode_anterior[7]~0              ; combout          ;
; |sim_square|Game_Module:inst2|Selector11~0                         ; |sim_square|Game_Module:inst2|Selector11~0                         ; combout          ;
; |sim_square|Game_Module:inst2|Selector8~0                          ; |sim_square|Game_Module:inst2|Selector8~0                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector9~0                          ; |sim_square|Game_Module:inst2|Selector9~0                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector7~0                          ; |sim_square|Game_Module:inst2|Selector7~0                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector81~0                       ; |sim_square|Boards_Memory:inst8|Selector81~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector81~1                       ; |sim_square|Boards_Memory:inst8|Selector81~1                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector85~0                       ; |sim_square|Boards_Memory:inst8|Selector85~0                       ; combout          ;
; |sim_square|Game_Module:inst2|Selector5~3                          ; |sim_square|Game_Module:inst2|Selector5~3                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector5~4                          ; |sim_square|Game_Module:inst2|Selector5~4                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector86~1                       ; |sim_square|Boards_Memory:inst8|Selector86~1                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector70~0                       ; |sim_square|Boards_Memory:inst8|Selector70~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|row_int[3]~2                       ; |sim_square|Boards_Memory:inst8|row_int[3]~2                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector71~0                       ; |sim_square|Boards_Memory:inst8|Selector71~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector69~0                       ; |sim_square|Boards_Memory:inst8|Selector69~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector67~0                       ; |sim_square|Boards_Memory:inst8|Selector67~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector66~0                       ; |sim_square|Boards_Memory:inst8|Selector66~0                       ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector65~0                       ; |sim_square|Boards_Memory:inst8|Selector65~0                       ; combout          ;
; |sim_square|square:inst1|st_square.sLG13b                          ; |sim_square|square:inst1|st_square.sLG13b                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG14b                          ; |sim_square|square:inst1|st_square.sLG14b                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG11b                          ; |sim_square|square:inst1|st_square.sLG11b                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG12b                          ; |sim_square|square:inst1|st_square.sLG12b                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG9b                           ; |sim_square|square:inst1|st_square.sLG9b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG10b                          ; |sim_square|square:inst1|st_square.sLG10b                          ; regout           ;
; |sim_square|square:inst1|st_square.sLG7b                           ; |sim_square|square:inst1|st_square.sLG7b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG8b                           ; |sim_square|square:inst1|st_square.sLG8b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG5b                           ; |sim_square|square:inst1|st_square.sLG5b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG6b                           ; |sim_square|square:inst1|st_square.sLG6b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG3b                           ; |sim_square|square:inst1|st_square.sLG3b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG4b                           ; |sim_square|square:inst1|st_square.sLG4b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG1b                           ; |sim_square|square:inst1|st_square.sLG1b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG2b                           ; |sim_square|square:inst1|st_square.sLG2b                           ; regout           ;
; |sim_square|square:inst1|st_square.sLG0b                           ; |sim_square|square:inst1|st_square.sLG0b                           ; regout           ;
; |sim_square|Board_status_Memory:inst4|Selector66~0                 ; |sim_square|Board_status_Memory:inst4|Selector66~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[26]~41         ; |sim_square|Board_status_Memory:inst4|delay_counter[26]~41         ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector68~0                 ; |sim_square|Board_status_Memory:inst4|Selector68~0                 ; combout          ;
; |sim_square|Game_Module:inst2|Selector0~0                          ; |sim_square|Game_Module:inst2|Selector0~0                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector0~1                          ; |sim_square|Game_Module:inst2|Selector0~1                          ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector61~2                 ; |sim_square|Board_status_Memory:inst4|Selector61~2                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector61~3                 ; |sim_square|Board_status_Memory:inst4|Selector61~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector61~4                 ; |sim_square|Board_status_Memory:inst4|Selector61~4                 ; combout          ;
; |sim_square|Game_Module:inst2|Selector1~0                          ; |sim_square|Game_Module:inst2|Selector1~0                          ; combout          ;
; |sim_square|Game_Module:inst2|Selector2~0                          ; |sim_square|Game_Module:inst2|Selector2~0                          ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector63~0                 ; |sim_square|Board_status_Memory:inst4|Selector63~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector55~0                 ; |sim_square|Board_status_Memory:inst4|Selector55~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector55~1                 ; |sim_square|Board_status_Memory:inst4|Selector55~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector70~0                 ; |sim_square|Board_status_Memory:inst4|Selector70~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector70~1                 ; |sim_square|Board_status_Memory:inst4|Selector70~1                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector32~8                 ; |sim_square|Board_status_Memory:inst4|Selector32~8                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~11                ; |sim_square|Board_status_Memory:inst4|Selector35~11                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal12~4                    ; |sim_square|Board_status_Memory:inst4|Equal12~4                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector61~5                 ; |sim_square|Board_status_Memory:inst4|Selector61~5                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector67~3                 ; |sim_square|Board_status_Memory:inst4|Selector67~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~4                      ; |sim_square|Board_status_Memory:inst4|Mux17~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~6                      ; |sim_square|Board_status_Memory:inst4|Mux27~6                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~7                      ; |sim_square|Board_status_Memory:inst4|Mux27~7                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~5                      ; |sim_square|Board_status_Memory:inst4|Mux23~5                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~6                      ; |sim_square|Board_status_Memory:inst4|Mux23~6                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~5                      ; |sim_square|Board_status_Memory:inst4|Mux22~5                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux16~5                      ; |sim_square|Board_status_Memory:inst4|Mux16~5                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux16~6                      ; |sim_square|Board_status_Memory:inst4|Mux16~6                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux18~1                      ; |sim_square|Board_status_Memory:inst4|Mux18~1                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux20~2                      ; |sim_square|Board_status_Memory:inst4|Mux20~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux20~3                      ; |sim_square|Board_status_Memory:inst4|Mux20~3                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~6                      ; |sim_square|Board_status_Memory:inst4|Mux26~6                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~7                      ; |sim_square|Board_status_Memory:inst4|Mux26~7                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux28~2                      ; |sim_square|Board_status_Memory:inst4|Mux28~2                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux28~3                      ; |sim_square|Board_status_Memory:inst4|Mux28~3                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux28~4                      ; |sim_square|Board_status_Memory:inst4|Mux28~4                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~6                      ; |sim_square|Board_status_Memory:inst4|Mux31~6                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~7                      ; |sim_square|Board_status_Memory:inst4|Mux31~7                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~6                      ; |sim_square|Board_status_Memory:inst4|Mux30~6                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~7                      ; |sim_square|Board_status_Memory:inst4|Mux30~7                      ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~19                 ; |sim_square|Board_status_Memory:inst4|process_0~19                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|process_0~20                 ; |sim_square|Board_status_Memory:inst4|process_0~20                 ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~58                            ; |sim_square|Boards_Memory:inst8|Mux0~58                            ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~59                            ; |sim_square|Boards_Memory:inst8|Mux0~59                            ; combout          ;
; |sim_square|square:inst1|LG15_INT[3]~5                             ; |sim_square|square:inst1|LG15_INT[3]~5                             ; combout          ;
; |sim_square|square:inst1|LG11_INT[3]~5                             ; |sim_square|square:inst1|LG11_INT[3]~5                             ; combout          ;
; |sim_square|square:inst1|LG6_INT[3]~5                              ; |sim_square|square:inst1|LG6_INT[3]~5                              ; combout          ;
; |sim_square|square:inst1|LG4_INT[3]~5                              ; |sim_square|square:inst1|LG4_INT[3]~5                              ; combout          ;
; |sim_square|square:inst1|st_square.sLG0a~0                         ; |sim_square|square:inst1|st_square.sLG0a~0                         ; combout          ;
; |sim_square|square:inst1|st_square.sLG0b~0                         ; |sim_square|square:inst1|st_square.sLG0b~0                         ; combout          ;
; |sim_square|Incorrect                                              ; |sim_square|Incorrect                                              ; padio            ;
; |sim_square|correct                                                ; |sim_square|correct                                                ; padio            ;
; |sim_square|sweep                                                  ; |sim_square|sweep                                                  ; padio            ;
; |sim_square|card[2]                                                ; |sim_square|card[2]                                                ; padio            ;
; |sim_square|card[1]                                                ; |sim_square|card[1]                                                ; padio            ;
; |sim_square|card[0]                                                ; |sim_square|card[0]                                                ; padio            ;
; |sim_square|color_t[3]                                             ; |sim_square|color_t[3]                                             ; padio            ;
; |sim_square|color_t[2]                                             ; |sim_square|color_t[2]                                             ; padio            ;
; |sim_square|color_t[1]                                             ; |sim_square|color_t[1]                                             ; padio            ;
; |sim_square|color_t[0]                                             ; |sim_square|color_t[0]                                             ; padio            ;
; |sim_square|new_card[2]                                            ; |sim_square|new_card[2]                                            ; padio            ;
; |sim_square|new_card[1]                                            ; |sim_square|new_card[1]                                            ; padio            ;
; |sim_square|new_card[0]                                            ; |sim_square|new_card[0]                                            ; padio            ;
; |sim_square|SYNC[15]                                               ; |sim_square|SYNC[15]                                               ; padio            ;
; |sim_square|SYNC[11]                                               ; |sim_square|SYNC[11]                                               ; padio            ;
; |sim_square|SYNC[6]                                                ; |sim_square|SYNC[6]                                                ; padio            ;
; |sim_square|SYNC[4]                                                ; |sim_square|SYNC[4]                                                ; padio            ;
; |sim_square|SYNC_value_c1[2]                                       ; |sim_square|SYNC_value_c1[2]                                       ; padio            ;
; |sim_square|SYNC_value_c1[1]                                       ; |sim_square|SYNC_value_c1[1]                                       ; padio            ;
; |sim_square|SYNC_value_c1[0]                                       ; |sim_square|SYNC_value_c1[0]                                       ; padio            ;
; |sim_square|SYNC_value_c2[2]                                       ; |sim_square|SYNC_value_c2[2]                                       ; padio            ;
; |sim_square|SYNC_value_c2[1]                                       ; |sim_square|SYNC_value_c2[1]                                       ; padio            ;
; |sim_square|SYNC_value_c2[0]                                       ; |sim_square|SYNC_value_c2[0]                                       ; padio            ;
; |sim_square|clk                                                    ; |sim_square|clk~corein                                             ; combout          ;
; |sim_square|done                                                   ; |sim_square|done~corein                                            ; combout          ;
; |sim_square|keycode[6]                                             ; |sim_square|keycode[6]~corein                                      ; combout          ;
; |sim_square|keycode[5]                                             ; |sim_square|keycode[5]~corein                                      ; combout          ;
; |sim_square|keycode[4]                                             ; |sim_square|keycode[4]~corein                                      ; combout          ;
; |sim_square|keycode[2]                                             ; |sim_square|keycode[2]~corein                                      ; combout          ;
; |sim_square|keycode[1]                                             ; |sim_square|keycode[1]~corein                                      ; combout          ;
; |sim_square|keycode[0]                                             ; |sim_square|keycode[0]~corein                                      ; combout          ;
; |sim_square|clk~clkctrl                                            ; |sim_square|clk~clkctrl                                            ; outclk           ;
; |sim_square|square:inst1|st_square.sLG14b~feeder                   ; |sim_square|square:inst1|st_square.sLG14b~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG15b~feeder                   ; |sim_square|square:inst1|st_square.sLG15b~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG12b~feeder                   ; |sim_square|square:inst1|st_square.sLG12b~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG10b~feeder                   ; |sim_square|square:inst1|st_square.sLG10b~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG11b~feeder                   ; |sim_square|square:inst1|st_square.sLG11b~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG8b~feeder                    ; |sim_square|square:inst1|st_square.sLG8b~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG4b~feeder                    ; |sim_square|square:inst1|st_square.sLG4b~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG2b~feeder                    ; |sim_square|square:inst1|st_square.sLG2b~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG3b~feeder                    ; |sim_square|square:inst1|st_square.sLG3b~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG1b~feeder                    ; |sim_square|square:inst1|st_square.sLG1b~feeder                    ; combout          ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[1]~feeder         ; |sim_square|Boards_Memory:inst8|keycode_anterior[1]~feeder         ; combout          ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[4]~feeder         ; |sim_square|Boards_Memory:inst8|keycode_anterior[4]~feeder         ; combout          ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[6]~feeder         ; |sim_square|Boards_Memory:inst8|keycode_anterior[6]~feeder         ; combout          ;
; |sim_square|square:inst1|st_square.sLG13c~feeder                   ; |sim_square|square:inst1|st_square.sLG13c~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG11c~feeder                   ; |sim_square|square:inst1|st_square.sLG11c~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG12c~feeder                   ; |sim_square|square:inst1|st_square.sLG12c~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG9c~feeder                    ; |sim_square|square:inst1|st_square.sLG9c~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG10c~feeder                   ; |sim_square|square:inst1|st_square.sLG10c~feeder                   ; combout          ;
; |sim_square|square:inst1|st_square.sLG7c~feeder                    ; |sim_square|square:inst1|st_square.sLG7c~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG8c~feeder                    ; |sim_square|square:inst1|st_square.sLG8c~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG5c~feeder                    ; |sim_square|square:inst1|st_square.sLG5c~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG3c~feeder                    ; |sim_square|square:inst1|st_square.sLG3c~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG4c~feeder                    ; |sim_square|square:inst1|st_square.sLG4c~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG1c~feeder                    ; |sim_square|square:inst1|st_square.sLG1c~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG2c~feeder                    ; |sim_square|square:inst1|st_square.sLG2c~feeder                    ; combout          ;
; |sim_square|square:inst1|st_square.sLG0c~feeder                    ; |sim_square|square:inst1|st_square.sLG0c~feeder                    ; combout          ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |sim_square|square:inst1|LG0_INT[2]                             ; |sim_square|square:inst1|LG0_INT[2]                             ; regout           ;
; |sim_square|square:inst1|LG0_INT[1]                             ; |sim_square|square:inst1|LG0_INT[1]                             ; regout           ;
; |sim_square|square:inst1|LG0_INT[0]                             ; |sim_square|square:inst1|LG0_INT[0]                             ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[6]          ; |sim_square|Board_status_Memory:inst4|delay_counter[6]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[7]          ; |sim_square|Board_status_Memory:inst4|delay_counter[7]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[8]          ; |sim_square|Board_status_Memory:inst4|delay_counter[8]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[9]          ; |sim_square|Board_status_Memory:inst4|delay_counter[9]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[10]         ; |sim_square|Board_status_Memory:inst4|delay_counter[10]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[11]         ; |sim_square|Board_status_Memory:inst4|delay_counter[11]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[12]         ; |sim_square|Board_status_Memory:inst4|delay_counter[12]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[13]         ; |sim_square|Board_status_Memory:inst4|delay_counter[13]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[14]         ; |sim_square|Board_status_Memory:inst4|delay_counter[14]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[15]         ; |sim_square|Board_status_Memory:inst4|delay_counter[15]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[16]         ; |sim_square|Board_status_Memory:inst4|delay_counter[16]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[17]         ; |sim_square|Board_status_Memory:inst4|delay_counter[17]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[18]         ; |sim_square|Board_status_Memory:inst4|delay_counter[18]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[19]         ; |sim_square|Board_status_Memory:inst4|delay_counter[19]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[20]         ; |sim_square|Board_status_Memory:inst4|delay_counter[20]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[21]         ; |sim_square|Board_status_Memory:inst4|delay_counter[21]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[22]         ; |sim_square|Board_status_Memory:inst4|delay_counter[22]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[23]         ; |sim_square|Board_status_Memory:inst4|delay_counter[23]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[24]         ; |sim_square|Board_status_Memory:inst4|delay_counter[24]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[25]         ; |sim_square|Board_status_Memory:inst4|delay_counter[25]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[26]         ; |sim_square|Board_status_Memory:inst4|delay_counter[26]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[6]~39       ; |sim_square|Board_status_Memory:inst4|delay_counter[6]~40       ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[7]~42       ; |sim_square|Board_status_Memory:inst4|delay_counter[7]~42       ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[7]~42       ; |sim_square|Board_status_Memory:inst4|delay_counter[7]~43       ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[8]~44       ; |sim_square|Board_status_Memory:inst4|delay_counter[8]~44       ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[8]~44       ; |sim_square|Board_status_Memory:inst4|delay_counter[8]~45       ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[9]~46       ; |sim_square|Board_status_Memory:inst4|delay_counter[9]~46       ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[9]~46       ; |sim_square|Board_status_Memory:inst4|delay_counter[9]~47       ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[10]~48      ; |sim_square|Board_status_Memory:inst4|delay_counter[10]~48      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[10]~48      ; |sim_square|Board_status_Memory:inst4|delay_counter[10]~49      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[11]~50      ; |sim_square|Board_status_Memory:inst4|delay_counter[11]~50      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[11]~50      ; |sim_square|Board_status_Memory:inst4|delay_counter[11]~51      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[12]~52      ; |sim_square|Board_status_Memory:inst4|delay_counter[12]~52      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[12]~52      ; |sim_square|Board_status_Memory:inst4|delay_counter[12]~53      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[13]~54      ; |sim_square|Board_status_Memory:inst4|delay_counter[13]~54      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[13]~54      ; |sim_square|Board_status_Memory:inst4|delay_counter[13]~55      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[14]~56      ; |sim_square|Board_status_Memory:inst4|delay_counter[14]~56      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[14]~56      ; |sim_square|Board_status_Memory:inst4|delay_counter[14]~57      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[15]~58      ; |sim_square|Board_status_Memory:inst4|delay_counter[15]~58      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[15]~58      ; |sim_square|Board_status_Memory:inst4|delay_counter[15]~59      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[16]~60      ; |sim_square|Board_status_Memory:inst4|delay_counter[16]~60      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[16]~60      ; |sim_square|Board_status_Memory:inst4|delay_counter[16]~61      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[17]~62      ; |sim_square|Board_status_Memory:inst4|delay_counter[17]~62      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[17]~62      ; |sim_square|Board_status_Memory:inst4|delay_counter[17]~63      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[18]~64      ; |sim_square|Board_status_Memory:inst4|delay_counter[18]~64      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[18]~64      ; |sim_square|Board_status_Memory:inst4|delay_counter[18]~65      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[19]~66      ; |sim_square|Board_status_Memory:inst4|delay_counter[19]~66      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[19]~66      ; |sim_square|Board_status_Memory:inst4|delay_counter[19]~67      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[20]~68      ; |sim_square|Board_status_Memory:inst4|delay_counter[20]~68      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[20]~68      ; |sim_square|Board_status_Memory:inst4|delay_counter[20]~69      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[21]~70      ; |sim_square|Board_status_Memory:inst4|delay_counter[21]~70      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[21]~70      ; |sim_square|Board_status_Memory:inst4|delay_counter[21]~71      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[22]~72      ; |sim_square|Board_status_Memory:inst4|delay_counter[22]~72      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[22]~72      ; |sim_square|Board_status_Memory:inst4|delay_counter[22]~73      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[23]~74      ; |sim_square|Board_status_Memory:inst4|delay_counter[23]~74      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[23]~74      ; |sim_square|Board_status_Memory:inst4|delay_counter[23]~75      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[24]~76      ; |sim_square|Board_status_Memory:inst4|delay_counter[24]~76      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[24]~76      ; |sim_square|Board_status_Memory:inst4|delay_counter[24]~77      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[25]~78      ; |sim_square|Board_status_Memory:inst4|delay_counter[25]~78      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[25]~78      ; |sim_square|Board_status_Memory:inst4|delay_counter[25]~79      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[26]~80      ; |sim_square|Board_status_Memory:inst4|delay_counter[26]~80      ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC[13]                  ; |sim_square|Board_status_Memory:inst4|SYNC[13]                  ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[12]                  ; |sim_square|Board_status_Memory:inst4|SYNC[12]                  ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[10]                  ; |sim_square|Board_status_Memory:inst4|SYNC[10]                  ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[9]                   ; |sim_square|Board_status_Memory:inst4|SYNC[9]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[8]                   ; |sim_square|Board_status_Memory:inst4|SYNC[8]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[7]                   ; |sim_square|Board_status_Memory:inst4|SYNC[7]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[5]                   ; |sim_square|Board_status_Memory:inst4|SYNC[5]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[1]                   ; |sim_square|Board_status_Memory:inst4|SYNC[1]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[0]                   ; |sim_square|Board_status_Memory:inst4|SYNC[0]                   ; regout           ;
; |sim_square|Boards_Memory:inst8|current_counter_taulell[1]      ; |sim_square|Boards_Memory:inst8|current_counter_taulell[1]      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector88~0                    ; |sim_square|Boards_Memory:inst8|Selector88~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|current_counter_taulell[0]      ; |sim_square|Boards_Memory:inst8|current_counter_taulell[0]      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector89~0                    ; |sim_square|Boards_Memory:inst8|Selector89~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|current_counter_taulell[2]      ; |sim_square|Boards_Memory:inst8|current_counter_taulell[2]      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector87~0                    ; |sim_square|Boards_Memory:inst8|Selector87~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~4                           ; |sim_square|Boards_Memory:inst8|ROM~4                           ; combout          ;
; |sim_square|Boards_Memory:inst8|col_2[3]                        ; |sim_square|Boards_Memory:inst8|col_2[3]                        ; regout           ;
; |sim_square|Boards_Memory:inst8|Mux0~7                          ; |sim_square|Boards_Memory:inst8|Mux0~7                          ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~5                           ; |sim_square|Boards_Memory:inst8|ROM~5                           ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~6                           ; |sim_square|Boards_Memory:inst8|ROM~6                           ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~7                           ; |sim_square|Boards_Memory:inst8|ROM~7                           ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~8                           ; |sim_square|Boards_Memory:inst8|ROM~8                           ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~14                         ; |sim_square|Boards_Memory:inst8|Mux0~14                         ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~16                         ; |sim_square|Boards_Memory:inst8|Mux0~16                         ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~9                           ; |sim_square|Boards_Memory:inst8|ROM~9                           ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~10                          ; |sim_square|Boards_Memory:inst8|ROM~10                          ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~11                          ; |sim_square|Boards_Memory:inst8|ROM~11                          ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~12                          ; |sim_square|Boards_Memory:inst8|ROM~12                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~34                         ; |sim_square|Boards_Memory:inst8|Mux0~34                         ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~35                         ; |sim_square|Boards_Memory:inst8|Mux0~35                         ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~13                          ; |sim_square|Boards_Memory:inst8|ROM~13                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~37                         ; |sim_square|Boards_Memory:inst8|Mux0~37                         ; combout          ;
; |sim_square|Boards_Memory:inst8|row_2[3]                        ; |sim_square|Boards_Memory:inst8|row_2[3]                        ; regout           ;
; |sim_square|Boards_Memory:inst8|Mux0~40                         ; |sim_square|Boards_Memory:inst8|Mux0~40                         ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux2~1                          ; |sim_square|Boards_Memory:inst8|Mux2~1                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~54                         ; |sim_square|Boards_Memory:inst8|Mux0~54                         ; combout          ;
; |sim_square|square:inst1|LG12_INT[2]                            ; |sim_square|square:inst1|LG12_INT[2]                            ; regout           ;
; |sim_square|square:inst1|LG13_INT[2]                            ; |sim_square|square:inst1|LG13_INT[2]                            ; regout           ;
; |sim_square|square:inst1|Selector9~1                            ; |sim_square|square:inst1|Selector9~1                            ; combout          ;
; |sim_square|square:inst1|LG10_INT[2]                            ; |sim_square|square:inst1|LG10_INT[2]                            ; regout           ;
; |sim_square|square:inst1|LG8_INT[2]                             ; |sim_square|square:inst1|LG8_INT[2]                             ; regout           ;
; |sim_square|square:inst1|LG9_INT[2]                             ; |sim_square|square:inst1|LG9_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~3                            ; |sim_square|square:inst1|Selector9~3                            ; combout          ;
; |sim_square|square:inst1|LG6_INT[2]                             ; |sim_square|square:inst1|LG6_INT[2]                             ; regout           ;
; |sim_square|square:inst1|LG7_INT[2]                             ; |sim_square|square:inst1|LG7_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~5                            ; |sim_square|square:inst1|Selector9~5                            ; combout          ;
; |sim_square|square:inst1|LG5_INT[2]                             ; |sim_square|square:inst1|LG5_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~6                            ; |sim_square|square:inst1|Selector9~6                            ; combout          ;
; |sim_square|square:inst1|LG4_INT[2]                             ; |sim_square|square:inst1|LG4_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~7                            ; |sim_square|square:inst1|Selector9~7                            ; combout          ;
; |sim_square|square:inst1|LG2_INT[2]                             ; |sim_square|square:inst1|LG2_INT[2]                             ; regout           ;
; |sim_square|square:inst1|LG3_INT[2]                             ; |sim_square|square:inst1|LG3_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~8                            ; |sim_square|square:inst1|Selector9~8                            ; combout          ;
; |sim_square|square:inst1|LG1_INT[2]                             ; |sim_square|square:inst1|LG1_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~9                            ; |sim_square|square:inst1|Selector9~9                            ; combout          ;
; |sim_square|square:inst1|LG12_INT[1]                            ; |sim_square|square:inst1|LG12_INT[1]                            ; regout           ;
; |sim_square|square:inst1|LG13_INT[1]                            ; |sim_square|square:inst1|LG13_INT[1]                            ; regout           ;
; |sim_square|square:inst1|Selector10~1                           ; |sim_square|square:inst1|Selector10~1                           ; combout          ;
; |sim_square|square:inst1|LG10_INT[1]                            ; |sim_square|square:inst1|LG10_INT[1]                            ; regout           ;
; |sim_square|square:inst1|LG11_INT[1]                            ; |sim_square|square:inst1|LG11_INT[1]                            ; regout           ;
; |sim_square|square:inst1|Selector10~2                           ; |sim_square|square:inst1|Selector10~2                           ; combout          ;
; |sim_square|square:inst1|LG8_INT[1]                             ; |sim_square|square:inst1|LG8_INT[1]                             ; regout           ;
; |sim_square|square:inst1|LG9_INT[1]                             ; |sim_square|square:inst1|LG9_INT[1]                             ; regout           ;
; |sim_square|square:inst1|Selector10~3                           ; |sim_square|square:inst1|Selector10~3                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[1]                             ; |sim_square|square:inst1|LG7_INT[1]                             ; regout           ;
; |sim_square|square:inst1|LG5_INT[1]                             ; |sim_square|square:inst1|LG5_INT[1]                             ; regout           ;
; |sim_square|square:inst1|Selector10~6                           ; |sim_square|square:inst1|Selector10~6                           ; combout          ;
; |sim_square|square:inst1|LG2_INT[1]                             ; |sim_square|square:inst1|LG2_INT[1]                             ; regout           ;
; |sim_square|square:inst1|LG3_INT[1]                             ; |sim_square|square:inst1|LG3_INT[1]                             ; regout           ;
; |sim_square|square:inst1|Selector10~8                           ; |sim_square|square:inst1|Selector10~8                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[1]                             ; |sim_square|square:inst1|LG1_INT[1]                             ; regout           ;
; |sim_square|square:inst1|Selector10~9                           ; |sim_square|square:inst1|Selector10~9                           ; combout          ;
; |sim_square|square:inst1|LG12_INT[0]                            ; |sim_square|square:inst1|LG12_INT[0]                            ; regout           ;
; |sim_square|square:inst1|LG13_INT[0]                            ; |sim_square|square:inst1|LG13_INT[0]                            ; regout           ;
; |sim_square|square:inst1|Selector11~1                           ; |sim_square|square:inst1|Selector11~1                           ; combout          ;
; |sim_square|square:inst1|LG10_INT[0]                            ; |sim_square|square:inst1|LG10_INT[0]                            ; regout           ;
; |sim_square|square:inst1|LG8_INT[0]                             ; |sim_square|square:inst1|LG8_INT[0]                             ; regout           ;
; |sim_square|square:inst1|LG9_INT[0]                             ; |sim_square|square:inst1|LG9_INT[0]                             ; regout           ;
; |sim_square|square:inst1|Selector11~3                           ; |sim_square|square:inst1|Selector11~3                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[0]                             ; |sim_square|square:inst1|LG7_INT[0]                             ; regout           ;
; |sim_square|square:inst1|LG4_INT[0]                             ; |sim_square|square:inst1|LG4_INT[0]                             ; regout           ;
; |sim_square|square:inst1|Selector11~6                           ; |sim_square|square:inst1|Selector11~6                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[0]                             ; |sim_square|square:inst1|LG5_INT[0]                             ; regout           ;
; |sim_square|square:inst1|LG1_INT[0]                             ; |sim_square|square:inst1|LG1_INT[0]                             ; regout           ;
; |sim_square|square:inst1|Selector11~9                           ; |sim_square|square:inst1|Selector11~9                           ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[14]         ; |sim_square|Board_status_Memory:inst4|Card_2_number[14]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[13]         ; |sim_square|Board_status_Memory:inst4|Card_2_number[13]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[9]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[9]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[8]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[8]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal18~0                 ; |sim_square|Board_status_Memory:inst4|Equal18~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[1]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[1]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[0]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[0]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[2]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[2]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[5]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[5]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[7]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[7]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[4]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[4]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[10]         ; |sim_square|Board_status_Memory:inst4|Card_2_number[10]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[12]         ; |sim_square|Board_status_Memory:inst4|Card_2_number[12]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[9]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[9]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[8]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[8]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal17~0                 ; |sim_square|Board_status_Memory:inst4|Equal17~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[3]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[3]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[5]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[5]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[1]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[1]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[0]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[0]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[10]         ; |sim_square|Board_status_Memory:inst4|Card_1_number[10]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[13]         ; |sim_square|Board_status_Memory:inst4|Card_1_number[13]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[12]         ; |sim_square|Board_status_Memory:inst4|Card_1_number[12]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[7]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[7]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[6]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[6]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|process_0~6               ; |sim_square|Board_status_Memory:inst4|process_0~6               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector33~1              ; |sim_square|Board_status_Memory:inst4|Selector33~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~1                ; |sim_square|Board_status_Memory:inst4|Decoder1~1                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~2                ; |sim_square|Board_status_Memory:inst4|Decoder0~2                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~1              ; |sim_square|Board_status_Memory:inst4|Selector34~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~2              ; |sim_square|Board_status_Memory:inst4|Selector34~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~3              ; |sim_square|Board_status_Memory:inst4|Selector34~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~4              ; |sim_square|Board_status_Memory:inst4|Selector34~4              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~3                ; |sim_square|Board_status_Memory:inst4|Decoder1~3                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~7              ; |sim_square|Board_status_Memory:inst4|Selector35~7              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~9              ; |sim_square|Board_status_Memory:inst4|Selector35~9              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~5                ; |sim_square|Board_status_Memory:inst4|Decoder1~5                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector37~1              ; |sim_square|Board_status_Memory:inst4|Selector37~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector37~2              ; |sim_square|Board_status_Memory:inst4|Selector37~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector37~3              ; |sim_square|Board_status_Memory:inst4|Selector37~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~6                ; |sim_square|Board_status_Memory:inst4|Decoder0~6                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~1              ; |sim_square|Board_status_Memory:inst4|Selector38~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~2              ; |sim_square|Board_status_Memory:inst4|Selector38~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~4              ; |sim_square|Board_status_Memory:inst4|Selector38~4              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~5              ; |sim_square|Board_status_Memory:inst4|Selector38~5              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector39~0              ; |sim_square|Board_status_Memory:inst4|Selector39~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector39~1              ; |sim_square|Board_status_Memory:inst4|Selector39~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~7                ; |sim_square|Board_status_Memory:inst4|Decoder1~7                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector39~3              ; |sim_square|Board_status_Memory:inst4|Selector39~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC~0                    ; |sim_square|Board_status_Memory:inst4|SYNC~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC~1                    ; |sim_square|Board_status_Memory:inst4|SYNC~1                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC~2                    ; |sim_square|Board_status_Memory:inst4|SYNC~2                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector40~0              ; |sim_square|Board_status_Memory:inst4|Selector40~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~8                ; |sim_square|Board_status_Memory:inst4|Decoder0~8                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~8                ; |sim_square|Board_status_Memory:inst4|Decoder1~8                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector40~2              ; |sim_square|Board_status_Memory:inst4|Selector40~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector41~1              ; |sim_square|Board_status_Memory:inst4|Selector41~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~9                ; |sim_square|Board_status_Memory:inst4|Decoder0~9                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector42~0              ; |sim_square|Board_status_Memory:inst4|Selector42~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector42~1              ; |sim_square|Board_status_Memory:inst4|Selector42~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~10               ; |sim_square|Board_status_Memory:inst4|Decoder0~10               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~10               ; |sim_square|Board_status_Memory:inst4|Decoder1~10               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector42~3              ; |sim_square|Board_status_Memory:inst4|Selector42~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector43~2              ; |sim_square|Board_status_Memory:inst4|Selector43~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal17~6                 ; |sim_square|Board_status_Memory:inst4|Equal17~6                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~11               ; |sim_square|Board_status_Memory:inst4|Decoder1~11               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector44~0              ; |sim_square|Board_status_Memory:inst4|Selector44~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector45~0              ; |sim_square|Board_status_Memory:inst4|Selector45~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~5     ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~5     ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector46~2              ; |sim_square|Board_status_Memory:inst4|Selector46~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~14               ; |sim_square|Board_status_Memory:inst4|Decoder0~14               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~14               ; |sim_square|Board_status_Memory:inst4|Decoder1~14               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector46~4              ; |sim_square|Board_status_Memory:inst4|Selector46~4              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector47~0              ; |sim_square|Board_status_Memory:inst4|Selector47~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector47~2              ; |sim_square|Board_status_Memory:inst4|Selector47~2              ; combout          ;
; |sim_square|Game_Module:inst2|keycode_int[3]                    ; |sim_square|Game_Module:inst2|keycode_int[3]                    ; regout           ;
; |sim_square|Game_Module:inst2|keycode_int[7]                    ; |sim_square|Game_Module:inst2|keycode_int[7]                    ; regout           ;
; |sim_square|Game_Module:inst2|keycode_out[3]                    ; |sim_square|Game_Module:inst2|keycode_out[3]                    ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[3]             ; |sim_square|Boards_Memory:inst8|keycode_anterior[3]             ; regout           ;
; |sim_square|Game_Module:inst2|keycode_out[7]                    ; |sim_square|Game_Module:inst2|keycode_out[7]                    ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[7]             ; |sim_square|Boards_Memory:inst8|keycode_anterior[7]             ; regout           ;
; |sim_square|Boards_Memory:inst8|row_2[31]                       ; |sim_square|Boards_Memory:inst8|row_2[31]                       ; regout           ;
; |sim_square|Boards_Memory:inst8|row_int[2]~0                    ; |sim_square|Boards_Memory:inst8|row_int[2]~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|col_int[3]                      ; |sim_square|Boards_Memory:inst8|col_int[3]                      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector60~0                    ; |sim_square|Boards_Memory:inst8|Selector60~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|row_int[3]                      ; |sim_square|Boards_Memory:inst8|row_int[3]                      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector28~0                    ; |sim_square|Boards_Memory:inst8|Selector28~0                    ; combout          ;
; |sim_square|square:inst1|LG12_INT[2]~2                          ; |sim_square|square:inst1|LG12_INT[2]~2                          ; combout          ;
; |sim_square|square:inst1|LG13_INT[2]~2                          ; |sim_square|square:inst1|LG13_INT[2]~2                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[2]~2                          ; |sim_square|square:inst1|LG10_INT[2]~2                          ; combout          ;
; |sim_square|square:inst1|LG8_INT[2]~2                           ; |sim_square|square:inst1|LG8_INT[2]~2                           ; combout          ;
; |sim_square|square:inst1|LG9_INT[2]~2                           ; |sim_square|square:inst1|LG9_INT[2]~2                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[2]~2                           ; |sim_square|square:inst1|LG7_INT[2]~2                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[2]~2                           ; |sim_square|square:inst1|LG5_INT[2]~2                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[2]~3                           ; |sim_square|square:inst1|LG1_INT[2]~3                           ; combout          ;
; |sim_square|square:inst1|LG12_INT[1]~3                          ; |sim_square|square:inst1|LG12_INT[1]~3                          ; combout          ;
; |sim_square|square:inst1|LG13_INT[1]~3                          ; |sim_square|square:inst1|LG13_INT[1]~3                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[1]~3                          ; |sim_square|square:inst1|LG10_INT[1]~3                          ; combout          ;
; |sim_square|square:inst1|LG8_INT[1]~3                           ; |sim_square|square:inst1|LG8_INT[1]~3                           ; combout          ;
; |sim_square|square:inst1|LG9_INT[1]~3                           ; |sim_square|square:inst1|LG9_INT[1]~3                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[1]~3                           ; |sim_square|square:inst1|LG7_INT[1]~3                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[1]~3                           ; |sim_square|square:inst1|LG5_INT[1]~3                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[1]~5                           ; |sim_square|square:inst1|LG1_INT[1]~5                           ; combout          ;
; |sim_square|square:inst1|LG12_INT[0]~4                          ; |sim_square|square:inst1|LG12_INT[0]~4                          ; combout          ;
; |sim_square|square:inst1|LG13_INT[0]~4                          ; |sim_square|square:inst1|LG13_INT[0]~4                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[0]~4                          ; |sim_square|square:inst1|LG10_INT[0]~4                          ; combout          ;
; |sim_square|square:inst1|LG8_INT[0]~4                           ; |sim_square|square:inst1|LG8_INT[0]~4                           ; combout          ;
; |sim_square|square:inst1|LG9_INT[0]~4                           ; |sim_square|square:inst1|LG9_INT[0]~4                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[0]~4                           ; |sim_square|square:inst1|LG7_INT[0]~4                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[0]~4                           ; |sim_square|square:inst1|LG5_INT[0]~4                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[0]~7                           ; |sim_square|square:inst1|LG1_INT[0]~7                           ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~0               ; |sim_square|Board_status_Memory:inst4|LessThan0~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~1               ; |sim_square|Board_status_Memory:inst4|LessThan0~1               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~4               ; |sim_square|Board_status_Memory:inst4|LessThan0~4               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~5               ; |sim_square|Board_status_Memory:inst4|LessThan0~5               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~6               ; |sim_square|Board_status_Memory:inst4|LessThan0~6               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~7               ; |sim_square|Board_status_Memory:inst4|LessThan0~7               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_number~0           ; |sim_square|Board_status_Memory:inst4|Card_2_number~0           ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector17~1              ; |sim_square|Board_status_Memory:inst4|Selector17~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~11                  ; |sim_square|Board_status_Memory:inst4|Mux17~11                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~13                  ; |sim_square|Board_status_Memory:inst4|Mux17~13                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector17~2              ; |sim_square|Board_status_Memory:inst4|Selector17~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector18~0              ; |sim_square|Board_status_Memory:inst4|Selector18~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux19~0                   ; |sim_square|Board_status_Memory:inst4|Mux19~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux18~0                   ; |sim_square|Board_status_Memory:inst4|Mux18~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector18~1              ; |sim_square|Board_status_Memory:inst4|Selector18~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal9~0                  ; |sim_square|Board_status_Memory:inst4|Equal9~0                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector22~0              ; |sim_square|Board_status_Memory:inst4|Selector22~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~0                   ; |sim_square|Board_status_Memory:inst4|Mux22~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~3                   ; |sim_square|Board_status_Memory:inst4|Mux22~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector22~1              ; |sim_square|Board_status_Memory:inst4|Selector22~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal8~0                  ; |sim_square|Board_status_Memory:inst4|Equal8~0                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector23~0              ; |sim_square|Board_status_Memory:inst4|Selector23~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~0                   ; |sim_square|Board_status_Memory:inst4|Mux23~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~3                   ; |sim_square|Board_status_Memory:inst4|Mux23~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector23~1              ; |sim_square|Board_status_Memory:inst4|Selector23~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector30~0              ; |sim_square|Board_status_Memory:inst4|Selector30~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~0                   ; |sim_square|Board_status_Memory:inst4|Mux30~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~3                   ; |sim_square|Board_status_Memory:inst4|Mux30~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector30~1              ; |sim_square|Board_status_Memory:inst4|Selector30~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector31~0              ; |sim_square|Board_status_Memory:inst4|Selector31~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~0                   ; |sim_square|Board_status_Memory:inst4|Mux31~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~1                   ; |sim_square|Board_status_Memory:inst4|Mux31~1                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~3                   ; |sim_square|Board_status_Memory:inst4|Mux31~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~4                   ; |sim_square|Board_status_Memory:inst4|Mux31~4                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector31~1              ; |sim_square|Board_status_Memory:inst4|Selector31~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector29~0              ; |sim_square|Board_status_Memory:inst4|Selector29~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~1                   ; |sim_square|Board_status_Memory:inst4|Mux21~1                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux29~4                   ; |sim_square|Board_status_Memory:inst4|Mux29~4                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector29~1              ; |sim_square|Board_status_Memory:inst4|Selector29~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector26~0              ; |sim_square|Board_status_Memory:inst4|Selector26~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~0                   ; |sim_square|Board_status_Memory:inst4|Mux26~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~3                   ; |sim_square|Board_status_Memory:inst4|Mux26~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector26~1              ; |sim_square|Board_status_Memory:inst4|Selector26~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector24~0              ; |sim_square|Board_status_Memory:inst4|Selector24~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector24~1              ; |sim_square|Board_status_Memory:inst4|Selector24~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector27~0              ; |sim_square|Board_status_Memory:inst4|Selector27~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~0                   ; |sim_square|Board_status_Memory:inst4|Mux27~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~3                   ; |sim_square|Board_status_Memory:inst4|Mux27~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector27~1              ; |sim_square|Board_status_Memory:inst4|Selector27~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal10~0                 ; |sim_square|Board_status_Memory:inst4|Equal10~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector21~0              ; |sim_square|Board_status_Memory:inst4|Selector21~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~2                   ; |sim_square|Board_status_Memory:inst4|Mux21~2                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~3                   ; |sim_square|Board_status_Memory:inst4|Mux21~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~4                   ; |sim_square|Board_status_Memory:inst4|Mux21~4                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector21~1              ; |sim_square|Board_status_Memory:inst4|Selector21~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal12~3                 ; |sim_square|Board_status_Memory:inst4|Equal12~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~0              ; |sim_square|Board_status_Memory:inst4|Selector19~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux19~1                   ; |sim_square|Board_status_Memory:inst4|Mux19~1                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~3              ; |sim_square|Board_status_Memory:inst4|Selector19~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~4              ; |sim_square|Board_status_Memory:inst4|Selector19~4              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~5              ; |sim_square|Board_status_Memory:inst4|Selector19~5              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector6~0               ; |sim_square|Board_status_Memory:inst4|Selector6~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector7~0               ; |sim_square|Board_status_Memory:inst4|Selector7~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector12~0              ; |sim_square|Board_status_Memory:inst4|Selector12~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector10~0              ; |sim_square|Board_status_Memory:inst4|Selector10~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector14~0              ; |sim_square|Board_status_Memory:inst4|Selector14~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector15~0              ; |sim_square|Board_status_Memory:inst4|Selector15~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector5~0               ; |sim_square|Board_status_Memory:inst4|Selector5~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector2~0               ; |sim_square|Board_status_Memory:inst4|Selector2~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector3~0               ; |sim_square|Board_status_Memory:inst4|Selector3~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector8~0               ; |sim_square|Board_status_Memory:inst4|Selector8~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector9~0               ; |sim_square|Board_status_Memory:inst4|Selector9~0               ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~3                     ; |sim_square|Game_Module:inst2|keycode_out~3                     ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~7                     ; |sim_square|Game_Module:inst2|keycode_out~7                     ; combout          ;
; |sim_square|Game_Module:inst2|Selector10~0                      ; |sim_square|Game_Module:inst2|Selector10~0                      ; combout          ;
; |sim_square|Game_Module:inst2|Selector6~1                       ; |sim_square|Game_Module:inst2|Selector6~1                       ; combout          ;
; |sim_square|Boards_Memory:inst8|row_2[31]~0                     ; |sim_square|Boards_Memory:inst8|row_2[31]~0                     ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector68~0                    ; |sim_square|Boards_Memory:inst8|Selector68~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector64~0                    ; |sim_square|Boards_Memory:inst8|Selector64~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~14                          ; |sim_square|Boards_Memory:inst8|ROM~14                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~56                         ; |sim_square|Boards_Memory:inst8|Mux0~56                         ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~57                         ; |sim_square|Boards_Memory:inst8|Mux0~57                         ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~10             ; |sim_square|Board_status_Memory:inst4|Selector35~10             ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~12             ; |sim_square|Board_status_Memory:inst4|Selector35~12             ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector46~5              ; |sim_square|Board_status_Memory:inst4|Selector46~5              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal13~5                 ; |sim_square|Board_status_Memory:inst4|Equal13~5                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal5~5                  ; |sim_square|Board_status_Memory:inst4|Equal5~5                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux24~2                   ; |sim_square|Board_status_Memory:inst4|Mux24~2                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~14                  ; |sim_square|Board_status_Memory:inst4|Mux17~14                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~6                   ; |sim_square|Board_status_Memory:inst4|Mux22~6                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux18~2                   ; |sim_square|Board_status_Memory:inst4|Mux18~2                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux24~4                   ; |sim_square|Board_status_Memory:inst4|Mux24~4                   ; combout          ;
; |sim_square|square:inst1|LG14_INT[3]~5                          ; |sim_square|square:inst1|LG14_INT[3]~5                          ; combout          ;
; |sim_square|square:inst1|LG13_INT[3]~5                          ; |sim_square|square:inst1|LG13_INT[3]~5                          ; combout          ;
; |sim_square|square:inst1|LG12_INT[3]~5                          ; |sim_square|square:inst1|LG12_INT[3]~5                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[3]~5                          ; |sim_square|square:inst1|LG10_INT[3]~5                          ; combout          ;
; |sim_square|square:inst1|LG9_INT[3]~5                           ; |sim_square|square:inst1|LG9_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG8_INT[3]~5                           ; |sim_square|square:inst1|LG8_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[3]~5                           ; |sim_square|square:inst1|LG7_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[3]~5                           ; |sim_square|square:inst1|LG5_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG3_INT[3]~5                           ; |sim_square|square:inst1|LG3_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG2_INT[3]~5                           ; |sim_square|square:inst1|LG2_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[3]~8                           ; |sim_square|square:inst1|LG1_INT[3]~8                           ; combout          ;
; |sim_square|SYNC[13]                                            ; |sim_square|SYNC[13]                                            ; padio            ;
; |sim_square|SYNC[12]                                            ; |sim_square|SYNC[12]                                            ; padio            ;
; |sim_square|SYNC[10]                                            ; |sim_square|SYNC[10]                                            ; padio            ;
; |sim_square|SYNC[9]                                             ; |sim_square|SYNC[9]                                             ; padio            ;
; |sim_square|SYNC[8]                                             ; |sim_square|SYNC[8]                                             ; padio            ;
; |sim_square|SYNC[7]                                             ; |sim_square|SYNC[7]                                             ; padio            ;
; |sim_square|SYNC[5]                                             ; |sim_square|SYNC[5]                                             ; padio            ;
; |sim_square|SYNC[1]                                             ; |sim_square|SYNC[1]                                             ; padio            ;
; |sim_square|SYNC[0]                                             ; |sim_square|SYNC[0]                                             ; padio            ;
; |sim_square|counter_taulell[1]                                  ; |sim_square|counter_taulell[1]~corein                           ; combout          ;
; |sim_square|counter_taulell[0]                                  ; |sim_square|counter_taulell[0]~corein                           ; combout          ;
; |sim_square|counter_taulell[2]                                  ; |sim_square|counter_taulell[2]~corein                           ; combout          ;
; |sim_square|keycode[7]                                          ; |sim_square|keycode[7]~corein                                   ; combout          ;
; |sim_square|keycode[3]                                          ; |sim_square|keycode[3]~corein                                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.init~feeder ; |sim_square|Board_status_Memory:inst4|current_state.init~feeder ; combout          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |sim_square|square:inst1|LG0_INT[2]                             ; |sim_square|square:inst1|LG0_INT[2]                             ; regout           ;
; |sim_square|square:inst1|LG0_INT[1]                             ; |sim_square|square:inst1|LG0_INT[1]                             ; regout           ;
; |sim_square|square:inst1|LG0_INT[0]                             ; |sim_square|square:inst1|LG0_INT[0]                             ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[6]          ; |sim_square|Board_status_Memory:inst4|delay_counter[6]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[7]          ; |sim_square|Board_status_Memory:inst4|delay_counter[7]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[8]          ; |sim_square|Board_status_Memory:inst4|delay_counter[8]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[9]          ; |sim_square|Board_status_Memory:inst4|delay_counter[9]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[10]         ; |sim_square|Board_status_Memory:inst4|delay_counter[10]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[11]         ; |sim_square|Board_status_Memory:inst4|delay_counter[11]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[12]         ; |sim_square|Board_status_Memory:inst4|delay_counter[12]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[13]         ; |sim_square|Board_status_Memory:inst4|delay_counter[13]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[14]         ; |sim_square|Board_status_Memory:inst4|delay_counter[14]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[15]         ; |sim_square|Board_status_Memory:inst4|delay_counter[15]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[16]         ; |sim_square|Board_status_Memory:inst4|delay_counter[16]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[17]         ; |sim_square|Board_status_Memory:inst4|delay_counter[17]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[18]         ; |sim_square|Board_status_Memory:inst4|delay_counter[18]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[19]         ; |sim_square|Board_status_Memory:inst4|delay_counter[19]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[20]         ; |sim_square|Board_status_Memory:inst4|delay_counter[20]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[21]         ; |sim_square|Board_status_Memory:inst4|delay_counter[21]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[22]         ; |sim_square|Board_status_Memory:inst4|delay_counter[22]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[23]         ; |sim_square|Board_status_Memory:inst4|delay_counter[23]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[24]         ; |sim_square|Board_status_Memory:inst4|delay_counter[24]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[25]         ; |sim_square|Board_status_Memory:inst4|delay_counter[25]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[26]         ; |sim_square|Board_status_Memory:inst4|delay_counter[26]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|delay_counter[6]~39       ; |sim_square|Board_status_Memory:inst4|delay_counter[6]~40       ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[7]~42       ; |sim_square|Board_status_Memory:inst4|delay_counter[7]~42       ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[7]~42       ; |sim_square|Board_status_Memory:inst4|delay_counter[7]~43       ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[8]~44       ; |sim_square|Board_status_Memory:inst4|delay_counter[8]~44       ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[8]~44       ; |sim_square|Board_status_Memory:inst4|delay_counter[8]~45       ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[9]~46       ; |sim_square|Board_status_Memory:inst4|delay_counter[9]~46       ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[9]~46       ; |sim_square|Board_status_Memory:inst4|delay_counter[9]~47       ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[10]~48      ; |sim_square|Board_status_Memory:inst4|delay_counter[10]~48      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[10]~48      ; |sim_square|Board_status_Memory:inst4|delay_counter[10]~49      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[11]~50      ; |sim_square|Board_status_Memory:inst4|delay_counter[11]~50      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[11]~50      ; |sim_square|Board_status_Memory:inst4|delay_counter[11]~51      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[12]~52      ; |sim_square|Board_status_Memory:inst4|delay_counter[12]~52      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[12]~52      ; |sim_square|Board_status_Memory:inst4|delay_counter[12]~53      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[13]~54      ; |sim_square|Board_status_Memory:inst4|delay_counter[13]~54      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[13]~54      ; |sim_square|Board_status_Memory:inst4|delay_counter[13]~55      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[14]~56      ; |sim_square|Board_status_Memory:inst4|delay_counter[14]~56      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[14]~56      ; |sim_square|Board_status_Memory:inst4|delay_counter[14]~57      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[15]~58      ; |sim_square|Board_status_Memory:inst4|delay_counter[15]~58      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[15]~58      ; |sim_square|Board_status_Memory:inst4|delay_counter[15]~59      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[16]~60      ; |sim_square|Board_status_Memory:inst4|delay_counter[16]~60      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[16]~60      ; |sim_square|Board_status_Memory:inst4|delay_counter[16]~61      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[17]~62      ; |sim_square|Board_status_Memory:inst4|delay_counter[17]~62      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[17]~62      ; |sim_square|Board_status_Memory:inst4|delay_counter[17]~63      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[18]~64      ; |sim_square|Board_status_Memory:inst4|delay_counter[18]~64      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[18]~64      ; |sim_square|Board_status_Memory:inst4|delay_counter[18]~65      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[19]~66      ; |sim_square|Board_status_Memory:inst4|delay_counter[19]~66      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[19]~66      ; |sim_square|Board_status_Memory:inst4|delay_counter[19]~67      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[20]~68      ; |sim_square|Board_status_Memory:inst4|delay_counter[20]~68      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[20]~68      ; |sim_square|Board_status_Memory:inst4|delay_counter[20]~69      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[21]~70      ; |sim_square|Board_status_Memory:inst4|delay_counter[21]~70      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[21]~70      ; |sim_square|Board_status_Memory:inst4|delay_counter[21]~71      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[22]~72      ; |sim_square|Board_status_Memory:inst4|delay_counter[22]~72      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[22]~72      ; |sim_square|Board_status_Memory:inst4|delay_counter[22]~73      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[23]~74      ; |sim_square|Board_status_Memory:inst4|delay_counter[23]~74      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[23]~74      ; |sim_square|Board_status_Memory:inst4|delay_counter[23]~75      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[24]~76      ; |sim_square|Board_status_Memory:inst4|delay_counter[24]~76      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[24]~76      ; |sim_square|Board_status_Memory:inst4|delay_counter[24]~77      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[25]~78      ; |sim_square|Board_status_Memory:inst4|delay_counter[25]~78      ; combout          ;
; |sim_square|Board_status_Memory:inst4|delay_counter[25]~78      ; |sim_square|Board_status_Memory:inst4|delay_counter[25]~79      ; cout             ;
; |sim_square|Board_status_Memory:inst4|delay_counter[26]~80      ; |sim_square|Board_status_Memory:inst4|delay_counter[26]~80      ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC[14]                  ; |sim_square|Board_status_Memory:inst4|SYNC[14]                  ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[13]                  ; |sim_square|Board_status_Memory:inst4|SYNC[13]                  ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[12]                  ; |sim_square|Board_status_Memory:inst4|SYNC[12]                  ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[10]                  ; |sim_square|Board_status_Memory:inst4|SYNC[10]                  ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[9]                   ; |sim_square|Board_status_Memory:inst4|SYNC[9]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[8]                   ; |sim_square|Board_status_Memory:inst4|SYNC[8]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[7]                   ; |sim_square|Board_status_Memory:inst4|SYNC[7]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[5]                   ; |sim_square|Board_status_Memory:inst4|SYNC[5]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[3]                   ; |sim_square|Board_status_Memory:inst4|SYNC[3]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[2]                   ; |sim_square|Board_status_Memory:inst4|SYNC[2]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[1]                   ; |sim_square|Board_status_Memory:inst4|SYNC[1]                   ; regout           ;
; |sim_square|Board_status_Memory:inst4|SYNC[0]                   ; |sim_square|Board_status_Memory:inst4|SYNC[0]                   ; regout           ;
; |sim_square|Boards_Memory:inst8|current_counter_taulell[1]      ; |sim_square|Boards_Memory:inst8|current_counter_taulell[1]      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector88~0                    ; |sim_square|Boards_Memory:inst8|Selector88~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|current_counter_taulell[0]      ; |sim_square|Boards_Memory:inst8|current_counter_taulell[0]      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector89~0                    ; |sim_square|Boards_Memory:inst8|Selector89~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|current_counter_taulell[2]      ; |sim_square|Boards_Memory:inst8|current_counter_taulell[2]      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector87~0                    ; |sim_square|Boards_Memory:inst8|Selector87~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~4                           ; |sim_square|Boards_Memory:inst8|ROM~4                           ; combout          ;
; |sim_square|Boards_Memory:inst8|col_2[3]                        ; |sim_square|Boards_Memory:inst8|col_2[3]                        ; regout           ;
; |sim_square|Boards_Memory:inst8|Mux0~7                          ; |sim_square|Boards_Memory:inst8|Mux0~7                          ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~5                           ; |sim_square|Boards_Memory:inst8|ROM~5                           ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~6                           ; |sim_square|Boards_Memory:inst8|ROM~6                           ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~7                           ; |sim_square|Boards_Memory:inst8|ROM~7                           ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~8                           ; |sim_square|Boards_Memory:inst8|ROM~8                           ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~14                         ; |sim_square|Boards_Memory:inst8|Mux0~14                         ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~16                         ; |sim_square|Boards_Memory:inst8|Mux0~16                         ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~9                           ; |sim_square|Boards_Memory:inst8|ROM~9                           ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~10                          ; |sim_square|Boards_Memory:inst8|ROM~10                          ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~11                          ; |sim_square|Boards_Memory:inst8|ROM~11                          ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~12                          ; |sim_square|Boards_Memory:inst8|ROM~12                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~34                         ; |sim_square|Boards_Memory:inst8|Mux0~34                         ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~35                         ; |sim_square|Boards_Memory:inst8|Mux0~35                         ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~13                          ; |sim_square|Boards_Memory:inst8|ROM~13                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~37                         ; |sim_square|Boards_Memory:inst8|Mux0~37                         ; combout          ;
; |sim_square|Boards_Memory:inst8|row_2[3]                        ; |sim_square|Boards_Memory:inst8|row_2[3]                        ; regout           ;
; |sim_square|Boards_Memory:inst8|Mux0~40                         ; |sim_square|Boards_Memory:inst8|Mux0~40                         ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux2~1                          ; |sim_square|Boards_Memory:inst8|Mux2~1                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~54                         ; |sim_square|Boards_Memory:inst8|Mux0~54                         ; combout          ;
; |sim_square|square:inst1|LG13_INT[3]                            ; |sim_square|square:inst1|LG13_INT[3]                            ; regout           ;
; |sim_square|square:inst1|LG12_INT[3]                            ; |sim_square|square:inst1|LG12_INT[3]                            ; regout           ;
; |sim_square|square:inst1|LG10_INT[3]                            ; |sim_square|square:inst1|LG10_INT[3]                            ; regout           ;
; |sim_square|square:inst1|LG9_INT[3]                             ; |sim_square|square:inst1|LG9_INT[3]                             ; regout           ;
; |sim_square|square:inst1|LG8_INT[3]                             ; |sim_square|square:inst1|LG8_INT[3]                             ; regout           ;
; |sim_square|square:inst1|LG7_INT[3]                             ; |sim_square|square:inst1|LG7_INT[3]                             ; regout           ;
; |sim_square|square:inst1|LG5_INT[3]                             ; |sim_square|square:inst1|LG5_INT[3]                             ; regout           ;
; |sim_square|square:inst1|LG1_INT[3]                             ; |sim_square|square:inst1|LG1_INT[3]                             ; regout           ;
; |sim_square|square:inst1|LG0_INT[3]                             ; |sim_square|square:inst1|LG0_INT[3]                             ; regout           ;
; |sim_square|square:inst1|LG14_INT[2]                            ; |sim_square|square:inst1|LG14_INT[2]                            ; regout           ;
; |sim_square|square:inst1|LG12_INT[2]                            ; |sim_square|square:inst1|LG12_INT[2]                            ; regout           ;
; |sim_square|square:inst1|LG13_INT[2]                            ; |sim_square|square:inst1|LG13_INT[2]                            ; regout           ;
; |sim_square|square:inst1|Selector9~1                            ; |sim_square|square:inst1|Selector9~1                            ; combout          ;
; |sim_square|square:inst1|LG10_INT[2]                            ; |sim_square|square:inst1|LG10_INT[2]                            ; regout           ;
; |sim_square|square:inst1|LG8_INT[2]                             ; |sim_square|square:inst1|LG8_INT[2]                             ; regout           ;
; |sim_square|square:inst1|LG9_INT[2]                             ; |sim_square|square:inst1|LG9_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~3                            ; |sim_square|square:inst1|Selector9~3                            ; combout          ;
; |sim_square|square:inst1|LG6_INT[2]                             ; |sim_square|square:inst1|LG6_INT[2]                             ; regout           ;
; |sim_square|square:inst1|LG7_INT[2]                             ; |sim_square|square:inst1|LG7_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~5                            ; |sim_square|square:inst1|Selector9~5                            ; combout          ;
; |sim_square|square:inst1|LG5_INT[2]                             ; |sim_square|square:inst1|LG5_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~6                            ; |sim_square|square:inst1|Selector9~6                            ; combout          ;
; |sim_square|square:inst1|LG4_INT[2]                             ; |sim_square|square:inst1|LG4_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~7                            ; |sim_square|square:inst1|Selector9~7                            ; combout          ;
; |sim_square|square:inst1|LG2_INT[2]                             ; |sim_square|square:inst1|LG2_INT[2]                             ; regout           ;
; |sim_square|square:inst1|LG3_INT[2]                             ; |sim_square|square:inst1|LG3_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~8                            ; |sim_square|square:inst1|Selector9~8                            ; combout          ;
; |sim_square|square:inst1|LG1_INT[2]                             ; |sim_square|square:inst1|LG1_INT[2]                             ; regout           ;
; |sim_square|square:inst1|Selector9~9                            ; |sim_square|square:inst1|Selector9~9                            ; combout          ;
; |sim_square|square:inst1|LG14_INT[1]                            ; |sim_square|square:inst1|LG14_INT[1]                            ; regout           ;
; |sim_square|square:inst1|LG12_INT[1]                            ; |sim_square|square:inst1|LG12_INT[1]                            ; regout           ;
; |sim_square|square:inst1|LG13_INT[1]                            ; |sim_square|square:inst1|LG13_INT[1]                            ; regout           ;
; |sim_square|square:inst1|Selector10~1                           ; |sim_square|square:inst1|Selector10~1                           ; combout          ;
; |sim_square|square:inst1|LG10_INT[1]                            ; |sim_square|square:inst1|LG10_INT[1]                            ; regout           ;
; |sim_square|square:inst1|LG11_INT[1]                            ; |sim_square|square:inst1|LG11_INT[1]                            ; regout           ;
; |sim_square|square:inst1|Selector10~2                           ; |sim_square|square:inst1|Selector10~2                           ; combout          ;
; |sim_square|square:inst1|LG8_INT[1]                             ; |sim_square|square:inst1|LG8_INT[1]                             ; regout           ;
; |sim_square|square:inst1|LG9_INT[1]                             ; |sim_square|square:inst1|LG9_INT[1]                             ; regout           ;
; |sim_square|square:inst1|Selector10~3                           ; |sim_square|square:inst1|Selector10~3                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[1]                             ; |sim_square|square:inst1|LG7_INT[1]                             ; regout           ;
; |sim_square|square:inst1|LG5_INT[1]                             ; |sim_square|square:inst1|LG5_INT[1]                             ; regout           ;
; |sim_square|square:inst1|Selector10~6                           ; |sim_square|square:inst1|Selector10~6                           ; combout          ;
; |sim_square|square:inst1|LG2_INT[1]                             ; |sim_square|square:inst1|LG2_INT[1]                             ; regout           ;
; |sim_square|square:inst1|LG3_INT[1]                             ; |sim_square|square:inst1|LG3_INT[1]                             ; regout           ;
; |sim_square|square:inst1|Selector10~8                           ; |sim_square|square:inst1|Selector10~8                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[1]                             ; |sim_square|square:inst1|LG1_INT[1]                             ; regout           ;
; |sim_square|square:inst1|Selector10~9                           ; |sim_square|square:inst1|Selector10~9                           ; combout          ;
; |sim_square|square:inst1|LG14_INT[0]                            ; |sim_square|square:inst1|LG14_INT[0]                            ; regout           ;
; |sim_square|square:inst1|LG12_INT[0]                            ; |sim_square|square:inst1|LG12_INT[0]                            ; regout           ;
; |sim_square|square:inst1|LG13_INT[0]                            ; |sim_square|square:inst1|LG13_INT[0]                            ; regout           ;
; |sim_square|square:inst1|Selector11~1                           ; |sim_square|square:inst1|Selector11~1                           ; combout          ;
; |sim_square|square:inst1|LG10_INT[0]                            ; |sim_square|square:inst1|LG10_INT[0]                            ; regout           ;
; |sim_square|square:inst1|LG8_INT[0]                             ; |sim_square|square:inst1|LG8_INT[0]                             ; regout           ;
; |sim_square|square:inst1|LG9_INT[0]                             ; |sim_square|square:inst1|LG9_INT[0]                             ; regout           ;
; |sim_square|square:inst1|Selector11~3                           ; |sim_square|square:inst1|Selector11~3                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[0]                             ; |sim_square|square:inst1|LG7_INT[0]                             ; regout           ;
; |sim_square|square:inst1|LG4_INT[0]                             ; |sim_square|square:inst1|LG4_INT[0]                             ; regout           ;
; |sim_square|square:inst1|Selector11~6                           ; |sim_square|square:inst1|Selector11~6                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[0]                             ; |sim_square|square:inst1|LG5_INT[0]                             ; regout           ;
; |sim_square|square:inst1|LG2_INT[0]                             ; |sim_square|square:inst1|LG2_INT[0]                             ; regout           ;
; |sim_square|square:inst1|LG3_INT[0]                             ; |sim_square|square:inst1|LG3_INT[0]                             ; regout           ;
; |sim_square|square:inst1|LG1_INT[0]                             ; |sim_square|square:inst1|LG1_INT[0]                             ; regout           ;
; |sim_square|square:inst1|Selector11~9                           ; |sim_square|square:inst1|Selector11~9                           ; combout          ;
; |sim_square|Board_status_Memory:inst4|current_state.init        ; |sim_square|Board_status_Memory:inst4|current_state.init        ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[14]         ; |sim_square|Board_status_Memory:inst4|Card_2_number[14]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[13]         ; |sim_square|Board_status_Memory:inst4|Card_2_number[13]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[9]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[9]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[8]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[8]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal18~0                 ; |sim_square|Board_status_Memory:inst4|Equal18~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[1]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[1]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[0]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[0]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[2]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[2]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[5]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[5]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[7]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[7]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[4]          ; |sim_square|Board_status_Memory:inst4|Card_2_number[4]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[10]         ; |sim_square|Board_status_Memory:inst4|Card_2_number[10]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_2_number[12]         ; |sim_square|Board_status_Memory:inst4|Card_2_number[12]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[9]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[9]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[8]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[8]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Equal17~0                 ; |sim_square|Board_status_Memory:inst4|Equal17~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[3]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[3]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[5]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[5]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[1]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[1]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[0]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[0]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[10]         ; |sim_square|Board_status_Memory:inst4|Card_1_number[10]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[13]         ; |sim_square|Board_status_Memory:inst4|Card_1_number[13]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[12]         ; |sim_square|Board_status_Memory:inst4|Card_1_number[12]         ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[7]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[7]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|Card_1_number[6]          ; |sim_square|Board_status_Memory:inst4|Card_1_number[6]          ; regout           ;
; |sim_square|Board_status_Memory:inst4|process_0~6               ; |sim_square|Board_status_Memory:inst4|process_0~6               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector33~1              ; |sim_square|Board_status_Memory:inst4|Selector33~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~1                ; |sim_square|Board_status_Memory:inst4|Decoder1~1                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~2                ; |sim_square|Board_status_Memory:inst4|Decoder0~2                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~1              ; |sim_square|Board_status_Memory:inst4|Selector34~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~2              ; |sim_square|Board_status_Memory:inst4|Selector34~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~3              ; |sim_square|Board_status_Memory:inst4|Selector34~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector34~4              ; |sim_square|Board_status_Memory:inst4|Selector34~4              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~3                ; |sim_square|Board_status_Memory:inst4|Decoder1~3                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~7              ; |sim_square|Board_status_Memory:inst4|Selector35~7              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~9              ; |sim_square|Board_status_Memory:inst4|Selector35~9              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~5                ; |sim_square|Board_status_Memory:inst4|Decoder1~5                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector37~1              ; |sim_square|Board_status_Memory:inst4|Selector37~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector37~2              ; |sim_square|Board_status_Memory:inst4|Selector37~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector37~3              ; |sim_square|Board_status_Memory:inst4|Selector37~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~6                ; |sim_square|Board_status_Memory:inst4|Decoder0~6                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~1              ; |sim_square|Board_status_Memory:inst4|Selector38~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~2              ; |sim_square|Board_status_Memory:inst4|Selector38~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~4              ; |sim_square|Board_status_Memory:inst4|Selector38~4              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector38~5              ; |sim_square|Board_status_Memory:inst4|Selector38~5              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector39~0              ; |sim_square|Board_status_Memory:inst4|Selector39~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector39~1              ; |sim_square|Board_status_Memory:inst4|Selector39~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~7                ; |sim_square|Board_status_Memory:inst4|Decoder1~7                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector39~3              ; |sim_square|Board_status_Memory:inst4|Selector39~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC~0                    ; |sim_square|Board_status_Memory:inst4|SYNC~0                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC~1                    ; |sim_square|Board_status_Memory:inst4|SYNC~1                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC~2                    ; |sim_square|Board_status_Memory:inst4|SYNC~2                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector40~0              ; |sim_square|Board_status_Memory:inst4|Selector40~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~8                ; |sim_square|Board_status_Memory:inst4|Decoder0~8                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~8                ; |sim_square|Board_status_Memory:inst4|Decoder1~8                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector40~2              ; |sim_square|Board_status_Memory:inst4|Selector40~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector41~1              ; |sim_square|Board_status_Memory:inst4|Selector41~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~9                ; |sim_square|Board_status_Memory:inst4|Decoder0~9                ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector42~0              ; |sim_square|Board_status_Memory:inst4|Selector42~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector42~1              ; |sim_square|Board_status_Memory:inst4|Selector42~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~10               ; |sim_square|Board_status_Memory:inst4|Decoder0~10               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~10               ; |sim_square|Board_status_Memory:inst4|Decoder1~10               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector42~3              ; |sim_square|Board_status_Memory:inst4|Selector42~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector43~2              ; |sim_square|Board_status_Memory:inst4|Selector43~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal17~6                 ; |sim_square|Board_status_Memory:inst4|Equal17~6                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~11               ; |sim_square|Board_status_Memory:inst4|Decoder1~11               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector44~0              ; |sim_square|Board_status_Memory:inst4|Selector44~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector45~0              ; |sim_square|Board_status_Memory:inst4|Selector45~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~5     ; |sim_square|Board_status_Memory:inst4|Card_2_bit_position~5     ; combout          ;
; |sim_square|Board_status_Memory:inst4|SYNC~4                    ; |sim_square|Board_status_Memory:inst4|SYNC~4                    ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector46~2              ; |sim_square|Board_status_Memory:inst4|Selector46~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder0~14               ; |sim_square|Board_status_Memory:inst4|Decoder0~14               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Decoder1~14               ; |sim_square|Board_status_Memory:inst4|Decoder1~14               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector46~4              ; |sim_square|Board_status_Memory:inst4|Selector46~4              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector47~0              ; |sim_square|Board_status_Memory:inst4|Selector47~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector47~2              ; |sim_square|Board_status_Memory:inst4|Selector47~2              ; combout          ;
; |sim_square|Game_Module:inst2|keycode_int[3]                    ; |sim_square|Game_Module:inst2|keycode_int[3]                    ; regout           ;
; |sim_square|Game_Module:inst2|keycode_int[7]                    ; |sim_square|Game_Module:inst2|keycode_int[7]                    ; regout           ;
; |sim_square|Game_Module:inst2|keycode_out[3]                    ; |sim_square|Game_Module:inst2|keycode_out[3]                    ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[3]             ; |sim_square|Boards_Memory:inst8|keycode_anterior[3]             ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[4]             ; |sim_square|Boards_Memory:inst8|keycode_anterior[4]             ; regout           ;
; |sim_square|Game_Module:inst2|keycode_out[7]                    ; |sim_square|Game_Module:inst2|keycode_out[7]                    ; regout           ;
; |sim_square|Boards_Memory:inst8|keycode_anterior[7]             ; |sim_square|Boards_Memory:inst8|keycode_anterior[7]             ; regout           ;
; |sim_square|Boards_Memory:inst8|row_2[31]                       ; |sim_square|Boards_Memory:inst8|row_2[31]                       ; regout           ;
; |sim_square|Boards_Memory:inst8|row_int[2]~0                    ; |sim_square|Boards_Memory:inst8|row_int[2]~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|col_int[3]                      ; |sim_square|Boards_Memory:inst8|col_int[3]                      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector60~0                    ; |sim_square|Boards_Memory:inst8|Selector60~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|row_int[3]                      ; |sim_square|Boards_Memory:inst8|row_int[3]                      ; regout           ;
; |sim_square|Boards_Memory:inst8|Selector28~0                    ; |sim_square|Boards_Memory:inst8|Selector28~0                    ; combout          ;
; |sim_square|square:inst1|LG13_INT[3]~0                          ; |sim_square|square:inst1|LG13_INT[3]~0                          ; combout          ;
; |sim_square|square:inst1|LG12_INT[3]~0                          ; |sim_square|square:inst1|LG12_INT[3]~0                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[3]~0                          ; |sim_square|square:inst1|LG10_INT[3]~0                          ; combout          ;
; |sim_square|square:inst1|LG9_INT[3]~0                           ; |sim_square|square:inst1|LG9_INT[3]~0                           ; combout          ;
; |sim_square|square:inst1|LG8_INT[3]~0                           ; |sim_square|square:inst1|LG8_INT[3]~0                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[3]~0                           ; |sim_square|square:inst1|LG7_INT[3]~0                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[3]~0                           ; |sim_square|square:inst1|LG5_INT[3]~0                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[3]~0                           ; |sim_square|square:inst1|LG1_INT[3]~0                           ; combout          ;
; |sim_square|square:inst1|LG0_INT[3]~0                           ; |sim_square|square:inst1|LG0_INT[3]~0                           ; combout          ;
; |sim_square|square:inst1|LG0_INT[3]~2                           ; |sim_square|square:inst1|LG0_INT[3]~2                           ; combout          ;
; |sim_square|square:inst1|LG12_INT[2]~2                          ; |sim_square|square:inst1|LG12_INT[2]~2                          ; combout          ;
; |sim_square|square:inst1|LG13_INT[2]~2                          ; |sim_square|square:inst1|LG13_INT[2]~2                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[2]~2                          ; |sim_square|square:inst1|LG10_INT[2]~2                          ; combout          ;
; |sim_square|square:inst1|LG8_INT[2]~2                           ; |sim_square|square:inst1|LG8_INT[2]~2                           ; combout          ;
; |sim_square|square:inst1|LG9_INT[2]~2                           ; |sim_square|square:inst1|LG9_INT[2]~2                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[2]~2                           ; |sim_square|square:inst1|LG7_INT[2]~2                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[2]~2                           ; |sim_square|square:inst1|LG5_INT[2]~2                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[2]~3                           ; |sim_square|square:inst1|LG1_INT[2]~3                           ; combout          ;
; |sim_square|square:inst1|LG12_INT[1]~3                          ; |sim_square|square:inst1|LG12_INT[1]~3                          ; combout          ;
; |sim_square|square:inst1|LG13_INT[1]~3                          ; |sim_square|square:inst1|LG13_INT[1]~3                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[1]~3                          ; |sim_square|square:inst1|LG10_INT[1]~3                          ; combout          ;
; |sim_square|square:inst1|LG8_INT[1]~3                           ; |sim_square|square:inst1|LG8_INT[1]~3                           ; combout          ;
; |sim_square|square:inst1|LG9_INT[1]~3                           ; |sim_square|square:inst1|LG9_INT[1]~3                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[1]~3                           ; |sim_square|square:inst1|LG7_INT[1]~3                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[1]~3                           ; |sim_square|square:inst1|LG5_INT[1]~3                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[1]~5                           ; |sim_square|square:inst1|LG1_INT[1]~5                           ; combout          ;
; |sim_square|square:inst1|LG12_INT[0]~4                          ; |sim_square|square:inst1|LG12_INT[0]~4                          ; combout          ;
; |sim_square|square:inst1|LG13_INT[0]~4                          ; |sim_square|square:inst1|LG13_INT[0]~4                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[0]~4                          ; |sim_square|square:inst1|LG10_INT[0]~4                          ; combout          ;
; |sim_square|square:inst1|LG8_INT[0]~4                           ; |sim_square|square:inst1|LG8_INT[0]~4                           ; combout          ;
; |sim_square|square:inst1|LG9_INT[0]~4                           ; |sim_square|square:inst1|LG9_INT[0]~4                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[0]~4                           ; |sim_square|square:inst1|LG7_INT[0]~4                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[0]~4                           ; |sim_square|square:inst1|LG5_INT[0]~4                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[0]~7                           ; |sim_square|square:inst1|LG1_INT[0]~7                           ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~0               ; |sim_square|Board_status_Memory:inst4|LessThan0~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~1               ; |sim_square|Board_status_Memory:inst4|LessThan0~1               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~4               ; |sim_square|Board_status_Memory:inst4|LessThan0~4               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~5               ; |sim_square|Board_status_Memory:inst4|LessThan0~5               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~6               ; |sim_square|Board_status_Memory:inst4|LessThan0~6               ; combout          ;
; |sim_square|Board_status_Memory:inst4|LessThan0~7               ; |sim_square|Board_status_Memory:inst4|LessThan0~7               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Card_2_number~0           ; |sim_square|Board_status_Memory:inst4|Card_2_number~0           ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector17~1              ; |sim_square|Board_status_Memory:inst4|Selector17~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~11                  ; |sim_square|Board_status_Memory:inst4|Mux17~11                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~13                  ; |sim_square|Board_status_Memory:inst4|Mux17~13                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector17~2              ; |sim_square|Board_status_Memory:inst4|Selector17~2              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector18~0              ; |sim_square|Board_status_Memory:inst4|Selector18~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux19~0                   ; |sim_square|Board_status_Memory:inst4|Mux19~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux18~0                   ; |sim_square|Board_status_Memory:inst4|Mux18~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector18~1              ; |sim_square|Board_status_Memory:inst4|Selector18~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal9~0                  ; |sim_square|Board_status_Memory:inst4|Equal9~0                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector22~0              ; |sim_square|Board_status_Memory:inst4|Selector22~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~0                   ; |sim_square|Board_status_Memory:inst4|Mux22~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~3                   ; |sim_square|Board_status_Memory:inst4|Mux22~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector22~1              ; |sim_square|Board_status_Memory:inst4|Selector22~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal8~0                  ; |sim_square|Board_status_Memory:inst4|Equal8~0                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector23~0              ; |sim_square|Board_status_Memory:inst4|Selector23~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~0                   ; |sim_square|Board_status_Memory:inst4|Mux23~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux23~3                   ; |sim_square|Board_status_Memory:inst4|Mux23~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector23~1              ; |sim_square|Board_status_Memory:inst4|Selector23~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector30~0              ; |sim_square|Board_status_Memory:inst4|Selector30~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~0                   ; |sim_square|Board_status_Memory:inst4|Mux30~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux30~3                   ; |sim_square|Board_status_Memory:inst4|Mux30~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector30~1              ; |sim_square|Board_status_Memory:inst4|Selector30~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector31~0              ; |sim_square|Board_status_Memory:inst4|Selector31~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~0                   ; |sim_square|Board_status_Memory:inst4|Mux31~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~1                   ; |sim_square|Board_status_Memory:inst4|Mux31~1                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~3                   ; |sim_square|Board_status_Memory:inst4|Mux31~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux31~4                   ; |sim_square|Board_status_Memory:inst4|Mux31~4                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector31~1              ; |sim_square|Board_status_Memory:inst4|Selector31~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector29~0              ; |sim_square|Board_status_Memory:inst4|Selector29~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~1                   ; |sim_square|Board_status_Memory:inst4|Mux21~1                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux29~4                   ; |sim_square|Board_status_Memory:inst4|Mux29~4                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector29~1              ; |sim_square|Board_status_Memory:inst4|Selector29~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector26~0              ; |sim_square|Board_status_Memory:inst4|Selector26~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~0                   ; |sim_square|Board_status_Memory:inst4|Mux26~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux26~3                   ; |sim_square|Board_status_Memory:inst4|Mux26~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector26~1              ; |sim_square|Board_status_Memory:inst4|Selector26~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector24~0              ; |sim_square|Board_status_Memory:inst4|Selector24~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector24~1              ; |sim_square|Board_status_Memory:inst4|Selector24~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector27~0              ; |sim_square|Board_status_Memory:inst4|Selector27~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~0                   ; |sim_square|Board_status_Memory:inst4|Mux27~0                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux27~3                   ; |sim_square|Board_status_Memory:inst4|Mux27~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector27~1              ; |sim_square|Board_status_Memory:inst4|Selector27~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal10~0                 ; |sim_square|Board_status_Memory:inst4|Equal10~0                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector21~0              ; |sim_square|Board_status_Memory:inst4|Selector21~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~2                   ; |sim_square|Board_status_Memory:inst4|Mux21~2                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~3                   ; |sim_square|Board_status_Memory:inst4|Mux21~3                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux21~4                   ; |sim_square|Board_status_Memory:inst4|Mux21~4                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector21~1              ; |sim_square|Board_status_Memory:inst4|Selector21~1              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal12~3                 ; |sim_square|Board_status_Memory:inst4|Equal12~3                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~0              ; |sim_square|Board_status_Memory:inst4|Selector19~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux19~1                   ; |sim_square|Board_status_Memory:inst4|Mux19~1                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~3              ; |sim_square|Board_status_Memory:inst4|Selector19~3              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~4              ; |sim_square|Board_status_Memory:inst4|Selector19~4              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector19~5              ; |sim_square|Board_status_Memory:inst4|Selector19~5              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector6~0               ; |sim_square|Board_status_Memory:inst4|Selector6~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector7~0               ; |sim_square|Board_status_Memory:inst4|Selector7~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector12~0              ; |sim_square|Board_status_Memory:inst4|Selector12~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector10~0              ; |sim_square|Board_status_Memory:inst4|Selector10~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector14~0              ; |sim_square|Board_status_Memory:inst4|Selector14~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector15~0              ; |sim_square|Board_status_Memory:inst4|Selector15~0              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector5~0               ; |sim_square|Board_status_Memory:inst4|Selector5~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector2~0               ; |sim_square|Board_status_Memory:inst4|Selector2~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector3~0               ; |sim_square|Board_status_Memory:inst4|Selector3~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector8~0               ; |sim_square|Board_status_Memory:inst4|Selector8~0               ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector9~0               ; |sim_square|Board_status_Memory:inst4|Selector9~0               ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~3                     ; |sim_square|Game_Module:inst2|keycode_out~3                     ; combout          ;
; |sim_square|Game_Module:inst2|keycode_out~7                     ; |sim_square|Game_Module:inst2|keycode_out~7                     ; combout          ;
; |sim_square|Game_Module:inst2|Selector10~0                      ; |sim_square|Game_Module:inst2|Selector10~0                      ; combout          ;
; |sim_square|Game_Module:inst2|Selector6~1                       ; |sim_square|Game_Module:inst2|Selector6~1                       ; combout          ;
; |sim_square|Boards_Memory:inst8|row_2[31]~0                     ; |sim_square|Boards_Memory:inst8|row_2[31]~0                     ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector68~0                    ; |sim_square|Boards_Memory:inst8|Selector68~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|Selector64~0                    ; |sim_square|Boards_Memory:inst8|Selector64~0                    ; combout          ;
; |sim_square|Boards_Memory:inst8|ROM~14                          ; |sim_square|Boards_Memory:inst8|ROM~14                          ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~56                         ; |sim_square|Boards_Memory:inst8|Mux0~56                         ; combout          ;
; |sim_square|Boards_Memory:inst8|Mux0~57                         ; |sim_square|Boards_Memory:inst8|Mux0~57                         ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~10             ; |sim_square|Board_status_Memory:inst4|Selector35~10             ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector35~12             ; |sim_square|Board_status_Memory:inst4|Selector35~12             ; combout          ;
; |sim_square|Board_status_Memory:inst4|Selector46~5              ; |sim_square|Board_status_Memory:inst4|Selector46~5              ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal13~5                 ; |sim_square|Board_status_Memory:inst4|Equal13~5                 ; combout          ;
; |sim_square|Board_status_Memory:inst4|Equal5~5                  ; |sim_square|Board_status_Memory:inst4|Equal5~5                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux24~2                   ; |sim_square|Board_status_Memory:inst4|Mux24~2                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux17~14                  ; |sim_square|Board_status_Memory:inst4|Mux17~14                  ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux22~6                   ; |sim_square|Board_status_Memory:inst4|Mux22~6                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux18~2                   ; |sim_square|Board_status_Memory:inst4|Mux18~2                   ; combout          ;
; |sim_square|Board_status_Memory:inst4|Mux24~4                   ; |sim_square|Board_status_Memory:inst4|Mux24~4                   ; combout          ;
; |sim_square|square:inst1|LG13_INT[3]~5                          ; |sim_square|square:inst1|LG13_INT[3]~5                          ; combout          ;
; |sim_square|square:inst1|LG12_INT[3]~5                          ; |sim_square|square:inst1|LG12_INT[3]~5                          ; combout          ;
; |sim_square|square:inst1|LG10_INT[3]~5                          ; |sim_square|square:inst1|LG10_INT[3]~5                          ; combout          ;
; |sim_square|square:inst1|LG9_INT[3]~5                           ; |sim_square|square:inst1|LG9_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG8_INT[3]~5                           ; |sim_square|square:inst1|LG8_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG7_INT[3]~5                           ; |sim_square|square:inst1|LG7_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG5_INT[3]~5                           ; |sim_square|square:inst1|LG5_INT[3]~5                           ; combout          ;
; |sim_square|square:inst1|LG1_INT[3]~8                           ; |sim_square|square:inst1|LG1_INT[3]~8                           ; combout          ;
; |sim_square|SYNC[14]                                            ; |sim_square|SYNC[14]                                            ; padio            ;
; |sim_square|SYNC[13]                                            ; |sim_square|SYNC[13]                                            ; padio            ;
; |sim_square|SYNC[12]                                            ; |sim_square|SYNC[12]                                            ; padio            ;
; |sim_square|SYNC[10]                                            ; |sim_square|SYNC[10]                                            ; padio            ;
; |sim_square|SYNC[9]                                             ; |sim_square|SYNC[9]                                             ; padio            ;
; |sim_square|SYNC[8]                                             ; |sim_square|SYNC[8]                                             ; padio            ;
; |sim_square|SYNC[7]                                             ; |sim_square|SYNC[7]                                             ; padio            ;
; |sim_square|SYNC[5]                                             ; |sim_square|SYNC[5]                                             ; padio            ;
; |sim_square|SYNC[3]                                             ; |sim_square|SYNC[3]                                             ; padio            ;
; |sim_square|SYNC[2]                                             ; |sim_square|SYNC[2]                                             ; padio            ;
; |sim_square|SYNC[1]                                             ; |sim_square|SYNC[1]                                             ; padio            ;
; |sim_square|SYNC[0]                                             ; |sim_square|SYNC[0]                                             ; padio            ;
; |sim_square|nrst                                                ; |sim_square|nrst~corein                                         ; combout          ;
; |sim_square|counter_taulell[1]                                  ; |sim_square|counter_taulell[1]~corein                           ; combout          ;
; |sim_square|counter_taulell[0]                                  ; |sim_square|counter_taulell[0]~corein                           ; combout          ;
; |sim_square|counter_taulell[2]                                  ; |sim_square|counter_taulell[2]~corein                           ; combout          ;
; |sim_square|keycode[7]                                          ; |sim_square|keycode[7]~corein                                   ; combout          ;
; |sim_square|keycode[3]                                          ; |sim_square|keycode[3]~corein                                   ; combout          ;
; |sim_square|nrst~clkctrl                                        ; |sim_square|nrst~clkctrl                                        ; outclk           ;
; |sim_square|Board_status_Memory:inst4|current_state.init~feeder ; |sim_square|Board_status_Memory:inst4|current_state.init~feeder ; combout          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 17 11:52:58 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Memory_game -c Memory_game
Info: Using vector source file "C:/Users/gerard.muniesa/Desktop/ESDC-versi-beta/ESDC-versi-beta/ESDC-versi-beta/ESDC-versi-beta/sim_squere_sim.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of sim_squere_sim.vwf called Memory_game.sim_ori.vwf has been created in the db folder
Warning: Can't display state machine states -- register holding state machine bit "|sim_square|Game_Module:inst2|current_state.first_card" was synthesized away
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      66.06 %
Info: Number of transitions in simulation is 38043
Info: Vector file sim_squere_sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Wed May 17 11:52:59 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


