

module ALU(
    input  wire [31:0] a,
    input  wire [31:0] b,
    input  wire [4:0]  shamt,
    input  wire [3:0]  alu_ctrl,
    input  wire        is_rtype_shift,  
    output reg  [31:0] result,
    output wire        zero,
    output wire        lt_signed,
    output wire        lt_unsigned
);

    localparam ALU_ADD   = 4'b0000;
    localparam ALU_SUB   = 4'b0001;
    localparam ALU_SLL   = 4'b0010;
    localparam ALU_SLT   = 4'b0011;
    localparam ALU_SLTU  = 4'b0100;
    localparam ALU_XOR   = 4'b0101;
    localparam ALU_SRL   = 4'b0110;
    localparam ALU_SRA   = 4'b0111;
    localparam ALU_OR    = 4'b1000;
    localparam ALU_AND   = 4'b1001;
    localparam ALU_PASS_B= 4'b1111;

    wire [4:0] shift_amount = is_rtype_shift ? b[4:0] : shamt;

    always @(*) begin
        case (alu_ctrl)
            ALU_ADD:    result = a + b;
            ALU_SUB:    result = a - b;
            ALU_SLL:    result = a << shift_amount;
            ALU_SLT:    result = ($signed(a) < $signed(b)) ? 32'd1 : 32'd0;
            ALU_SLTU:   result = (a < b) ? 32'd1 : 32'd0;
            ALU_XOR:    result = a ^ b;
            ALU_SRL:    result = a >> shift_amount;
            ALU_SRA:    result = $signed(a) >>> shift_amount;
            ALU_OR:     result = a | b;
            ALU_AND:    result = a & b;
            ALU_PASS_B: result = b;
            default:    result = 32'd0;
        endcase
    end

    assign zero        = (result == 32'd0);
    assign lt_signed   = ($signed(a) < $signed(b));
    assign lt_unsigned = (a < b);

endmodule
