Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 21 18:59:01 2020
| Host         : DESKTOP-IDAELR9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file flash_led_control_sets_placed.rpt
| Design       : flash_led
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | move_flag_reg_n_0 | p_0_in           |                5 |             16 |
|  clk_IBUF_BUFG |                   | p_0_in           |                6 |             24 |
+----------------+-------------------+------------------+------------------+----------------+


