{
  "module_name": "gcc-sc8180x.c",
  "hash_id": "8a158099e105100e86eb50eb2adf060f32bcb20b3a6ed2f439040706d1c8c8e1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sc8180x.c",
  "human_readable_source": "\n \n\n#include <linux/bitops.h>\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-sc8180x.h>\n\n#include \"common.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_AUD_REF_CLK,\n\tP_BI_TCXO,\n\tP_GPLL0_OUT_EVEN,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL1_OUT_MAIN,\n\tP_GPLL2_OUT_MAIN,\n\tP_GPLL4_OUT_MAIN,\n\tP_GPLL5_OUT_MAIN,\n\tP_GPLL7_OUT_MAIN,\n\tP_GPLL9_OUT_MAIN,\n\tP_SLEEP_CLK,\n};\n\nstatic struct pll_vco trion_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic struct clk_alpha_pll gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],\n\t.vco_table = trion_vco,\n\t.num_vco = ARRAY_SIZE(trion_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_trion_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_trion_even[] = {\n\t{ 0x0, 1 },\n\t{ 0x1, 2 },\n\t{ 0x3, 4 },\n\t{ 0x7, 8 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_trion_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_trion_even),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_trion_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll1 = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],\n\t.vco_table = trion_vco,\n\t.num_vco = ARRAY_SIZE(trion_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_trion_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4 = {\n\t.offset = 0x76000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],\n\t.vco_table = trion_vco,\n\t.num_vco = ARRAY_SIZE(trion_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_trion_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll7 = {\n\t.offset = 0x1a000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],\n\t.vco_table = trion_vco,\n\t.num_vco = ARRAY_SIZE(trion_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll7\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_trion_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_1[] = {\n\t{ .fw_name = \"bi_tcxo\", },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .fw_name = \"sleep_clk\", },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parents_2[] = {\n\t{ .fw_name = \"bi_tcxo\", },\n\t{ .fw_name = \"sleep_clk\", },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL2_OUT_MAIN, 2 },\n\t{ P_GPLL5_OUT_MAIN, 3 },\n\t{ P_GPLL1_OUT_MAIN, 4 },\n\t{ P_GPLL4_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_3[] = {\n\t{ .fw_name = \"bi_tcxo\", },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .name = \"gpll2\" },\n\t{ .name = \"gpll5\" },\n\t{ .hw = &gpll1.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data gcc_parents_4[] = {\n\t{ .fw_name = \"bi_tcxo\", },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parents_5[] = {\n\t{ .fw_name = \"bi_tcxo\", },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL7_OUT_MAIN, 3 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_6[] = {\n\t{ .fw_name = \"bi_tcxo\", },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll7.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL9_OUT_MAIN, 2 },\n\t{ P_GPLL4_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_7[] = {\n\t{ .fw_name = \"bi_tcxo\", },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .name = \"gppl9\" },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_AUD_REF_CLK, 2 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_8[] = {\n\t{ .fw_name = \"bi_tcxo\", },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .name = \"aud_ref_clk\" },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_cpuss_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_cpuss_ahb_clk_src = {\n\t.cmd_rcgr = 0x48014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_cpuss_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_cpuss_ahb_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac_ptp_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(125000000, P_GPLL7_OUT_MAIN, 4, 0, 0),\n\tF(250000000, P_GPLL7_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac_ptp_clk_src = {\n\t.cmd_rcgr = 0x6038,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_emac_ptp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_emac_ptp_clk_src\",\n\t\t.parent_data = gcc_parents_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac_rgmii_clk_src[] = {\n\tF(2500000, P_BI_TCXO, 1, 25, 192),\n\tF(5000000, P_BI_TCXO, 1, 25, 96),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(125000000, P_GPLL7_OUT_MAIN, 4, 0, 0),\n\tF(250000000, P_GPLL7_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac_rgmii_clk_src = {\n\t.cmd_rcgr = 0x601c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_emac_rgmii_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_emac_rgmii_clk_src\",\n\t\t.parent_data = gcc_parents_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x64004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parents_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x65004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parents_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x66004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parents_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp4_clk_src = {\n\t.cmd_rcgr = 0xbe004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp4_clk_src\",\n\t\t.parent_data = gcc_parents_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp5_clk_src = {\n\t.cmd_rcgr = 0xbf004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp5_clk_src\",\n\t\t.parent_data = gcc_parents_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_npu_axi_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(60000000, P_GPLL0_OUT_EVEN, 5, 0, 0),\n\tF(150000000, P_GPLL0_OUT_EVEN, 2, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF(403000000, P_GPLL4_OUT_MAIN, 2, 0, 0),\n\tF(533000000, P_GPLL1_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_npu_axi_clk_src = {\n\t.cmd_rcgr = 0x4d014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_npu_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_npu_axi_clk_src\",\n\t\t.parent_data = gcc_parents_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_aux_clk_src[] = {\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0x6b02c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_0_aux_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_aux_clk_src = {\n\t.cmd_rcgr = 0x8d02c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_1_aux_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_2_aux_clk_src = {\n\t.cmd_rcgr = 0x9d02c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_2_aux_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_3_aux_clk_src = {\n\t.cmd_rcgr = 0xa302c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_3_aux_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_phy_refgen_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_phy_refgen_clk_src = {\n\t.cmd_rcgr = 0x6f014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_phy_refgen_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_phy_refgen_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x33010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qspi_1_core_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_qspi_1_core_clk_src = {\n\t.cmd_rcgr = 0x4a00c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qspi_1_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qspi_1_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qspi_core_clk_src = {\n\t.cmd_rcgr = 0x4b008,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qspi_1_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qspi_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {\n\tF(7372800, P_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(64000000, P_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(80000000, P_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(102400000, P_GPLL0_OUT_EVEN, 1, 128, 375),\n\tF(112000000, P_GPLL0_OUT_EVEN, 1, 28, 75),\n\tF(117964800, P_GPLL0_OUT_EVEN, 1, 6144, 15625),\n\tF(120000000, P_GPLL0_OUT_EVEN, 2.5, 0, 0),\n\tF(128000000, P_GPLL0_OUT_MAIN, 1, 16, 75),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {\n\t.cmd_rcgr = 0x17148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap0_s0_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {\n\t.cmd_rcgr = 0x17278,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap0_s1_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {\n\t.cmd_rcgr = 0x173a8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap0_s2_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {\n\t.cmd_rcgr = 0x174d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap0_s3_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {\n\t.cmd_rcgr = 0x17608,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap0_s4_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {\n\t.cmd_rcgr = 0x17738,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap0_s5_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s6_clk_src = {\n\t.cmd_rcgr = 0x17868,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap0_s6_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s7_clk_src = {\n\t.cmd_rcgr = 0x17998,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap0_s7_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {\n\t.cmd_rcgr = 0x18148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap1_s0_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {\n\t.cmd_rcgr = 0x18278,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap1_s1_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {\n\t.cmd_rcgr = 0x183a8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap1_s2_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {\n\t.cmd_rcgr = 0x184d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap1_s3_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {\n\t.cmd_rcgr = 0x18608,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap1_s4_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {\n\t.cmd_rcgr = 0x18738,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap1_s5_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s0_clk_src = {\n\t.cmd_rcgr = 0x1e148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap2_s0_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s1_clk_src = {\n\t.cmd_rcgr = 0x1e278,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap2_s1_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s2_clk_src = {\n\t.cmd_rcgr = 0x1e3a8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap2_s2_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s3_clk_src = {\n\t.cmd_rcgr = 0x1e4d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap2_s3_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s4_clk_src = {\n\t.cmd_rcgr = 0x1e608,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap2_s4_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s5_clk_src = {\n\t.cmd_rcgr = 0x1e738,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_wrap2_s5_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_MAIN, 12, 1, 2),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x1400c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_7,\n\t.freq_tbl = ftbl_gcc_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parents_7,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_7),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc4_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(37500000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\tF(75000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc4_apps_clk_src = {\n\t.cmd_rcgr = 0x1600c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_sdcc4_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc4_apps_clk_src\",\n\t\t.parent_data = gcc_parents_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_tsif_ref_clk_src[] = {\n\tF(105495, P_BI_TCXO, 2, 1, 91),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_tsif_ref_clk_src = {\n\t.cmd_rcgr = 0x36010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_gcc_tsif_ref_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_tsif_ref_clk_src\",\n\t\t.parent_data = gcc_parents_8,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_8),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_2_axi_clk_src[] = {\n\tF(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_2_axi_clk_src = {\n\t.cmd_rcgr = 0xa2020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_2_axi_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_2_ice_core_clk_src = {\n\t.cmd_rcgr = 0xa2060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_2_ice_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_2_phy_aux_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_2_phy_aux_clk_src = {\n\t.cmd_rcgr = 0xa2094,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_2_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parents_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_2_unipro_core_clk_src = {\n\t.cmd_rcgr = 0xa2078,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_2_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_axi_clk_src[] = {\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_axi_clk_src = {\n\t.cmd_rcgr = 0x75020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_axi_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_ice_core_clk_src[] = {\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_ice_core_clk_src = {\n\t.cmd_rcgr = 0x75060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_ice_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x75094,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parents_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_unipro_core_clk_src[] = {\n\tF(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),\n\tF(75000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x75078,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_unipro_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_axi_clk_src[] = {\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {\n\t.cmd_rcgr = 0x77020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_axi_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {\n\t.cmd_rcgr = 0x77060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_ice_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x77094,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parents_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x77078,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_mp_master_clk_src[] = {\n\tF(33333333, P_GPLL0_OUT_EVEN, 9, 0, 0),\n\tF(66666667, P_GPLL0_OUT_EVEN, 4.5, 0, 0),\n\tF(133333333, P_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_mp_master_clk_src = {\n\t.cmd_rcgr = 0xa601c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_mp_master_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_mp_mock_utmi_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(20000000, P_GPLL0_OUT_EVEN, 15, 0, 0),\n\tF(40000000, P_GPLL0_OUT_EVEN, 7.5, 0, 0),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_mp_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0xa6034,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_mp_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_master_clk_src = {\n\t.cmd_rcgr = 0xf01c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_master_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0xf034,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_sec_master_clk_src = {\n\t.cmd_rcgr = 0x1001c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_sec_master_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_sec_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x10034,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_sec_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_mp_phy_aux_clk_src = {\n\t.cmd_rcgr = 0xa6068,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb3_mp_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {\n\t.cmd_rcgr = 0xf060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb3_prim_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_sec_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x10060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_ufs_card_2_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb3_sec_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_pcie_tbu_clk = {\n\t.halt_reg = 0x90018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x90018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_noc_pcie_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_card_axi_clk = {\n\t.halt_reg = 0x750c0,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x750c0,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x750c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_card_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_card_axi_hw_ctl_clk = {\n\t.halt_reg = 0x750c0,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x750c0,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x750c0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_card_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_aggre_ufs_card_axi_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_clk = {\n\t.halt_reg = 0x770c0,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x770c0,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x770c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x770c0,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x770c0,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x770c0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_aggre_ufs_phy_axi_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_mp_axi_clk = {\n\t.halt_reg = 0xa6084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa6084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_usb3_mp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_mp_master_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_prim_axi_clk = {\n\t.halt_reg = 0xf07c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf07c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_prim_master_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_sec_axi_clk = {\n\t.halt_reg = 0x1007c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1007c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_usb3_sec_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_sec_master_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x38004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x38004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_hf_axi_clk = {\n\t.halt_reg = 0xb030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camera_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_sf_axi_clk = {\n\t.halt_reg = 0xb034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camera_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_mp_axi_clk = {\n\t.halt_reg = 0xa609c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa609c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_mp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_mp_master_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {\n\t.halt_reg = 0xf078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_prim_master_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_sec_axi_clk = {\n\t.halt_reg = 0x10078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_sec_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_sec_master_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch gcc_cpuss_ahb_clk = {\n\t.halt_reg = 0x48000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cpuss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_cpuss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cpuss_rbcpr_clk = {\n\t.halt_reg = 0x48008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x48008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cpuss_rbcpr_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_gpu_axi_clk = {\n\t.halt_reg = 0x71154,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x71154,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ddrss_gpu_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_hf_axi_clk = {\n\t.halt_reg = 0xb038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_sf_axi_clk = {\n\t.halt_reg = 0xb03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac_axi_clk = {\n\t.halt_reg = 0x6010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_emac_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac_ptp_clk = {\n\t.halt_reg = 0x6034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_emac_ptp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_emac_ptp_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac_rgmii_clk = {\n\t.halt_reg = 0x6018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_emac_rgmii_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_emac_rgmii_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac_slv_ahb_clk = {\n\t.halt_reg = 0x6014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x6014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_emac_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x64000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x64000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_gp1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x65000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x65000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_gp2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x66000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x66000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_gp3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp4_clk = {\n\t.halt_reg = 0xbe000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xbe000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_gp4_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp5_clk = {\n\t.halt_reg = 0xbf000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xbf000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_gp5_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gpll0_out_even.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_memnoc_gfx_clk = {\n\t.halt_reg = 0x7100c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7100c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_memnoc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {\n\t.halt_reg = 0x71018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x71018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_snoc_dvm_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_at_clk = {\n\t.halt_reg = 0x4d010,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4d010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_at_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_axi_clk = {\n\t.halt_reg = 0x4d008,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_npu_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gpll0_out_even.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_npu_trig_clk = {\n\t.halt_reg = 0x4d00c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4d00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_npu_trig_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_phy_refgen_clk = {\n\t.halt_reg = 0x6f02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6f02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie0_phy_refgen_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_pcie_phy_refgen_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie1_phy_refgen_clk = {\n\t.halt_reg = 0x6f030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6f030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie1_phy_refgen_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_pcie_phy_refgen_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie2_phy_refgen_clk = {\n\t.halt_reg = 0x6f034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6f034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie2_phy_refgen_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_pcie_phy_refgen_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie3_phy_refgen_clk = {\n\t.halt_reg = 0x6f038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6f038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie3_phy_refgen_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_pcie_phy_refgen_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x6b020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_pcie_0_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x6b01c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_clkref_clk = {\n\t.halt_reg = 0x8c00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x6b018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x6b024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x6b014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_q2a_axi_clk = {\n\t.halt_reg = 0x6b010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_aux_clk = {\n\t.halt_reg = 0x8d020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_pcie_1_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_cfg_ahb_clk = {\n\t.halt_reg = 0x8d01c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8d01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_clkref_clk = {\n\t.halt_reg = 0x8c02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_mstr_axi_clk = {\n\t.halt_reg = 0x8d018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_clk = {\n\t.halt_reg = 0x8d024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(30),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_axi_clk = {\n\t.halt_reg = 0x8d014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8d014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_q2a_axi_clk = {\n\t.halt_reg = 0x8d010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_aux_clk = {\n\t.halt_reg = 0x9d020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_pcie_2_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_cfg_ahb_clk = {\n\t.halt_reg = 0x9d01c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_clkref_clk = {\n\t.halt_reg = 0x8c014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_mstr_axi_clk = {\n\t.halt_reg = 0x9d018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_pipe_clk = {\n\t.halt_reg = 0x9d024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_slv_axi_clk = {\n\t.halt_reg = 0x9d014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_slv_q2a_axi_clk = {\n\t.halt_reg = 0x9d010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3_aux_clk = {\n\t.halt_reg = 0xa3020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_3_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_pcie_3_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3_cfg_ahb_clk = {\n\t.halt_reg = 0xa301c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa301c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_3_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3_clkref_clk = {\n\t.halt_reg = 0x8c018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_3_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3_mstr_axi_clk = {\n\t.halt_reg = 0xa3018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_3_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3_pipe_clk = {\n\t.halt_reg = 0xa3024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_3_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3_slv_axi_clk = {\n\t.halt_reg = 0xa3014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa3014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_3_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3_slv_q2a_axi_clk = {\n\t.halt_reg = 0xa3010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_3_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_phy_aux_clk = {\n\t.halt_reg = 0x6f004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_pcie_0_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_pdm2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x33004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x33004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x33004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x33008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x34004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_nrt_ahb_clk = {\n\t.halt_reg = 0xb018,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xb018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_camera_nrt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_rt_ahb_clk = {\n\t.halt_reg = 0xb01c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xb01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_camera_rt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp_ahb_clk = {\n\t.halt_reg = 0xb020,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xb020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_disp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_cvp_ahb_clk = {\n\t.halt_reg = 0xb010,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xb010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_cvp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_vcodec_ahb_clk = {\n\t.halt_reg = 0xb014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xb014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_vcodec_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qspi_1_cnoc_periph_ahb_clk = {\n\t.halt_reg = 0x4a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qspi_1_cnoc_periph_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qspi_1_core_clk = {\n\t.halt_reg = 0x4a008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4a008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qspi_1_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_qspi_1_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qspi_cnoc_periph_ahb_clk = {\n\t.halt_reg = 0x4b000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qspi_cnoc_periph_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qspi_core_clk = {\n\t.halt_reg = 0x4b004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qspi_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_qspi_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s0_clk = {\n\t.halt_reg = 0x17144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_qupv3_wrap0_s0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s1_clk = {\n\t.halt_reg = 0x17274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s2_clk = {\n\t.halt_reg = 0x173a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s3_clk = {\n\t.halt_reg = 0x174d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s4_clk = {\n\t.halt_reg = 0x17604,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s4_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s5_clk = {\n\t.halt_reg = 0x17734,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s5_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s6_clk = {\n\t.halt_reg = 0x17864,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s6_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s7_clk = {\n\t.halt_reg = 0x17994,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s7_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s0_clk = {\n\t.halt_reg = 0x18144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap1_s0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s1_clk = {\n\t.halt_reg = 0x18274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap1_s1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s2_clk = {\n\t.halt_reg = 0x183a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap1_s2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s3_clk = {\n\t.halt_reg = 0x184d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap1_s3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s4_clk = {\n\t.halt_reg = 0x18604,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap1_s4_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s5_clk = {\n\t.halt_reg = 0x18734,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap1_s5_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s0_clk = {\n\t.halt_reg = 0x1e144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap2_s0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s1_clk = {\n\t.halt_reg = 0x1e274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap2_s1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s2_clk = {\n\t.halt_reg = 0x1e3a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap2_s2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s3_clk = {\n\t.halt_reg = 0x1e4d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap2_s3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s4_clk = {\n\t.halt_reg = 0x1e604,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap2_s4_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s5_clk = {\n\t.halt_reg = 0x1e734,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap2_s5_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {\n\t.halt_reg = 0x17004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_0_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {\n\t.halt_reg = 0x17008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_0_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_m_ahb_clk = {\n\t.halt_reg = 0x18004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_1_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_s_ahb_clk = {\n\t.halt_reg = 0x18008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x18008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_1_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_2_m_ahb_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_2_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_2_s_ahb_clk = {\n\t.halt_reg = 0x1e008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1e008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52014,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_2_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x14008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x14004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_sdcc2_apps_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_ahb_clk = {\n\t.halt_reg = 0x16008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_apps_clk = {\n\t.halt_reg = 0x16004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_sdcc4_apps_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch gcc_sys_noc_cpuss_ahb_clk = {\n\t.halt_reg = 0x4819c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_cpuss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_cpuss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ahb_clk = {\n\t.halt_reg = 0x36004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_inactivity_timers_clk = {\n\t.halt_reg = 0x3600c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_inactivity_timers_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ref_clk = {\n\t.halt_reg = 0x36008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_tsif_ref_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_2_ahb_clk = {\n\t.halt_reg = 0xa2014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xa2014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xa2014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_2_axi_clk = {\n\t.halt_reg = 0xa2010,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xa2010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xa2010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_2_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_card_2_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_2_ice_core_clk = {\n\t.halt_reg = 0xa205c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xa205c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xa205c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_2_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_card_2_ice_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_2_phy_aux_clk = {\n\t.halt_reg = 0xa2090,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xa2090,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xa2090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_2_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_card_2_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_2_rx_symbol_0_clk = {\n\t.halt_reg = 0xa201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_2_rx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_2_rx_symbol_1_clk = {\n\t.halt_reg = 0xa20ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa20ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_2_rx_symbol_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_2_tx_symbol_0_clk = {\n\t.halt_reg = 0xa2018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa2018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_2_tx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_2_unipro_core_clk = {\n\t.halt_reg = 0xa2058,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0xa2058,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xa2058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_2_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_card_2_unipro_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_ahb_clk = {\n\t.halt_reg = 0x75014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x75014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_axi_clk = {\n\t.halt_reg = 0x75010,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x75010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_axi_hw_ctl_clk = {\n\t.halt_reg = 0x75010,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x75010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_axi_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_ice_core_clk = {\n\t.halt_reg = 0x7505c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x7505c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7505c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_ice_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_ice_core_hw_ctl_clk = {\n\t.halt_reg = 0x7505c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x7505c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7505c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_ice_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_ice_core_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_phy_aux_clk = {\n\t.halt_reg = 0x75090,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x75090,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_phy_aux_hw_ctl_clk = {\n\t.halt_reg = 0x75090,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x75090,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75090,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_phy_aux_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_phy_aux_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_rx_symbol_0_clk = {\n\t.halt_reg = 0x7501c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_rx_symbol_1_clk = {\n\t.halt_reg = 0x750ac,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x750ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_tx_symbol_0_clk = {\n\t.halt_reg = 0x75018,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x75018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_tx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_unipro_core_clk = {\n\t.halt_reg = 0x75058,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x75058,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_unipro_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_unipro_core_hw_ctl_clk = {\n\t.halt_reg = 0x75058,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x75058,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75058,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_unipro_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_card_unipro_core_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ahb_clk = {\n\t.halt_reg = 0x77014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_clk = {\n\t.halt_reg = 0x77010,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x77010,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_axi_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_clk = {\n\t.halt_reg = 0x7705c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x7705c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7705c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_ice_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_hw_ctl_clk = {\n\t.halt_reg = 0x7705c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x7705c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7705c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_ice_core_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_clk = {\n\t.halt_reg = 0x77090,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77090,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_hw_ctl_clk = {\n\t.halt_reg = 0x77090,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77090,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77090,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_phy_aux_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_0_clk = {\n\t.halt_reg = 0x7701c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x7701c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_1_clk = {\n\t.halt_reg = 0x770ac,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x770ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_tx_symbol_0_clk = {\n\t.halt_reg = 0x77018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x77018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_clk = {\n\t.halt_reg = 0x77058,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77058,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_unipro_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_hw_ctl_clk = {\n\t.halt_reg = 0x77058,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x77058,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77058,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_ufs_phy_unipro_core_clk.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch_simple_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mp_master_clk = {\n\t.halt_reg = 0xa6010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa6010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mp_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_mp_master_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mp_mock_utmi_clk = {\n\t.halt_reg = 0xa6018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa6018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mp_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_mp_mock_utmi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mp_sleep_clk = {\n\t.halt_reg = 0xa6014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa6014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mp_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_master_clk = {\n\t.halt_reg = 0xf010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_prim_master_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_mock_utmi_clk = {\n\t.halt_reg = 0xf018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_prim_mock_utmi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_sleep_clk = {\n\t.halt_reg = 0xf014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_master_clk = {\n\t.halt_reg = 0x10010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_sec_master_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_mock_utmi_clk = {\n\t.halt_reg = 0x10018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb30_sec_mock_utmi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_sleep_clk = {\n\t.halt_reg = 0x10014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp_phy_aux_clk = {\n\t.halt_reg = 0xa6050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa6050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_mp_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb3_mp_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp_phy_com_aux_clk = {\n\t.halt_reg = 0xa6054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa6054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_mp_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb3_mp_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp_phy_pipe_0_clk = {\n\t.halt_reg = 0xa6058,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0xa6058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_mp_phy_pipe_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp_phy_pipe_1_clk = {\n\t.halt_reg = 0xa605c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0xa605c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_mp_phy_pipe_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_clkref_clk = {\n\t.halt_reg = 0x8c008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_aux_clk = {\n\t.halt_reg = 0xf050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb3_prim_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {\n\t.halt_reg = 0xf054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb3_prim_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_pipe_clk = {\n\t.halt_reg = 0xf058,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0xf058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_clkref_clk = {\n\t.halt_reg = 0x8c028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sec_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_aux_clk = {\n\t.halt_reg = 0x10050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sec_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb3_sec_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_com_aux_clk = {\n\t.halt_reg = 0x10054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sec_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t      &gcc_usb3_sec_phy_aux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_pipe_clk = {\n\t.halt_reg = 0x10058,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x10058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sec_phy_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi0_clk = {\n\t.halt_reg = 0xb024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_axi0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi1_clk = {\n\t.halt_reg = 0xb028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_axi1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axic_clk = {\n\t.halt_reg = 0xb02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_axic_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc usb30_sec_gdsc = {\n\t.gdscr = 0x10004,\n\t.pd = {\n\t\t.name = \"usb30_sec_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc emac_gdsc = {\n\t.gdscr = 0x6004,\n\t.pd = {\n\t\t.name = \"emac_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc usb30_prim_gdsc = {\n\t.gdscr = 0xf004,\n\t.pd = {\n\t\t.name = \"usb30_prim_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc pcie_0_gdsc = {\n\t.gdscr = 0x6b004,\n\t.pd = {\n\t\t.name = \"pcie_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc ufs_card_gdsc = {\n\t.gdscr = 0x75004,\n\t.pd = {\n\t\t.name = \"ufs_card_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc ufs_phy_gdsc = {\n\t.gdscr = 0x77004,\n\t.pd = {\n\t\t.name = \"ufs_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc pcie_1_gdsc = {\n\t.gdscr = 0x8d004,\n\t.pd = {\n\t\t.name = \"pcie_1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc pcie_2_gdsc = {\n\t.gdscr = 0x9d004,\n\t.pd = {\n\t\t.name = \"pcie_2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc ufs_card_2_gdsc = {\n\t.gdscr = 0xa2004,\n\t.pd = {\n\t\t.name = \"ufs_card_2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc pcie_3_gdsc = {\n\t.gdscr = 0xa3004,\n\t.pd = {\n\t\t.name = \"pcie_3_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc usb30_mp_gdsc = {\n\t.gdscr = 0xa6004,\n\t.pd = {\n\t\t.name = \"usb30_mp_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct clk_regmap *gcc_sc8180x_clocks[] = {\n\t[GCC_AGGRE_NOC_PCIE_TBU_CLK] = &gcc_aggre_noc_pcie_tbu_clk.clkr,\n\t[GCC_AGGRE_UFS_CARD_AXI_CLK] = &gcc_aggre_ufs_card_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_CARD_AXI_HW_CTL_CLK] = &gcc_aggre_ufs_card_axi_hw_ctl_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_aggre_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_AGGRE_USB3_MP_AXI_CLK] = &gcc_aggre_usb3_mp_axi_clk.clkr,\n\t[GCC_AGGRE_USB3_PRIM_AXI_CLK] = &gcc_aggre_usb3_prim_axi_clk.clkr,\n\t[GCC_AGGRE_USB3_SEC_AXI_CLK] = &gcc_aggre_usb3_sec_axi_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CAMERA_HF_AXI_CLK] = &gcc_camera_hf_axi_clk.clkr,\n\t[GCC_CAMERA_SF_AXI_CLK] = &gcc_camera_sf_axi_clk.clkr,\n\t[GCC_CFG_NOC_USB3_MP_AXI_CLK] = &gcc_cfg_noc_usb3_mp_axi_clk.clkr,\n\t[GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,\n\t[GCC_CFG_NOC_USB3_SEC_AXI_CLK] = &gcc_cfg_noc_usb3_sec_axi_clk.clkr,\n\t[GCC_CPUSS_AHB_CLK] = &gcc_cpuss_ahb_clk.clkr,\n\t[GCC_CPUSS_AHB_CLK_SRC] = &gcc_cpuss_ahb_clk_src.clkr,\n\t[GCC_CPUSS_RBCPR_CLK] = &gcc_cpuss_rbcpr_clk.clkr,\n\t[GCC_DDRSS_GPU_AXI_CLK] = &gcc_ddrss_gpu_axi_clk.clkr,\n\t[GCC_DISP_HF_AXI_CLK] = &gcc_disp_hf_axi_clk.clkr,\n\t[GCC_DISP_SF_AXI_CLK] = &gcc_disp_sf_axi_clk.clkr,\n\t[GCC_EMAC_AXI_CLK] = &gcc_emac_axi_clk.clkr,\n\t[GCC_EMAC_PTP_CLK] = &gcc_emac_ptp_clk.clkr,\n\t[GCC_EMAC_PTP_CLK_SRC] = &gcc_emac_ptp_clk_src.clkr,\n\t[GCC_EMAC_RGMII_CLK] = &gcc_emac_rgmii_clk.clkr,\n\t[GCC_EMAC_RGMII_CLK_SRC] = &gcc_emac_rgmii_clk_src.clkr,\n\t[GCC_EMAC_SLV_AHB_CLK] = &gcc_emac_slv_ahb_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_GP4_CLK] = &gcc_gp4_clk.clkr,\n\t[GCC_GP4_CLK_SRC] = &gcc_gp4_clk_src.clkr,\n\t[GCC_GP5_CLK] = &gcc_gp5_clk.clkr,\n\t[GCC_GP5_CLK_SRC] = &gcc_gp5_clk_src.clkr,\n\t[GCC_GPU_GPLL0_CLK_SRC] = &gcc_gpu_gpll0_clk_src.clkr,\n\t[GCC_GPU_GPLL0_DIV_CLK_SRC] = &gcc_gpu_gpll0_div_clk_src.clkr,\n\t[GCC_GPU_MEMNOC_GFX_CLK] = &gcc_gpu_memnoc_gfx_clk.clkr,\n\t[GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,\n\t[GCC_NPU_AT_CLK] = &gcc_npu_at_clk.clkr,\n\t[GCC_NPU_AXI_CLK] = &gcc_npu_axi_clk.clkr,\n\t[GCC_NPU_AXI_CLK_SRC] = &gcc_npu_axi_clk_src.clkr,\n\t[GCC_NPU_GPLL0_CLK_SRC] = &gcc_npu_gpll0_clk_src.clkr,\n\t[GCC_NPU_GPLL0_DIV_CLK_SRC] = &gcc_npu_gpll0_div_clk_src.clkr,\n\t[GCC_NPU_TRIG_CLK] = &gcc_npu_trig_clk.clkr,\n\t[GCC_PCIE0_PHY_REFGEN_CLK] = &gcc_pcie0_phy_refgen_clk.clkr,\n\t[GCC_PCIE1_PHY_REFGEN_CLK] = &gcc_pcie1_phy_refgen_clk.clkr,\n\t[GCC_PCIE2_PHY_REFGEN_CLK] = &gcc_pcie2_phy_refgen_clk.clkr,\n\t[GCC_PCIE3_PHY_REFGEN_CLK] = &gcc_pcie3_phy_refgen_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK_SRC] = &gcc_pcie_0_aux_clk_src.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_CLKREF_CLK] = &gcc_pcie_0_clkref_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_0_SLV_Q2A_AXI_CLK] = &gcc_pcie_0_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK_SRC] = &gcc_pcie_1_aux_clk_src.clkr,\n\t[GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_1_CLKREF_CLK] = &gcc_pcie_1_clkref_clk.clkr,\n\t[GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,\n\t[GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,\n\t[GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,\n\t[GCC_PCIE_1_SLV_Q2A_AXI_CLK] = &gcc_pcie_1_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_2_AUX_CLK] = &gcc_pcie_2_aux_clk.clkr,\n\t[GCC_PCIE_2_AUX_CLK_SRC] = &gcc_pcie_2_aux_clk_src.clkr,\n\t[GCC_PCIE_2_CFG_AHB_CLK] = &gcc_pcie_2_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_2_CLKREF_CLK] = &gcc_pcie_2_clkref_clk.clkr,\n\t[GCC_PCIE_2_MSTR_AXI_CLK] = &gcc_pcie_2_mstr_axi_clk.clkr,\n\t[GCC_PCIE_2_PIPE_CLK] = &gcc_pcie_2_pipe_clk.clkr,\n\t[GCC_PCIE_2_SLV_AXI_CLK] = &gcc_pcie_2_slv_axi_clk.clkr,\n\t[GCC_PCIE_2_SLV_Q2A_AXI_CLK] = &gcc_pcie_2_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_3_AUX_CLK] = &gcc_pcie_3_aux_clk.clkr,\n\t[GCC_PCIE_3_AUX_CLK_SRC] = &gcc_pcie_3_aux_clk_src.clkr,\n\t[GCC_PCIE_3_CFG_AHB_CLK] = &gcc_pcie_3_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_3_CLKREF_CLK] = &gcc_pcie_3_clkref_clk.clkr,\n\t[GCC_PCIE_3_MSTR_AXI_CLK] = &gcc_pcie_3_mstr_axi_clk.clkr,\n\t[GCC_PCIE_3_PIPE_CLK] = &gcc_pcie_3_pipe_clk.clkr,\n\t[GCC_PCIE_3_SLV_AXI_CLK] = &gcc_pcie_3_slv_axi_clk.clkr,\n\t[GCC_PCIE_3_SLV_Q2A_AXI_CLK] = &gcc_pcie_3_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_PHY_AUX_CLK] = &gcc_pcie_phy_aux_clk.clkr,\n\t[GCC_PCIE_PHY_REFGEN_CLK_SRC] = &gcc_pcie_phy_refgen_clk_src.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_QMIP_CAMERA_NRT_AHB_CLK] = &gcc_qmip_camera_nrt_ahb_clk.clkr,\n\t[GCC_QMIP_CAMERA_RT_AHB_CLK] = &gcc_qmip_camera_rt_ahb_clk.clkr,\n\t[GCC_QMIP_DISP_AHB_CLK] = &gcc_qmip_disp_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_CVP_AHB_CLK] = &gcc_qmip_video_cvp_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_VCODEC_AHB_CLK] = &gcc_qmip_video_vcodec_ahb_clk.clkr,\n\t[GCC_QSPI_1_CNOC_PERIPH_AHB_CLK] = &gcc_qspi_1_cnoc_periph_ahb_clk.clkr,\n\t[GCC_QSPI_1_CORE_CLK] = &gcc_qspi_1_core_clk.clkr,\n\t[GCC_QSPI_1_CORE_CLK_SRC] = &gcc_qspi_1_core_clk_src.clkr,\n\t[GCC_QSPI_CNOC_PERIPH_AHB_CLK] = &gcc_qspi_cnoc_periph_ahb_clk.clkr,\n\t[GCC_QSPI_CORE_CLK] = &gcc_qspi_core_clk.clkr,\n\t[GCC_QSPI_CORE_CLK_SRC] = &gcc_qspi_core_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK_SRC] = &gcc_qupv3_wrap0_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK] = &gcc_qupv3_wrap0_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK_SRC] = &gcc_qupv3_wrap0_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK_SRC] = &gcc_qupv3_wrap1_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK] = &gcc_qupv3_wrap1_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK_SRC] = &gcc_qupv3_wrap1_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK] = &gcc_qupv3_wrap1_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK_SRC] = &gcc_qupv3_wrap1_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK] = &gcc_qupv3_wrap1_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK_SRC] = &gcc_qupv3_wrap1_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK] = &gcc_qupv3_wrap1_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK_SRC] = &gcc_qupv3_wrap1_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK] = &gcc_qupv3_wrap1_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK_SRC] = &gcc_qupv3_wrap1_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S0_CLK] = &gcc_qupv3_wrap2_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S0_CLK_SRC] = &gcc_qupv3_wrap2_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S1_CLK] = &gcc_qupv3_wrap2_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S1_CLK_SRC] = &gcc_qupv3_wrap2_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S2_CLK] = &gcc_qupv3_wrap2_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S2_CLK_SRC] = &gcc_qupv3_wrap2_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S3_CLK] = &gcc_qupv3_wrap2_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S3_CLK_SRC] = &gcc_qupv3_wrap2_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S4_CLK] = &gcc_qupv3_wrap2_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S4_CLK_SRC] = &gcc_qupv3_wrap2_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S5_CLK] = &gcc_qupv3_wrap2_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S5_CLK_SRC] = &gcc_qupv3_wrap2_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_M_AHB_CLK] = &gcc_qupv3_wrap_1_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_S_AHB_CLK] = &gcc_qupv3_wrap_1_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_2_M_AHB_CLK] = &gcc_qupv3_wrap_2_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_2_S_AHB_CLK] = &gcc_qupv3_wrap_2_s_ahb_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK_SRC] = &gcc_sdcc2_apps_clk_src.clkr,\n\t[GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK_SRC] = &gcc_sdcc4_apps_clk_src.clkr,\n\t[GCC_SYS_NOC_CPUSS_AHB_CLK] = &gcc_sys_noc_cpuss_ahb_clk.clkr,\n\t[GCC_TSIF_AHB_CLK] = &gcc_tsif_ahb_clk.clkr,\n\t[GCC_TSIF_INACTIVITY_TIMERS_CLK] = &gcc_tsif_inactivity_timers_clk.clkr,\n\t[GCC_TSIF_REF_CLK] = &gcc_tsif_ref_clk.clkr,\n\t[GCC_TSIF_REF_CLK_SRC] = &gcc_tsif_ref_clk_src.clkr,\n\t[GCC_UFS_CARD_2_AHB_CLK] = &gcc_ufs_card_2_ahb_clk.clkr,\n\t[GCC_UFS_CARD_2_AXI_CLK] = &gcc_ufs_card_2_axi_clk.clkr,\n\t[GCC_UFS_CARD_2_AXI_CLK_SRC] = &gcc_ufs_card_2_axi_clk_src.clkr,\n\t[GCC_UFS_CARD_2_ICE_CORE_CLK] = &gcc_ufs_card_2_ice_core_clk.clkr,\n\t[GCC_UFS_CARD_2_ICE_CORE_CLK_SRC] = &gcc_ufs_card_2_ice_core_clk_src.clkr,\n\t[GCC_UFS_CARD_2_PHY_AUX_CLK] = &gcc_ufs_card_2_phy_aux_clk.clkr,\n\t[GCC_UFS_CARD_2_PHY_AUX_CLK_SRC] = &gcc_ufs_card_2_phy_aux_clk_src.clkr,\n\t[GCC_UFS_CARD_2_RX_SYMBOL_0_CLK] = &gcc_ufs_card_2_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_CARD_2_RX_SYMBOL_1_CLK] = &gcc_ufs_card_2_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_CARD_2_TX_SYMBOL_0_CLK] = &gcc_ufs_card_2_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_CARD_2_UNIPRO_CORE_CLK] = &gcc_ufs_card_2_unipro_core_clk.clkr,\n\t[GCC_UFS_CARD_2_UNIPRO_CORE_CLK_SRC] = &gcc_ufs_card_2_unipro_core_clk_src.clkr,\n\t[GCC_UFS_CARD_AHB_CLK] = &gcc_ufs_card_ahb_clk.clkr,\n\t[GCC_UFS_CARD_AXI_CLK] = &gcc_ufs_card_axi_clk.clkr,\n\t[GCC_UFS_CARD_AXI_CLK_SRC] = &gcc_ufs_card_axi_clk_src.clkr,\n\t[GCC_UFS_CARD_AXI_HW_CTL_CLK] = &gcc_ufs_card_axi_hw_ctl_clk.clkr,\n\t[GCC_UFS_CARD_ICE_CORE_CLK] = &gcc_ufs_card_ice_core_clk.clkr,\n\t[GCC_UFS_CARD_ICE_CORE_CLK_SRC] = &gcc_ufs_card_ice_core_clk_src.clkr,\n\t[GCC_UFS_CARD_ICE_CORE_HW_CTL_CLK] = &gcc_ufs_card_ice_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_CARD_PHY_AUX_CLK] = &gcc_ufs_card_phy_aux_clk.clkr,\n\t[GCC_UFS_CARD_PHY_AUX_CLK_SRC] = &gcc_ufs_card_phy_aux_clk_src.clkr,\n\t[GCC_UFS_CARD_PHY_AUX_HW_CTL_CLK] = &gcc_ufs_card_phy_aux_hw_ctl_clk.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_0_CLK] = &gcc_ufs_card_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_1_CLK] = &gcc_ufs_card_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_CARD_TX_SYMBOL_0_CLK] = &gcc_ufs_card_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_CARD_UNIPRO_CORE_CLK] = &gcc_ufs_card_unipro_core_clk.clkr,\n\t[GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC] = &gcc_ufs_card_unipro_core_clk_src.clkr,\n\t[GCC_UFS_CARD_UNIPRO_CORE_HW_CTL_CLK] = &gcc_ufs_card_unipro_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_AHB_CLK] = &gcc_ufs_phy_ahb_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK] = &gcc_ufs_phy_axi_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK_SRC] = &gcc_ufs_phy_axi_clk_src.clkr,\n\t[GCC_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK_SRC] = &gcc_ufs_phy_ice_core_clk_src.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK] = &gcc_ufs_phy_ice_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK] = &gcc_ufs_phy_phy_aux_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK_SRC] = &gcc_ufs_phy_phy_aux_clk_src.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK] = &gcc_ufs_phy_phy_aux_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK] = &gcc_ufs_phy_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_1_CLK] = &gcc_ufs_phy_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK] = &gcc_ufs_phy_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK] = &gcc_ufs_phy_unipro_core_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC] = &gcc_ufs_phy_unipro_core_clk_src.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK] = &gcc_ufs_phy_unipro_core_hw_ctl_clk.clkr,\n\t[GCC_USB30_MP_MASTER_CLK] = &gcc_usb30_mp_master_clk.clkr,\n\t[GCC_USB30_MP_MASTER_CLK_SRC] = &gcc_usb30_mp_master_clk_src.clkr,\n\t[GCC_USB30_MP_MOCK_UTMI_CLK] = &gcc_usb30_mp_mock_utmi_clk.clkr,\n\t[GCC_USB30_MP_MOCK_UTMI_CLK_SRC] = &gcc_usb30_mp_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_MP_SLEEP_CLK] = &gcc_usb30_mp_sleep_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] = &gcc_usb30_prim_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,\n\t[GCC_USB30_SEC_MASTER_CLK] = &gcc_usb30_sec_master_clk.clkr,\n\t[GCC_USB30_SEC_MASTER_CLK_SRC] = &gcc_usb30_sec_master_clk_src.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_CLK] = &gcc_usb30_sec_mock_utmi_clk.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_CLK_SRC] = &gcc_usb30_sec_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_SEC_SLEEP_CLK] = &gcc_usb30_sec_sleep_clk.clkr,\n\t[GCC_USB3_MP_PHY_AUX_CLK] = &gcc_usb3_mp_phy_aux_clk.clkr,\n\t[GCC_USB3_MP_PHY_AUX_CLK_SRC] = &gcc_usb3_mp_phy_aux_clk_src.clkr,\n\t[GCC_USB3_MP_PHY_COM_AUX_CLK] = &gcc_usb3_mp_phy_com_aux_clk.clkr,\n\t[GCC_USB3_MP_PHY_PIPE_0_CLK] = &gcc_usb3_mp_phy_pipe_0_clk.clkr,\n\t[GCC_USB3_MP_PHY_PIPE_1_CLK] = &gcc_usb3_mp_phy_pipe_1_clk.clkr,\n\t[GCC_USB3_PRIM_CLKREF_CLK] = &gcc_usb3_prim_clkref_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK] = &gcc_usb3_prim_phy_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,\n\t[GCC_USB3_SEC_CLKREF_CLK] = &gcc_usb3_sec_clkref_clk.clkr,\n\t[GCC_USB3_SEC_PHY_AUX_CLK] = &gcc_usb3_sec_phy_aux_clk.clkr,\n\t[GCC_USB3_SEC_PHY_AUX_CLK_SRC] = &gcc_usb3_sec_phy_aux_clk_src.clkr,\n\t[GCC_USB3_SEC_PHY_COM_AUX_CLK] = &gcc_usb3_sec_phy_com_aux_clk.clkr,\n\t[GCC_USB3_SEC_PHY_PIPE_CLK] = &gcc_usb3_sec_phy_pipe_clk.clkr,\n\t[GCC_VIDEO_AXI0_CLK] = &gcc_video_axi0_clk.clkr,\n\t[GCC_VIDEO_AXI1_CLK] = &gcc_video_axi1_clk.clkr,\n\t[GCC_VIDEO_AXIC_CLK] = &gcc_video_axic_clk.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_OUT_EVEN] = &gpll0_out_even.clkr,\n\t[GPLL1] = &gpll1.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[GPLL7] = &gpll7.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_sc8180x_resets[] = {\n\t[GCC_EMAC_BCR] = { 0x6000 },\n\t[GCC_GPU_BCR] = { 0x71000 },\n\t[GCC_MMSS_BCR] = { 0xb000 },\n\t[GCC_NPU_BCR] = { 0x4d000 },\n\t[GCC_PCIE_0_BCR] = { 0x6b000 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0x6c01c },\n\t[GCC_PCIE_1_BCR] = { 0x8d000 },\n\t[GCC_PCIE_1_PHY_BCR] = { 0x8e01c },\n\t[GCC_PCIE_2_BCR] = { 0x9d000 },\n\t[GCC_PCIE_2_PHY_BCR] = { 0xa701c },\n\t[GCC_PCIE_3_BCR] = { 0xa3000 },\n\t[GCC_PCIE_3_PHY_BCR] = { 0xa801c },\n\t[GCC_PCIE_PHY_BCR] = { 0x6f000 },\n\t[GCC_PDM_BCR] = { 0x33000 },\n\t[GCC_PRNG_BCR] = { 0x34000 },\n\t[GCC_QSPI_1_BCR] = { 0x4a000 },\n\t[GCC_QSPI_BCR] = { 0x24008 },\n\t[GCC_QUPV3_WRAPPER_0_BCR] = { 0x17000 },\n\t[GCC_QUPV3_WRAPPER_1_BCR] = { 0x18000 },\n\t[GCC_QUPV3_WRAPPER_2_BCR] = { 0x1e000 },\n\t[GCC_QUSB2PHY_5_BCR] = { 0x12010 },\n\t[GCC_QUSB2PHY_MP0_BCR] = { 0x12008 },\n\t[GCC_QUSB2PHY_MP1_BCR] = { 0x1200c },\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x12000 },\n\t[GCC_QUSB2PHY_SEC_BCR] = { 0x12004 },\n\t[GCC_USB3_PHY_PRIM_SP0_BCR] = { 0x50000 },\n\t[GCC_USB3_PHY_PRIM_SP1_BCR] = { 0x50004 },\n\t[GCC_USB3_DP_PHY_PRIM_SP0_BCR] = { 0x50010 },\n\t[GCC_USB3_DP_PHY_PRIM_SP1_BCR] = { 0x50014 },\n\t[GCC_USB3_PHY_SEC_BCR] = { 0x50018 },\n\t[GCC_USB3PHY_PHY_SEC_BCR] = { 0x5001c },\n\t[GCC_USB3_DP_PHY_SEC_BCR] = { 0x50020 },\n\t[GCC_SDCC2_BCR] = { 0x14000 },\n\t[GCC_SDCC4_BCR] = { 0x16000 },\n\t[GCC_TSIF_BCR] = { 0x36000 },\n\t[GCC_UFS_CARD_2_BCR] = { 0xa2000 },\n\t[GCC_UFS_CARD_BCR] = { 0x75000 },\n\t[GCC_UFS_PHY_BCR] = { 0x77000 },\n\t[GCC_USB30_MP_BCR] = { 0xa6000 },\n\t[GCC_USB30_PRIM_BCR] = { 0xf000 },\n\t[GCC_USB30_SEC_BCR] = { 0x10000 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },\n\t[GCC_VIDEO_AXIC_CLK_BCR] = { 0xb02c, 2 },\n\t[GCC_VIDEO_AXI0_CLK_BCR] = { 0xb024, 2 },\n\t[GCC_VIDEO_AXI1_CLK_BCR] = { 0xb028, 2 },\n};\n\nstatic struct gdsc *gcc_sc8180x_gdscs[] = {\n\t[EMAC_GDSC] = &emac_gdsc,\n\t[PCIE_0_GDSC] = &pcie_0_gdsc,\n\t[PCIE_1_GDSC] = &pcie_1_gdsc,\n\t[PCIE_2_GDSC] = &pcie_2_gdsc,\n\t[PCIE_3_GDSC] = &pcie_3_gdsc,\n\t[UFS_CARD_GDSC] = &ufs_card_gdsc,\n\t[UFS_CARD_2_GDSC] = &ufs_card_2_gdsc,\n\t[UFS_PHY_GDSC] = &ufs_phy_gdsc,\n\t[USB30_MP_GDSC] = &usb30_mp_gdsc,\n\t[USB30_PRIM_GDSC] = &usb30_prim_gdsc,\n\t[USB30_SEC_GDSC] = &usb30_sec_gdsc,\n};\n\nstatic const struct regmap_config gcc_sc8180x_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0xc0004,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_sc8180x_desc = {\n\t.config = &gcc_sc8180x_regmap_config,\n\t.clks = gcc_sc8180x_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sc8180x_clocks),\n\t.resets = gcc_sc8180x_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sc8180x_resets),\n\t.gdscs = gcc_sc8180x_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sc8180x_gdscs),\n};\n\nstatic const struct of_device_id gcc_sc8180x_match_table[] = {\n\t{ .compatible = \"qcom,gcc-sc8180x\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sc8180x_match_table);\n\nstatic int gcc_sc8180x_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sc8180x_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_update_bits(regmap, 0xb004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xb008, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xb00c, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xb040, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xb044, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xb048, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x48004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x48190, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x4d004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x71004, BIT(0), BIT(0));\n\n\t \n\tregmap_update_bits(regmap, 0x4d110, 0x3, 0x3);\n\tregmap_update_bits(regmap, 0x71028, 0x3, 0x3);\n\n\treturn qcom_cc_really_probe(pdev, &gcc_sc8180x_desc, regmap);\n}\n\nstatic struct platform_driver gcc_sc8180x_driver = {\n\t.probe\t\t= gcc_sc8180x_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-sc8180x\",\n\t\t.of_match_table = gcc_sc8180x_match_table,\n\t},\n};\n\nstatic int __init gcc_sc8180x_init(void)\n{\n\treturn platform_driver_register(&gcc_sc8180x_driver);\n}\ncore_initcall(gcc_sc8180x_init);\n\nstatic void __exit gcc_sc8180x_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sc8180x_driver);\n}\nmodule_exit(gcc_sc8180x_exit);\n\nMODULE_DESCRIPTION(\"QTI GCC SC8180x driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}