# FPGA-test-board
FPGA Test Board designed for use with **DE10-NANO** by Terasic to provide external I/O devices to interface with the FPGA:
-40 pin GPIO header split into 5 PMod ports
-16x2 Character LCD
-2 UART RS-485 ports
-1 UART RS-282/USB port selected with switch
-8 Optocoupled Outputs
-8 ADC inputs 12-bit
-8 DIP switch input

![Board](https://github.com/LuisErnie/FPGA-test-board/blob/master/Top%20View.jpg)
