Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Feb  1 19:16:20 2017
| Host         : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6263 |         1071 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              97 |           34 |
| Yes          | No                    | No                     |            7257 |         1487 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5566 |         1234 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                        |                1 |              2 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                1 |              4 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | xc7z020_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              4 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | xc7z020_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/ap_sig_112                                                                                                                       | xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/SR[0]                                                                                      |                2 |              9 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/ap_sig_91                                                                                                                        |                                                                                                                                                        |                6 |             11 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/E[0]                                                                                              |                                                                                                                                                        |                3 |             11 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                        |                3 |             12 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                        |                6 |             12 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                        |                3 |             12 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                        |                3 |             12 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                        |                4 |             13 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                        |                2 |             14 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                        |                2 |             14 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                        |                8 |             20 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                        |                8 |             20 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                        |                5 |             20 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_write_reg_0                                                                    |               14 |             28 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                        |                5 |             32 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/rdata_reg[31]_i_9_n_2                                                                                                                 |                                                                                                                                                        |                8 |             32 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/rdata_reg[31]_i_7_n_2                                                                                                                 |                                                                                                                                                        |                8 |             32 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                        |                6 |             32 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                        |                7 |             32 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata[31]_i_1_n_2                                                                                 |                                                                                                                                                        |               10 |             32 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                        |                7 |             32 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                        |                9 |             34 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                        |                6 |             47 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                        |                6 |             47 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               14 |             57 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_93_reg[0]_i_8                                                                                                      |                                                                                                                                                        |               13 |             64 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/p_Repl2_3_reg_81                                                                                  |                                                                                                                                                        |              128 |            609 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/ap_sig_142                                                                                                                       | xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_write_reg_0                                                                    |              443 |           2048 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/ap_sig_123                                                                                                                       |                                                                                                                                                        |              307 |           2048 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/p_Repl2_3_reg_81                                                                                  | xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/p_Repl2_1_reg_93_reg[0]                                                                    |              783 |           3487 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 | xc7z020_i/bigint_math_0/inst/ap_NS_fsm__0[2]                                                                                                                  |                                                                                                                                                        |              932 |           4080 |
|  xc7z020_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                                        |             1593 |          10361 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


