#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 22 08:36:04 2019
# Process ID: 22852
# Current directory: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1
# Command line: vivado -log microblaze_ublaze_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_ublaze_0.tcl
# Log file: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.vds
# Journal file: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/vivado.jou
#-----------------------------------------------------------
source microblaze_ublaze_0.tcl -notrace
Command: synth_design -top microblaze_ublaze_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22918 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.328 ; gain = 85.992 ; free physical = 121477 ; free virtual = 500904
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_ublaze_0' [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:107]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 50000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblaze_ublaze_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:786]
INFO: [Synth 8-256] done synthesizing module 'microblaze_ublaze_0' (50#1) [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:107]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port Non_Secure
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_BID[0]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_BRESP[0]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_RID[0]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_RRESP[0]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_RLAST
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port MEM_DataBus_Exclusive
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port MEM_UMode
WARNING: [Synth 8-3331] design MMU has unconnected port Clk
WARNING: [Synth 8-3331] design MMU has unconnected port Reset
WARNING: [Synth 8-3331] design MMU has unconnected port IB_VMode
WARNING: [Synth 8-3331] design MMU has unconnected port IB_UMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_VMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_UMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_DataBus_Write
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Write_DCache_Instr
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Unmask_EA
WARNING: [Synth 8-3331] design MMU has unconnected port ICACHE_Valid_Addr
WARNING: [Synth 8-3331] design MMU has unconnected port OF_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_PID
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_ZPR
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBX
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBSX
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_EA
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[0]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[1]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[2]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[3]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[4]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[5]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[6]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[7]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[8]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[9]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[10]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[11]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[12]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[13]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[14]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[15]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[16]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[17]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[18]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[19]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[20]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[21]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[22]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[23]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[24]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[25]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[26]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[27]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[28]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[29]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[30]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[31]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_EA
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_PID
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_ZPR
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBX
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_EA
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_potential_exception
WARNING: [Synth 8-3331] design MMU has unconnected port WB_exception
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_Req_TLB_Done
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Invalidate
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[0]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[1]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[2]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[3]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[4]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[5]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[6]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[7]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[8]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[9]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[10]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[11]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[12]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[13]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[14]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[15]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[16]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[17]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[18]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[19]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[20]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[21]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[22]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[23]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[24]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[25]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1556.594 ; gain = 382.258 ; free physical = 121315 ; free virtual = 500744
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1556.594 ; gain = 382.258 ; free physical = 121338 ; free virtual = 500768
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_ublaze_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_ublaze_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 448 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 126 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 192 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1829.340 ; gain = 0.000 ; free physical = 121019 ; free virtual = 500449
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:56 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 121142 ; free virtual = 500572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:56 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 121141 ; free virtual = 500571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:56 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 121140 ; free virtual = 500570
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dbg_stop_instr_fetch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:59 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 121214 ; free virtual = 500644
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 29    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 177   
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 9     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 125   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 137   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4009] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sign_Extend_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_EE_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_EE_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_FSR_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Div_Overflow_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Left_Shift_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Insert_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Extract_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_potential_exception_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_SLR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_SHR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_fpu_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_SPR_PVR_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_load_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_MEM_Res_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EA_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_write_icache_done_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_dbg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_dbg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_dbg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PC_Valid_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Dbg_Clean_Stop_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_BTR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_store_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_SW_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_word_access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Word_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_hit_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Hit_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_EX_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[542]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:14 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 121142 ; free virtual = 500572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:02:26 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 121002 ; free virtual = 500432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:02:26 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120982 ; free virtual = 500412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:02:28 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120991 ; free virtual = 500421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:02:29 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120993 ; free virtual = 500424
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:02:29 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120993 ; free virtual = 500424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120985 ; free virtual = 500415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120984 ; free virtual = 500414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120974 ; free virtual = 500404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120974 ; free virtual = 500404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MicroBlaze  | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     1|
|2     |CARRY4    |     9|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    16|
|7     |LUT2      |    95|
|8     |LUT3      |   273|
|9     |LUT4      |   117|
|10    |LUT5      |   306|
|11    |LUT6      |   215|
|12    |LUT6_2    |    64|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   156|
|15    |MUXF7     |   108|
|16    |RAM32M    |    16|
|17    |SRL16E    |    75|
|18    |SRLC32E   |     1|
|19    |XORCY     |   126|
|20    |FDE       |    32|
|21    |FDR       |    89|
|22    |FDRE      |  1198|
|23    |FDS       |     1|
|24    |FDSE      |    36|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+------------------------------+------+
|      |Instance                                                                      |Module                        |Cells |
+------+------------------------------------------------------------------------------+------------------------------+------+
|1     |top                                                                           |                              |  2938|
|2     |  U0                                                                          |MicroBlaze                    |  2938|
|3     |    MicroBlaze_Core_I                                                         |MicroBlaze_Core               |  2578|
|4     |      \Performance.Core                                                       |MicroBlaze_GTi                |  2566|
|5     |        Data_Flow_I                                                           |Data_Flow_gti                 |  1088|
|6     |          ALU_I                                                               |ALU                           |   158|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                 |MB_MUXCY_493                  |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                |ALU_Bit__parameterized2       |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                           |MB_LUT4                       |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6__parameterized12      |     1|
|11    |              \Last_Bit.MULT_AND_I                                            |MB_MULT_AND                   |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_585            |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                           |MB_MUXCY_586                  |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                               |ALU_Bit                       |     5|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_583                 |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_584            |     4|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                               |ALU_Bit_494                   |     6|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_581                 |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_582            |     5|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                               |ALU_Bit_495                   |     5|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_579                 |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_580            |     4|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                               |ALU_Bit_496                   |     5|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_577                 |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_578            |     4|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                               |ALU_Bit_497                   |     5|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_575                 |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_576            |     4|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                               |ALU_Bit_498                   |     6|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_573                 |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_574            |     5|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                               |ALU_Bit_499                   |     6|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_571                 |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_572            |     5|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                               |ALU_Bit_500                   |     6|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_569                 |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_570            |     5|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                               |ALU_Bit_501                   |     5|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_567                 |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_568            |     4|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                               |ALU_Bit_502                   |     6|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_565                 |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_566            |     5|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                |ALU_Bit_503                   |     6|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_563                 |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_564            |     5|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                               |ALU_Bit_504                   |     5|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_561                 |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_562            |     4|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                               |ALU_Bit_505                   |     6|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_559                 |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_560            |     5|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                               |ALU_Bit_506                   |     5|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_557                 |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_558            |     4|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                               |ALU_Bit_507                   |     6|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_555                 |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_556            |     5|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                               |ALU_Bit_508                   |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_553                 |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_554            |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                               |ALU_Bit_509                   |     3|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_551                 |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_552            |     2|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                               |ALU_Bit_510                   |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_549                 |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_550            |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                               |ALU_Bit_511                   |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_547                 |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_548            |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                               |ALU_Bit_512                   |     3|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_545                 |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_546            |     2|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                               |ALU_Bit_513                   |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_543                 |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_544            |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                |ALU_Bit_514                   |     5|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_541                 |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_542            |     4|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                               |ALU_Bit_515                   |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_539                 |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_540            |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                               |ALU_Bit_516                   |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_537                 |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_538            |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                |ALU_Bit_517                   |     6|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_535                 |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_536            |     5|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                |ALU_Bit_518                   |     5|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_533                 |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_534            |     4|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                |ALU_Bit_519                   |     5|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_531                 |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_532            |     4|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                |ALU_Bit_520                   |     5|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_529                 |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_530            |     4|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                |ALU_Bit_521                   |     6|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_527                 |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_528            |     5|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                |ALU_Bit_522                   |     6|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_525                 |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_526            |     5|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                |ALU_Bit_523                   |     5|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2                     |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_524            |     4|
|107   |          Byte_Doublet_Handle_gti_I                                           |Byte_Doublet_Handle_gti       |    50|
|108   |          Data_Flow_Logic_I                                                   |Data_Flow_Logic               |   104|
|109   |            \Gen_Bits[0].MEM_EX_Result_Inst                                   |MB_FDRE_461                   |     1|
|110   |            \Gen_Bits[10].MEM_EX_Result_Inst                                  |MB_FDRE_462                   |     3|
|111   |            \Gen_Bits[11].MEM_EX_Result_Inst                                  |MB_FDRE_463                   |     2|
|112   |            \Gen_Bits[12].MEM_EX_Result_Inst                                  |MB_FDRE_464                   |     3|
|113   |            \Gen_Bits[13].MEM_EX_Result_Inst                                  |MB_FDRE_465                   |     3|
|114   |            \Gen_Bits[14].MEM_EX_Result_Inst                                  |MB_FDRE_466                   |     3|
|115   |            \Gen_Bits[15].MEM_EX_Result_Inst                                  |MB_FDRE_467                   |     2|
|116   |            \Gen_Bits[16].MEM_EX_Result_Inst                                  |MB_FDRE_468                   |     2|
|117   |            \Gen_Bits[17].MEM_EX_Result_Inst                                  |MB_FDRE_469                   |     2|
|118   |            \Gen_Bits[18].MEM_EX_Result_Inst                                  |MB_FDRE_470                   |     3|
|119   |            \Gen_Bits[19].MEM_EX_Result_Inst                                  |MB_FDRE_471                   |     2|
|120   |            \Gen_Bits[1].MEM_EX_Result_Inst                                   |MB_FDRE_472                   |     2|
|121   |            \Gen_Bits[20].MEM_EX_Result_Inst                                  |MB_FDRE_473                   |     3|
|122   |            \Gen_Bits[21].MEM_EX_Result_Inst                                  |MB_FDRE_474                   |     2|
|123   |            \Gen_Bits[22].MEM_EX_Result_Inst                                  |MB_FDRE_475                   |     3|
|124   |            \Gen_Bits[23].MEM_EX_Result_Inst                                  |MB_FDRE_476                   |     2|
|125   |            \Gen_Bits[24].MEM_EX_Result_Inst                                  |MB_FDRE_477                   |     2|
|126   |            \Gen_Bits[25].MEM_EX_Result_Inst                                  |MB_FDRE_478                   |     1|
|127   |            \Gen_Bits[26].MEM_EX_Result_Inst                                  |MB_FDRE_479                   |     2|
|128   |            \Gen_Bits[27].MEM_EX_Result_Inst                                  |MB_FDRE_480                   |     2|
|129   |            \Gen_Bits[28].MEM_EX_Result_Inst                                  |MB_FDRE_481                   |     1|
|130   |            \Gen_Bits[29].MEM_EX_Result_Inst                                  |MB_FDRE_482                   |     1|
|131   |            \Gen_Bits[2].MEM_EX_Result_Inst                                   |MB_FDRE_483                   |     3|
|132   |            \Gen_Bits[30].MEM_EX_Result_Inst                                  |MB_FDRE_484                   |     1|
|133   |            \Gen_Bits[31].MEM_EX_Result_Inst                                  |MB_FDRE_485                   |     2|
|134   |            \Gen_Bits[3].MEM_EX_Result_Inst                                   |MB_FDRE_486                   |     2|
|135   |            \Gen_Bits[4].MEM_EX_Result_Inst                                   |MB_FDRE_487                   |     3|
|136   |            \Gen_Bits[5].MEM_EX_Result_Inst                                   |MB_FDRE_488                   |     3|
|137   |            \Gen_Bits[6].MEM_EX_Result_Inst                                   |MB_FDRE_489                   |     3|
|138   |            \Gen_Bits[7].MEM_EX_Result_Inst                                   |MB_FDRE_490                   |     2|
|139   |            \Gen_Bits[8].MEM_EX_Result_Inst                                   |MB_FDRE_491                   |     2|
|140   |            \Gen_Bits[9].MEM_EX_Result_Inst                                   |MB_FDRE_492                   |     3|
|141   |          MUL_Unit_I                                                          |mul_unit                      |    20|
|142   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2      |dsp_module__parameterized1    |     1|
|143   |              \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1__parameterized1    |     1|
|144   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3      |dsp_module__parameterized3    |     1|
|145   |              \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1__parameterized3    |     1|
|146   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1               |dsp_module                    |     1|
|147   |              \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1                    |     1|
|148   |          Operand_Select_I                                                    |Operand_Select_gti            |   286|
|149   |            \Gen_Bit[0].MUXF7_I1                                              |MB_MUXF7_429                  |     1|
|150   |            \Gen_Bit[10].MUXF7_I1                                             |MB_MUXF7_430                  |     2|
|151   |            \Gen_Bit[11].MUXF7_I1                                             |MB_MUXF7_431                  |     2|
|152   |            \Gen_Bit[12].MUXF7_I1                                             |MB_MUXF7_432                  |     2|
|153   |            \Gen_Bit[13].MUXF7_I1                                             |MB_MUXF7_433                  |     2|
|154   |            \Gen_Bit[14].MUXF7_I1                                             |MB_MUXF7_434                  |     2|
|155   |            \Gen_Bit[15].MUXF7_I1                                             |MB_MUXF7_435                  |     2|
|156   |            \Gen_Bit[16].MUXF7_I1                                             |MB_MUXF7_436                  |     2|
|157   |            \Gen_Bit[17].MUXF7_I1                                             |MB_MUXF7_437                  |     2|
|158   |            \Gen_Bit[18].MUXF7_I1                                             |MB_MUXF7_438                  |     2|
|159   |            \Gen_Bit[19].MUXF7_I1                                             |MB_MUXF7_439                  |     2|
|160   |            \Gen_Bit[1].MUXF7_I1                                              |MB_MUXF7_440                  |     2|
|161   |            \Gen_Bit[20].MUXF7_I1                                             |MB_MUXF7_441                  |     2|
|162   |            \Gen_Bit[21].MUXF7_I1                                             |MB_MUXF7_442                  |     2|
|163   |            \Gen_Bit[22].MUXF7_I1                                             |MB_MUXF7_443                  |     2|
|164   |            \Gen_Bit[23].MUXF7_I1                                             |MB_MUXF7_444                  |     2|
|165   |            \Gen_Bit[24].MUXF7_I1                                             |MB_MUXF7_445                  |     3|
|166   |            \Gen_Bit[25].MUXF7_I1                                             |MB_MUXF7_446                  |     2|
|167   |            \Gen_Bit[26].MUXF7_I1                                             |MB_MUXF7_447                  |     3|
|168   |            \Gen_Bit[27].MUXF7_I1                                             |MB_MUXF7_448                  |     3|
|169   |            \Gen_Bit[28].MUXF7_I1                                             |MB_MUXF7_449                  |     2|
|170   |            \Gen_Bit[29].MUXF7_I1                                             |MB_MUXF7_450                  |     2|
|171   |            \Gen_Bit[2].MUXF7_I1                                              |MB_MUXF7_451                  |     2|
|172   |            \Gen_Bit[30].MUXF7_I1                                             |MB_MUXF7_452                  |     2|
|173   |            \Gen_Bit[31].MUXF7_I1                                             |MB_MUXF7_453                  |     3|
|174   |            \Gen_Bit[3].MUXF7_I1                                              |MB_MUXF7_454                  |     2|
|175   |            \Gen_Bit[4].MUXF7_I1                                              |MB_MUXF7_455                  |     2|
|176   |            \Gen_Bit[5].MUXF7_I1                                              |MB_MUXF7_456                  |     2|
|177   |            \Gen_Bit[6].MUXF7_I1                                              |MB_MUXF7_457                  |     2|
|178   |            \Gen_Bit[7].MUXF7_I1                                              |MB_MUXF7_458                  |     2|
|179   |            \Gen_Bit[8].MUXF7_I1                                              |MB_MUXF7_459                  |     2|
|180   |            \Gen_Bit[9].MUXF7_I1                                              |MB_MUXF7_460                  |     2|
|181   |          Register_File_I                                                     |Register_File_gti             |    16|
|182   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                |MB_RAM32M                     |     1|
|183   |            \Using_LUT6.All_RAM32M[10].ram32m_i                               |MB_RAM32M_414                 |     1|
|184   |            \Using_LUT6.All_RAM32M[11].ram32m_i                               |MB_RAM32M_415                 |     1|
|185   |            \Using_LUT6.All_RAM32M[12].ram32m_i                               |MB_RAM32M_416                 |     1|
|186   |            \Using_LUT6.All_RAM32M[13].ram32m_i                               |MB_RAM32M_417                 |     1|
|187   |            \Using_LUT6.All_RAM32M[14].ram32m_i                               |MB_RAM32M_418                 |     1|
|188   |            \Using_LUT6.All_RAM32M[15].ram32m_i                               |MB_RAM32M_419                 |     1|
|189   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                |MB_RAM32M_420                 |     1|
|190   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                |MB_RAM32M_421                 |     1|
|191   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                |MB_RAM32M_422                 |     1|
|192   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                |MB_RAM32M_423                 |     1|
|193   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                |MB_RAM32M_424                 |     1|
|194   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                |MB_RAM32M_425                 |     1|
|195   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                |MB_RAM32M_426                 |     1|
|196   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                |MB_RAM32M_427                 |     1|
|197   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                |MB_RAM32M_428                 |     1|
|198   |          Shift_Logic_Module_I                                                |Shift_Logic_Module_gti        |     0|
|199   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                |MB_MUXCY_240                  |     1|
|200   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                  |MB_MUXCY_241                  |     1|
|201   |          \Using_DAXI_ALU_Carry.direct_lut_INST                               |MB_LUT6_2__parameterized1     |     1|
|202   |          \Using_Div_Unit.Div_unit_I1                                         |Div_unit_gti                  |   351|
|203   |            \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                               |MB_MUXCY_XORCY_319            |     1|
|204   |            \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                              |MB_MUXCY_XORCY_320            |     2|
|205   |            \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                              |MB_MUXCY_XORCY_321            |     2|
|206   |            \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                              |MB_MUXCY_XORCY_322            |     2|
|207   |            \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                              |MB_MUXCY_XORCY_323            |     2|
|208   |            \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                              |MB_MUXCY_XORCY_324            |     2|
|209   |            \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                              |MB_MUXCY_XORCY_325            |     2|
|210   |            \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                              |MB_MUXCY_XORCY_326            |     2|
|211   |            \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                              |MB_MUXCY_XORCY_327            |     2|
|212   |            \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                              |MB_MUXCY_XORCY_328            |     2|
|213   |            \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                              |MB_MUXCY_XORCY_329            |     2|
|214   |            \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                               |MB_MUXCY_XORCY_330            |     2|
|215   |            \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                              |MB_MUXCY_XORCY_331            |     2|
|216   |            \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                              |MB_MUXCY_XORCY_332            |     2|
|217   |            \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                              |MB_MUXCY_XORCY_333            |     2|
|218   |            \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                              |MB_MUXCY_XORCY_334            |     2|
|219   |            \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                              |MB_MUXCY_XORCY_335            |     2|
|220   |            \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                              |MB_MUXCY_XORCY_336            |     2|
|221   |            \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                              |MB_MUXCY_XORCY_337            |     2|
|222   |            \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                              |MB_MUXCY_XORCY_338            |     2|
|223   |            \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                              |MB_MUXCY_XORCY_339            |     2|
|224   |            \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                              |MB_MUXCY_XORCY_340            |     2|
|225   |            \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                               |MB_MUXCY_XORCY_341            |     2|
|226   |            \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                              |MB_MUXCY_XORCY_342            |     2|
|227   |            \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                              |MB_MUXCY_XORCY_343            |     2|
|228   |            \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                               |MB_MUXCY_XORCY_344            |     2|
|229   |            \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                               |MB_MUXCY_XORCY_345            |     2|
|230   |            \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                               |MB_MUXCY_XORCY_346            |     2|
|231   |            \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                               |MB_MUXCY_XORCY_347            |     2|
|232   |            \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                               |MB_MUXCY_XORCY_348            |     2|
|233   |            \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                               |MB_MUXCY_XORCY_349            |     2|
|234   |            \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                               |MB_MUXCY_XORCY_350            |     2|
|235   |            \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                           |MB_MUXCY_XORCY_351            |     4|
|236   |            \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                            |MB_LUT4__parameterized1       |     1|
|237   |            \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                          |MB_MUXCY_XORCY_352            |     2|
|238   |            \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                           |MB_LUT4__parameterized1_353   |     1|
|239   |            \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                          |MB_MUXCY_XORCY_354            |     2|
|240   |            \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                           |MB_LUT4__parameterized1_355   |     1|
|241   |            \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                          |MB_MUXCY_XORCY_356            |     2|
|242   |            \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                           |MB_LUT4__parameterized1_357   |     1|
|243   |            \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                          |MB_MUXCY_XORCY_358            |     2|
|244   |            \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                           |MB_LUT4__parameterized1_359   |     1|
|245   |            \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                          |MB_MUXCY_XORCY_360            |     2|
|246   |            \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                           |MB_LUT4__parameterized1_361   |     1|
|247   |            \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                          |MB_MUXCY_XORCY_362            |     2|
|248   |            \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                           |MB_LUT4__parameterized1_363   |     1|
|249   |            \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                          |MB_MUXCY_XORCY_364            |     2|
|250   |            \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                           |MB_LUT4__parameterized1_365   |     1|
|251   |            \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                          |MB_MUXCY_XORCY_366            |     2|
|252   |            \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                           |MB_LUT4__parameterized1_367   |     1|
|253   |            \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                          |MB_MUXCY_XORCY_368            |     2|
|254   |            \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                           |MB_LUT4__parameterized1_369   |     1|
|255   |            \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                          |MB_MUXCY_XORCY_370            |     2|
|256   |            \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                           |MB_LUT4__parameterized1_371   |     1|
|257   |            \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                           |MB_MUXCY_XORCY_372            |     2|
|258   |            \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                            |MB_LUT4__parameterized1_373   |     1|
|259   |            \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                          |MB_MUXCY_XORCY_374            |     2|
|260   |            \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                           |MB_LUT4__parameterized1_375   |     1|
|261   |            \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                          |MB_MUXCY_XORCY_376            |     2|
|262   |            \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                           |MB_LUT4__parameterized1_377   |     1|
|263   |            \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                          |MB_MUXCY_XORCY_378            |     2|
|264   |            \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                           |MB_LUT4__parameterized1_379   |     1|
|265   |            \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                          |MB_MUXCY_XORCY_380            |     2|
|266   |            \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                           |MB_LUT4__parameterized1_381   |     1|
|267   |            \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                          |MB_MUXCY_XORCY_382            |     2|
|268   |            \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                           |MB_LUT4__parameterized1_383   |     1|
|269   |            \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                          |MB_MUXCY_XORCY_384            |     2|
|270   |            \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                           |MB_LUT4__parameterized1_385   |     1|
|271   |            \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                          |MB_MUXCY_XORCY_386            |     2|
|272   |            \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                           |MB_LUT4__parameterized1_387   |     1|
|273   |            \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                          |MB_MUXCY_XORCY_388            |     2|
|274   |            \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                           |MB_LUT4__parameterized1_389   |     1|
|275   |            \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                          |MB_MUXCY_XORCY_390            |     2|
|276   |            \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                           |MB_LUT4__parameterized1_391   |     1|
|277   |            \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                          |MB_MUXCY_XORCY_392            |     2|
|278   |            \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                           |MB_LUT4__parameterized1_393   |     1|
|279   |            \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                           |MB_MUXCY_XORCY_394            |     2|
|280   |            \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                            |MB_LUT4__parameterized1_395   |     1|
|281   |            \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                          |MB_MUXCY_XORCY_396            |     2|
|282   |            \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                           |MB_LUT4__parameterized1_397   |     1|
|283   |            \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                          |MB_MUXCY_XORCY_398            |     3|
|284   |            \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                           |MB_LUT4__parameterized1_399   |     1|
|285   |            \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                           |MB_MUXCY_XORCY_400            |     2|
|286   |            \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                            |MB_LUT4__parameterized1_401   |     1|
|287   |            \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                           |MB_MUXCY_XORCY_402            |     2|
|288   |            \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                            |MB_LUT4__parameterized1_403   |     1|
|289   |            \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                           |MB_MUXCY_XORCY_404            |     2|
|290   |            \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                            |MB_LUT4__parameterized1_405   |     1|
|291   |            \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                           |MB_MUXCY_XORCY_406            |     2|
|292   |            \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                            |MB_LUT4__parameterized1_407   |     1|
|293   |            \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                           |MB_MUXCY_XORCY_408            |     2|
|294   |            \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                            |MB_LUT4__parameterized1_409   |     1|
|295   |            \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                           |MB_MUXCY_XORCY_410            |     2|
|296   |            \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                            |MB_LUT4__parameterized1_411   |     1|
|297   |            \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                           |MB_MUXCY_XORCY_412            |     2|
|298   |            \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                            |MB_LUT4__parameterized1_413   |     1|
|299   |          Zero_Detect_I                                                       |Zero_Detect_gti               |    15|
|300   |            Part_Of_Zero_Carry_Start                                          |MB_MUXCY_312                  |     1|
|301   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                          |MB_MUXCY_313                  |     1|
|302   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                          |MB_MUXCY_314                  |     1|
|303   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                          |MB_MUXCY_315                  |     1|
|304   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                          |MB_MUXCY_316                  |     1|
|305   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                          |MB_MUXCY_317                  |     1|
|306   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                          |MB_MUXCY_318                  |     4|
|307   |          exception_registers_I1                                              |exception_registers_gti       |    64|
|308   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5     |     1|
|309   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                        |MB_FDE                        |     1|
|310   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_250 |     1|
|311   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                       |MB_FDE_251                    |     1|
|312   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_252 |     1|
|313   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                       |MB_FDE_253                    |     1|
|314   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_254 |     1|
|315   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                       |MB_FDE_255                    |     1|
|316   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_256 |     1|
|317   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                       |MB_FDE_257                    |     1|
|318   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_258 |     1|
|319   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                       |MB_FDE_259                    |     1|
|320   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_260 |     1|
|321   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                       |MB_FDE_261                    |     1|
|322   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_262 |     1|
|323   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                       |MB_FDE_263                    |     1|
|324   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_264 |     1|
|325   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                       |MB_FDE_265                    |     1|
|326   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_266 |     1|
|327   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                       |MB_FDE_267                    |     1|
|328   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_268 |     1|
|329   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                       |MB_FDE_269                    |     1|
|330   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_270 |     1|
|331   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                        |MB_FDE_271                    |     1|
|332   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_272 |     1|
|333   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                       |MB_FDE_273                    |     1|
|334   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_274 |     1|
|335   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                       |MB_FDE_275                    |     1|
|336   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_276 |     1|
|337   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                       |MB_FDE_277                    |     1|
|338   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_278 |     1|
|339   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                       |MB_FDE_279                    |     1|
|340   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_280 |     1|
|341   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                       |MB_FDE_281                    |     1|
|342   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_282 |     1|
|343   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                       |MB_FDE_283                    |     1|
|344   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_284 |     1|
|345   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                       |MB_FDE_285                    |     1|
|346   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_286 |     1|
|347   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                       |MB_FDE_287                    |     1|
|348   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_288 |     1|
|349   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                       |MB_FDE_289                    |     1|
|350   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_290 |     1|
|351   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                       |MB_FDE_291                    |     1|
|352   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_292 |     1|
|353   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                        |MB_FDE_293                    |     1|
|354   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_294 |     1|
|355   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                       |MB_FDE_295                    |     1|
|356   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_296 |     1|
|357   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                       |MB_FDE_297                    |     1|
|358   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_298 |     1|
|359   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                        |MB_FDE_299                    |     1|
|360   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_300 |     1|
|361   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                        |MB_FDE_301                    |     1|
|362   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_302 |     1|
|363   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                        |MB_FDE_303                    |     1|
|364   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_304 |     1|
|365   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                        |MB_FDE_305                    |     1|
|366   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_306 |     1|
|367   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                        |MB_FDE_307                    |     1|
|368   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_308 |     1|
|369   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                        |MB_FDE_309                    |     1|
|370   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_310 |     1|
|371   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                        |MB_FDE_311                    |     1|
|372   |          msr_reg_i                                                           |msr_reg_gti                   |    21|
|373   |            \MEM_MSR_Bits[25].Using_FDR.MSR_I                                 |MB_FDR_242                    |     2|
|374   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                 |MB_FDR_243                    |     2|
|375   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                 |MB_FDR_244                    |     3|
|376   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                 |MB_FDR_245                    |     2|
|377   |            \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                            |MB_FDR_246                    |     2|
|378   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                            |MB_FDR_247                    |     2|
|379   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                            |MB_FDR_248                    |     2|
|380   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                            |MB_FDR_249                    |     2|
|381   |        Decode_I                                                              |Decode_gti                    |  1267|
|382   |          PC_Module_I                                                         |PC_Module_gti                 |   347|
|383   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |MB_FDR_147                    |     3|
|384   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                         |MB_MUXF7_148                  |     2|
|385   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |MB_FDR_149                    |     3|
|386   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                        |MB_MUXF7_150                  |     2|
|387   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |MB_FDR_151                    |     3|
|388   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                        |MB_MUXF7_152                  |     2|
|389   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |MB_FDR_153                    |     3|
|390   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                        |MB_MUXF7_154                  |     2|
|391   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |MB_FDR_155                    |     3|
|392   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                        |MB_MUXF7_156                  |     2|
|393   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |MB_FDR_157                    |     3|
|394   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                        |MB_MUXF7_158                  |     2|
|395   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |MB_FDR_159                    |     3|
|396   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                        |MB_MUXF7_160                  |     2|
|397   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |MB_FDR_161                    |     3|
|398   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                        |MB_MUXF7_162                  |     2|
|399   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |MB_FDR_163                    |     3|
|400   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                        |MB_MUXF7_164                  |     2|
|401   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |MB_FDR_165                    |     3|
|402   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                        |MB_MUXF7_166                  |     2|
|403   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |MB_FDR_167                    |     3|
|404   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                        |MB_MUXF7_168                  |     2|
|405   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |MB_FDR_169                    |     3|
|406   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                         |MB_MUXF7_170                  |     2|
|407   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |MB_FDR_171                    |     3|
|408   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                        |MB_MUXF7_172                  |     2|
|409   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |MB_FDR_173                    |     3|
|410   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                        |MB_MUXF7_174                  |     2|
|411   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |MB_FDR_175                    |     3|
|412   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                        |MB_MUXF7_176                  |     2|
|413   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |MB_FDR_177                    |     3|
|414   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                        |MB_MUXF7_178                  |     2|
|415   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |MB_FDR_179                    |     3|
|416   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                        |MB_MUXF7_180                  |     2|
|417   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |MB_FDR_181                    |     3|
|418   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                        |MB_MUXF7_182                  |     2|
|419   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |MB_FDR_183                    |     3|
|420   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                        |MB_MUXF7_184                  |     2|
|421   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |MB_FDR_185                    |     3|
|422   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                        |MB_MUXF7_186                  |     2|
|423   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |MB_FDR_187                    |     3|
|424   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                        |MB_MUXF7_188                  |     2|
|425   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |MB_FDR_189                    |     3|
|426   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                        |MB_MUXF7_190                  |     2|
|427   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |MB_FDR_191                    |     3|
|428   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                         |MB_MUXF7_192                  |     2|
|429   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |MB_FDR_193                    |     3|
|430   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                        |MB_MUXF7_194                  |     2|
|431   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |MB_FDR_195                    |     3|
|432   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                        |MB_MUXF7_196                  |     2|
|433   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |MB_FDR_197                    |     3|
|434   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                         |MB_MUXF7_198                  |     2|
|435   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |MB_FDR_199                    |     3|
|436   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                         |MB_MUXF7_200                  |     2|
|437   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |MB_FDR_201                    |     3|
|438   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                         |MB_MUXF7_202                  |     2|
|439   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |MB_FDR_203                    |     3|
|440   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                         |MB_MUXF7_204                  |     2|
|441   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |MB_FDR_205                    |     3|
|442   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                         |MB_MUXF7_206                  |     2|
|443   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |MB_FDR_207                    |     3|
|444   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                         |MB_MUXF7_208                  |     2|
|445   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |MB_FDR_209                    |     3|
|446   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                         |MB_MUXF7_210                  |     2|
|447   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                |MB_MUXCY_XORCY                |     1|
|448   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                               |MB_MUXCY_XORCY_211            |     2|
|449   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                               |MB_MUXCY_XORCY_212            |     2|
|450   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                               |MB_MUXCY_XORCY_213            |     2|
|451   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                               |MB_MUXCY_XORCY_214            |     2|
|452   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                               |MB_MUXCY_XORCY_215            |     2|
|453   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                               |MB_MUXCY_XORCY_216            |     2|
|454   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                               |MB_MUXCY_XORCY_217            |     2|
|455   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                               |MB_MUXCY_XORCY_218            |     2|
|456   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                               |MB_MUXCY_XORCY_219            |     2|
|457   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                               |MB_MUXCY_XORCY_220            |     2|
|458   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                |MB_MUXCY_XORCY_221            |     2|
|459   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                               |MB_MUXCY_XORCY_222            |     2|
|460   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                               |MB_MUXCY_XORCY_223            |     2|
|461   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                               |MB_MUXCY_XORCY_224            |     2|
|462   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                               |MB_MUXCY_XORCY_225            |     2|
|463   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                               |MB_MUXCY_XORCY_226            |     2|
|464   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                               |MB_MUXCY_XORCY_227            |     2|
|465   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                               |MB_MUXCY_XORCY_228            |     2|
|466   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                               |MB_MUXCY_XORCY_229            |     2|
|467   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                               |MB_MUXCY_XORCY_230            |     2|
|468   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                               |MB_MUXCY_XORCY_231            |     2|
|469   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                |MB_MUXCY_XORCY_232            |     2|
|470   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                |MB_MUXCY_XORCY_233            |     2|
|471   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                |MB_MUXCY_XORCY_234            |     2|
|472   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                |MB_MUXCY_XORCY_235            |     2|
|473   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                |MB_MUXCY_XORCY_236            |     2|
|474   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                |MB_MUXCY_XORCY_237            |     2|
|475   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                |MB_MUXCY_XORCY_238            |     2|
|476   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                |MB_MUXCY_XORCY_239            |     2|
|477   |          PreFetch_Buffer_I1                                                  |PreFetch_Buffer_gti           |   509|
|478   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |MB_FDR_53                     |     5|
|479   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |MB_LUT6                       |     1|
|480   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |MB_FDR_54                     |     4|
|481   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |MB_LUT6_55                    |     1|
|482   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |MB_FDR_56                     |     1|
|483   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |MB_LUT6_57                    |     1|
|484   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |MB_FDR_58                     |    44|
|485   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |MB_LUT6_59                    |     1|
|486   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |MB_LUT6__parameterized2       |     1|
|487   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |MB_MUXF7                      |     1|
|488   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |MB_FDR_60                     |     5|
|489   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                      |MB_MUXF7_61                   |     1|
|490   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |MB_FDR_62                     |     4|
|491   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                     |MB_MUXF7_63                   |     1|
|492   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |MB_FDR_64                     |     1|
|493   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                     |MB_MUXF7_65                   |     1|
|494   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |MB_FDR_66                     |     2|
|495   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                     |MB_MUXF7_67                   |     1|
|496   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |MB_FDR_68                     |     2|
|497   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                     |MB_MUXF7_69                   |     1|
|498   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |MB_FDR_70                     |     1|
|499   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                     |MB_MUXF7_71                   |     1|
|500   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |MB_FDR_72                     |     1|
|501   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                     |MB_MUXF7_73                   |     1|
|502   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |MB_FDR_74                     |    18|
|503   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                     |MB_MUXF7_75                   |     1|
|504   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |MB_FDR_76                     |     8|
|505   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                     |MB_MUXF7_77                   |     1|
|506   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |MB_FDR_78                     |     2|
|507   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                     |MB_MUXF7_79                   |     1|
|508   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |MB_FDR_80                     |     2|
|509   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                     |MB_MUXF7_81                   |     1|
|510   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |MB_FDR_82                     |    15|
|511   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                      |MB_MUXF7_83                   |     1|
|512   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |MB_FDR_84                     |     2|
|513   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                     |MB_MUXF7_85                   |     1|
|514   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |MB_FDR_86                     |     4|
|515   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                     |MB_MUXF7_87                   |     1|
|516   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |MB_FDR_88                     |     2|
|517   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                     |MB_MUXF7_89                   |     1|
|518   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |MB_FDR_90                     |     2|
|519   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                     |MB_MUXF7_91                   |     1|
|520   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |MB_FDR_92                     |     2|
|521   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                     |MB_MUXF7_93                   |     1|
|522   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |MB_FDR_94                     |     2|
|523   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                     |MB_MUXF7_95                   |     1|
|524   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |MB_FDR_96                     |     3|
|525   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                     |MB_MUXF7_97                   |     1|
|526   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |MB_FDR_98                     |     2|
|527   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                     |MB_MUXF7_99                   |     1|
|528   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |MB_FDR_100                    |     2|
|529   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                     |MB_MUXF7_101                  |     1|
|530   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |MB_FDR_102                    |     2|
|531   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                     |MB_MUXF7_103                  |     1|
|532   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |MB_FDR_104                    |     6|
|533   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                      |MB_MUXF7_105                  |     1|
|534   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |MB_FDR_106                    |     3|
|535   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                     |MB_MUXF7_107                  |     1|
|536   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |MB_FDR_108                    |     3|
|537   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                     |MB_MUXF7_109                  |     1|
|538   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                       |MB_FDR_110                    |     1|
|539   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                     |MB_MUXF7_111                  |     2|
|540   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                       |MB_FDR_112                    |     1|
|541   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                     |MB_MUXF7_113                  |     1|
|542   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                       |MB_FDR_114                    |     4|
|543   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                     |MB_MUXF7_115                  |     1|
|544   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                       |MB_FDR_116                    |    47|
|545   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                     |MB_MUXF7_117                  |     1|
|546   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                       |MB_FDR_118                    |     1|
|547   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                     |MB_MUXF7_119                  |     1|
|548   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                       |MB_FDR_120                    |     2|
|549   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                     |MB_MUXF7_121                  |     1|
|550   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                       |MB_FDR_122                    |    72|
|551   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                     |MB_MUXF7_123                  |     1|
|552   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                       |MB_FDR_124                    |     2|
|553   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                     |MB_MUXF7_125                  |     1|
|554   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |MB_FDR_126                    |     4|
|555   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                      |MB_MUXF7_127                  |     1|
|556   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                       |MB_FDR_128                    |     2|
|557   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                     |MB_MUXF7_129                  |     1|
|558   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                       |MB_FDR_130                    |     1|
|559   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                     |MB_MUXF7_131                  |     1|
|560   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                       |MB_FDR_132                    |     3|
|561   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                     |MB_MUXF7_133                  |     1|
|562   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |MB_FDR_134                    |    11|
|563   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                      |MB_MUXF7_135                  |     1|
|564   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |MB_FDR_136                    |    10|
|565   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                      |MB_MUXF7_137                  |     1|
|566   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |MB_FDR_138                    |     4|
|567   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                      |MB_MUXF7_139                  |     1|
|568   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |MB_FDR_140                    |     3|
|569   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                      |MB_MUXF7_141                  |     1|
|570   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |MB_FDR_142                    |     7|
|571   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                      |MB_MUXF7_143                  |     1|
|572   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |MB_FDR_144                    |    41|
|573   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                      |MB_MUXF7_145                  |     1|
|574   |            Last_Sel_DFF                                                      |MB_FDS                        |    44|
|575   |            Mux_Select_Empty_LUT6                                             |MB_LUT6__parameterized4       |     1|
|576   |            Mux_Select_OF_Valid_LUT6                                          |MB_LUT6__parameterized6       |     1|
|577   |            OF_Valid_DFF                                                      |MB_FDR_146                    |     3|
|578   |          \Use_MuxCy[10].OF_Piperun_Stage                                     |carry_and                     |     1|
|579   |            MUXCY_I                                                           |MB_MUXCY_52                   |     1|
|580   |          \Use_MuxCy[11].OF_Piperun_Stage                                     |carry_and_2                   |     6|
|581   |            MUXCY_I                                                           |MB_MUXCY_51                   |     6|
|582   |          \Use_MuxCy[1].OF_Piperun_Stage                                      |carry_and_3                   |     1|
|583   |            MUXCY_I                                                           |MB_MUXCY_50                   |     1|
|584   |          \Use_MuxCy[2].OF_Piperun_Stage                                      |carry_and_4                   |     2|
|585   |            MUXCY_I                                                           |MB_MUXCY_49                   |     2|
|586   |          \Use_MuxCy[3].OF_Piperun_Stage                                      |carry_and_5                   |     2|
|587   |            MUXCY_I                                                           |MB_MUXCY_48                   |     2|
|588   |          \Use_MuxCy[4].OF_Piperun_Stage                                      |carry_and_6                   |     1|
|589   |            MUXCY_I                                                           |MB_MUXCY_47                   |     1|
|590   |          \Use_MuxCy[5].OF_Piperun_Stage                                      |carry_and_7                   |     1|
|591   |            MUXCY_I                                                           |MB_MUXCY_46                   |     1|
|592   |          \Use_MuxCy[6].OF_Piperun_Stage                                      |carry_and_8                   |     1|
|593   |            MUXCY_I                                                           |MB_MUXCY_45                   |     1|
|594   |          \Use_MuxCy[7].OF_Piperun_Stage                                      |carry_and_9                   |     1|
|595   |            MUXCY_I                                                           |MB_MUXCY_44                   |     1|
|596   |          \Use_MuxCy[8].OF_Piperun_Stage                                      |carry_and_10                  |     1|
|597   |            MUXCY_I                                                           |MB_MUXCY_43                   |     1|
|598   |          \Use_MuxCy[9].OF_Piperun_Stage                                      |carry_and_11                  |     1|
|599   |            MUXCY_I                                                           |MB_MUXCY_42                   |     1|
|600   |          \Using_FPGA_2.ex_byte_access_i_Inst                                 |MB_FDRE                       |     1|
|601   |          \Using_FPGA_2.ex_doublet_access_i_Inst                              |MB_FDRE_12                    |     1|
|602   |          \Using_FPGA_2.ex_is_load_instr_Inst                                 |MB_FDRE_13                    |     5|
|603   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                  |MB_FDRE_14                    |     1|
|604   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                  |MB_FDRE_15                    |     7|
|605   |          \Using_FPGA_2.ex_load_store_instr_Inst                              |MB_FDRE_16                    |     7|
|606   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                           |MB_FDRE_17                    |     3|
|607   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                            |MB_FDR                        |     4|
|608   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                   |MB_LUT6__parameterized8       |     2|
|609   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                   |MB_LUT6__parameterized10      |     1|
|610   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                   |MB_LUT6__parameterized8_18    |     1|
|611   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                   |MB_LUT6__parameterized10_19   |     1|
|612   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                   |MB_LUT6__parameterized8_20    |     1|
|613   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                   |MB_LUT6__parameterized10_21   |     2|
|614   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                  |MB_LUT6__parameterized8_22    |     2|
|615   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                  |MB_LUT6__parameterized10_23   |     1|
|616   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                  |MB_LUT6__parameterized8_24    |     1|
|617   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                  |MB_LUT6__parameterized10_25   |     1|
|618   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                  |MB_LUT6__parameterized8_26    |     2|
|619   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                  |MB_LUT6__parameterized10_27   |     1|
|620   |          if_pc_incr_carry_and_0                                              |carry_and_28                  |     2|
|621   |            MUXCY_I                                                           |MB_MUXCY_41                   |     2|
|622   |          if_pc_incr_carry_and_3                                              |carry_and_29                  |     1|
|623   |            MUXCY_I                                                           |MB_MUXCY_40                   |     1|
|624   |          jump_logic_I1                                                       |jump_logic                    |    63|
|625   |            MUXCY_JUMP_CARRY                                                  |MB_MUXCY_34                   |     3|
|626   |            MUXCY_JUMP_CARRY2                                                 |MB_MUXCY_35                   |     3|
|627   |            MUXCY_JUMP_CARRY3                                                 |MB_MUXCY_36                   |     2|
|628   |            MUXCY_JUMP_CARRY4                                                 |MB_MUXCY_37                   |     2|
|629   |            MUXCY_JUMP_CARRY5                                                 |MB_MUXCY_38                   |     1|
|630   |            MUXCY_JUMP_CARRY6                                                 |MB_MUXCY_39                   |    43|
|631   |          mem_PipeRun_carry_and                                               |carry_and_30                  |     4|
|632   |            MUXCY_I                                                           |MB_MUXCY_33                   |     4|
|633   |          mem_wait_on_ready_N_carry_or                                        |carry_or_31                   |     2|
|634   |            MUXCY_I                                                           |MB_MUXCY_32                   |     2|
|635   |        \Use_DBUS.DAXI_Interface_I1                                           |DAXI_interface                |   105|
|636   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L                    |     1|
|637   |        mem_databus_ready_sel_carry_or                                        |carry_or                      |     1|
|638   |          MUXCY_I                                                             |MB_MUXCY                      |     1|
|639   |      Reset_DFF                                                               |mb_sync_bit                   |     3|
|640   |      \Using_Async_Wakeup_0.Wakeup_DFF                                        |mb_sync_bit_0                 |     3|
|641   |      \Using_Async_Wakeup_1.Wakeup_DFF                                        |mb_sync_bit_1                 |     2|
+------+------------------------------------------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 120992 ; free virtual = 500422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26904 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1829.340 ; gain = 382.258 ; free physical = 121059 ; free virtual = 500489
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1829.340 ; gain = 655.004 ; free physical = 121059 ; free virtual = 500489
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 605 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 244 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 89 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:02:32 . Memory (MB): peak = 1853.355 ; gain = 692.398 ; free physical = 121114 ; free virtual = 500544
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xci
INFO: [Coretcl 2-1174] Renamed 640 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/five/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_ublaze_0_utilization_synth.rpt -pb microblaze_ublaze_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1877.367 ; gain = 0.000 ; free physical = 121099 ; free virtual = 500539
INFO: [Common 17-206] Exiting Vivado at Fri Feb 22 08:38:56 2019...
