

================================================================
== Vitis HLS Report for 'mod_exp'
================================================================
* Date:           Thu Dec 12 16:24:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17795|    34947|  0.178 ms|  0.349 ms|  17795|  34947|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mod_product_mont_fu_68  |mod_product_mont  |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_Montgomery_fu_76        |Montgomery        |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_1  |    17536|    34688|  137 ~ 271|          -|          -|   128|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1188|   1355|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|     922|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2110|   1473|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |          Instance          |      Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |grp_Montgomery_fu_76        |Montgomery        |        0|   0|  663|  976|    0|
    |grp_mod_product_mont_fu_68  |mod_product_mont  |        0|   0|  525|  379|    0|
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |Total                       |                  |        0|   0| 1188| 1355|    0|
    +----------------------------+------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_10_fu_130_p2       |         +|   0|  0|  15|           8|           1|
    |icmp_ln72_fu_124_p2  |      icmp|   0|  0|  11|           8|           9|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          16|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  42|          8|    1|          8|
    |empty_fu_42             |   9|          2|  128|        256|
    |grp_Montgomery_fu_76_a  |  14|          3|  128|        384|
    |i_04_fu_38              |   9|          2|    8|         16|
    |m_V_fu_46               |   9|          2|  128|        256|
    |t_V_7_fu_34             |   9|          2|  128|        256|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  92|         19|  521|       1176|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |    7|   0|    7|          0|
    |empty_fu_42                              |  128|   0|  128|          0|
    |grp_Montgomery_fu_76_ap_start_reg        |    1|   0|    1|          0|
    |grp_mod_product_mont_fu_68_ap_start_reg  |    1|   0|    1|          0|
    |i_04_fu_38                               |    8|   0|    8|          0|
    |i_10_reg_213                             |    8|   0|    8|          0|
    |m_V_4_reg_227                            |  128|   0|  128|          0|
    |m_V_fu_46                                |  128|   0|  128|          0|
    |m_V_load_1_reg_222                       |  128|   0|  128|          0|
    |ref_tmp5_reg_232                         |  128|   0|  128|          0|
    |reg_95                                   |  128|   0|  128|          0|
    |t_V_7_fu_34                              |  128|   0|  128|          0|
    |trunc_ln1497_reg_218                     |    1|   0|    1|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    |  922|   0|  922|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_return  |  out|  128|  ap_ctrl_hs|       mod_exp|  return value|
|y          |   in|  128|     ap_none|             y|        scalar|
|d          |   in|  128|     ap_none|             d|        scalar|
|N          |   in|  128|     ap_none|             N|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_V_7 = alloca i32 1"   --->   Operation 8 'alloca' 't_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_04 = alloca i32 1"   --->   Operation 9 'alloca' 'i_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 11 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%N_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %N" [rsa.cpp:70]   --->   Operation 12 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %d" [rsa.cpp:70]   --->   Operation 13 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %y" [rsa.cpp:70]   --->   Operation 14 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.58ns)   --->   "%t_V = call i128 @mod_product_mont, i128 %y_read, i128 %N_read" [rsa.cpp:70]   --->   Operation 15 'call' 't_V' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln72 = store i128 1, i128 %m_V" [rsa.cpp:72]   --->   Operation 16 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln72 = store i128 %d_read, i128 %empty" [rsa.cpp:72]   --->   Operation 17 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln72 = store i8 0, i8 %i_04" [rsa.cpp:72]   --->   Operation 18 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%t_V = call i128 @mod_product_mont, i128 %y_read, i128 %N_read" [rsa.cpp:70]   --->   Operation 19 'call' 't_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln72 = store i128 %t_V, i128 %t_V_7" [rsa.cpp:72]   --->   Operation 20 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.body" [rsa.cpp:72]   --->   Operation 21 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i8 %i_04" [rsa.cpp:72]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.55ns)   --->   "%icmp_ln72 = icmp_eq  i8 %i, i8 128" [rsa.cpp:72]   --->   Operation 23 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 24 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.91ns)   --->   "%i_10 = add i8 %i, i8 1" [rsa.cpp:72]   --->   Operation 25 'add' 'i_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.body.split, void %for.cond.cleanup" [rsa.cpp:72]   --->   Operation 26 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_load = load i128 %empty"   --->   Operation 27 'load' 'p_load' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 28 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i128 %p_load"   --->   Operation 29 'trunc' 'trunc_ln1497' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %trunc_ln1497, void %for.inc, void %if.then" [rsa.cpp:74]   --->   Operation 30 'br' 'br_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%t_V_7_load = load i128 %t_V_7" [rsa.cpp:75]   --->   Operation 31 'load' 't_V_7_load' <Predicate = (!icmp_ln72 & trunc_ln1497)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%m_V_load_1 = load i128 %m_V" [rsa.cpp:75]   --->   Operation 32 'load' 'm_V_load_1' <Predicate = (!icmp_ln72 & trunc_ln1497)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.58ns)   --->   "%m_V_4 = call i128 @Montgomery, i128 %N_read, i128 %m_V_load_1, i128 %t_V_7_load" [rsa.cpp:75]   --->   Operation 33 'call' 'm_V_4' <Predicate = (!icmp_ln72 & trunc_ln1497)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%m_V_load = load i128 %m_V" [rsa.cpp:81]   --->   Operation 34 'load' 'm_V_load' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln81 = ret i128 %m_V_load" [rsa.cpp:81]   --->   Operation 35 'ret' 'ret_ln81' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.27>
ST_4 : Operation 36 [1/2] (7.27ns)   --->   "%m_V_4 = call i128 @Montgomery, i128 %N_read, i128 %m_V_load_1, i128 %t_V_7_load" [rsa.cpp:75]   --->   Operation 36 'call' 'm_V_4' <Predicate = true> <Delay = 7.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln76 = store i128 %m_V_4, i128 %m_V" [rsa.cpp:76]   --->   Operation 37 'store' 'store_ln76' <Predicate = (trunc_ln1497)> <Delay = 1.58>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [rsa.cpp:76]   --->   Operation 38 'br' 'br_ln76' <Predicate = (trunc_ln1497)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%t_V_7_load_1 = load i128 %t_V_7" [rsa.cpp:77]   --->   Operation 39 'load' 't_V_7_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.58ns)   --->   "%ref_tmp5 = call i128 @Montgomery, i128 %N_read, i128 %t_V_7_load_1, i128 %t_V_7_load_1" [rsa.cpp:77]   --->   Operation 40 'call' 'ref_tmp5' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln72 = store i8 %i_10, i8 %i_04" [rsa.cpp:72]   --->   Operation 41 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 7.27>
ST_6 : Operation 42 [1/2] (7.27ns)   --->   "%ref_tmp5 = call i128 @Montgomery, i128 %N_read, i128 %t_V_7_load_1, i128 %t_V_7_load_1" [rsa.cpp:77]   --->   Operation 42 'call' 'ref_tmp5' <Predicate = true> <Delay = 7.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%p_load5 = load i128 %empty"   --->   Operation 43 'load' 'p_load5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%r_V = partselect i127 @_ssdm_op_PartSelect.i127.i128.i32.i32, i128 %p_load5, i32 1, i32 127"   --->   Operation 44 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i127 %r_V"   --->   Operation 45 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln72 = store i128 %zext_ln1669, i128 %empty" [rsa.cpp:72]   --->   Operation 46 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln72 = store i128 %ref_tmp5, i128 %t_V_7" [rsa.cpp:72]   --->   Operation 47 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.body" [rsa.cpp:72]   --->   Operation 48 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_V_7               (alloca           ) [ 00111111]
i_04                (alloca           ) [ 01111111]
empty               (alloca           ) [ 01111111]
m_V                 (alloca           ) [ 01111111]
N_read              (read             ) [ 00111111]
d_read              (read             ) [ 00000000]
y_read              (read             ) [ 00100000]
store_ln72          (store            ) [ 00000000]
store_ln72          (store            ) [ 00000000]
store_ln72          (store            ) [ 00000000]
t_V                 (call             ) [ 00000000]
store_ln72          (store            ) [ 00000000]
br_ln72             (br               ) [ 00000000]
i                   (load             ) [ 00000000]
icmp_ln72           (icmp             ) [ 00011111]
empty_28            (speclooptripcount) [ 00000000]
i_10                (add              ) [ 00001100]
br_ln72             (br               ) [ 00000000]
p_load              (load             ) [ 00000000]
specloopname_ln1633 (specloopname     ) [ 00000000]
trunc_ln1497        (trunc            ) [ 00011111]
br_ln74             (br               ) [ 00000000]
t_V_7_load          (load             ) [ 00001000]
m_V_load_1          (load             ) [ 00001000]
m_V_load            (load             ) [ 00000000]
ret_ln81            (ret              ) [ 00000000]
m_V_4               (call             ) [ 00010111]
store_ln76          (store            ) [ 00000000]
br_ln76             (br               ) [ 00000000]
t_V_7_load_1        (load             ) [ 00000010]
store_ln72          (store            ) [ 00000000]
ref_tmp5            (call             ) [ 00000001]
p_load5             (load             ) [ 00000000]
r_V                 (partselect       ) [ 00000000]
zext_ln1669         (zext             ) [ 00000000]
store_ln72          (store            ) [ 00000000]
store_ln72          (store            ) [ 00000000]
br_ln72             (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_product_mont"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Montgomery"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i127.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="t_V_7_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_7/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_04_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_04/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="empty_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="m_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="N_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="128" slack="0"/>
<pin id="52" dir="0" index="1" bw="128" slack="0"/>
<pin id="53" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="d_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="128" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="y_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="128" slack="0"/>
<pin id="64" dir="0" index="1" bw="128" slack="0"/>
<pin id="65" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_mod_product_mont_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="0" index="2" bw="128" slack="0"/>
<pin id="72" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_Montgomery_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="2"/>
<pin id="79" dir="0" index="2" bw="128" slack="0"/>
<pin id="80" dir="0" index="3" bw="128" slack="0"/>
<pin id="81" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="m_V_4/3 ref_tmp5/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="128" slack="2"/>
<pin id="85" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 p_load5/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="2"/>
<pin id="88" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_7_load/3 t_V_7_load_1/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="128" slack="2"/>
<pin id="93" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load_1/3 m_V_load/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="128" slack="1"/>
<pin id="97" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="t_V_7_load t_V_7_load_1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln72_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="128" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln72_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="128" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln72_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln72_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="1"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="2"/>
<pin id="123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln72_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_10_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln1497_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1497/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln76_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="128" slack="1"/>
<pin id="142" dir="0" index="1" bw="128" slack="4"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln72_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="2"/>
<pin id="146" dir="0" index="1" bw="8" slack="4"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="127" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="8" slack="0"/>
<pin id="153" dir="1" index="4" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln1669_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="127" slack="0"/>
<pin id="160" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln72_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="127" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="6"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln72_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="128" slack="1"/>
<pin id="169" dir="0" index="1" bw="128" slack="6"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="t_V_7_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="1"/>
<pin id="173" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="t_V_7 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_04_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_04 "/>
</bind>
</comp>

<comp id="185" class="1005" name="empty_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="128" slack="0"/>
<pin id="187" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="192" class="1005" name="m_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="0"/>
<pin id="194" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="199" class="1005" name="N_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="1"/>
<pin id="201" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="y_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="128" slack="1"/>
<pin id="207" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_10_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="2"/>
<pin id="215" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="218" class="1005" name="trunc_ln1497_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="2"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1497 "/>
</bind>
</comp>

<comp id="222" class="1005" name="m_V_load_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="128" slack="1"/>
<pin id="224" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="m_V_4_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="128" slack="1"/>
<pin id="229" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="m_V_4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="ref_tmp5_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="128" slack="1"/>
<pin id="234" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="62" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="50" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="89"><net_src comp="86" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="94"><net_src comp="91" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="98"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="56" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="68" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="83" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="83" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="148" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="34" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="181"><net_src comp="38" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="188"><net_src comp="42" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="195"><net_src comp="46" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="202"><net_src comp="50" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="208"><net_src comp="62" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="216"><net_src comp="130" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="221"><net_src comp="136" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="91" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="230"><net_src comp="76" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="235"><net_src comp="76" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mod_exp : y | {1 }
	Port: mod_exp : d | {1 }
	Port: mod_exp : N | {1 }
  - Chain level:
	State 1
		store_ln72 : 1
		store_ln72 : 1
	State 2
		store_ln72 : 1
	State 3
		icmp_ln72 : 1
		i_10 : 1
		br_ln72 : 2
		trunc_ln1497 : 1
		br_ln74 : 2
		m_V_4 : 1
		ret_ln81 : 1
	State 4
	State 5
		ref_tmp5 : 1
	State 6
	State 7
		r_V : 1
		zext_ln1669 : 2
		store_ln72 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   call   | grp_mod_product_mont_fu_68 |    0    |   525   |   341   |
|          |    grp_Montgomery_fu_76    |  4.764  |   1424  |   908   |
|----------|----------------------------|---------|---------|---------|
|    add   |         i_10_fu_130        |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln72_fu_124      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |      N_read_read_fu_50     |    0    |    0    |    0    |
|   read   |      d_read_read_fu_56     |    0    |    0    |    0    |
|          |      y_read_read_fu_62     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln1497_fu_136    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         r_V_fu_148         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |     zext_ln1669_fu_158     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  4.764  |   1949  |   1275  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   N_read_reg_199   |   128  |
|    empty_reg_185   |   128  |
|    i_04_reg_178    |    8   |
|    i_10_reg_213    |    8   |
|    m_V_4_reg_227   |   128  |
| m_V_load_1_reg_222 |   128  |
|     m_V_reg_192    |   128  |
|  ref_tmp5_reg_232  |   128  |
|       reg_95       |   128  |
|    t_V_7_reg_171   |   128  |
|trunc_ln1497_reg_218|    1   |
|   y_read_reg_205   |   128  |
+--------------------+--------+
|        Total       |  1169  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_mod_product_mont_fu_68 |  p1  |   2  |  128 |   256  ||    9    |
| grp_mod_product_mont_fu_68 |  p2  |   2  |  128 |   256  ||    9    |
|    grp_Montgomery_fu_76    |  p2  |   4  |  128 |   512  ||    20   |
|    grp_Montgomery_fu_76    |  p3  |   2  |  128 |   256  ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |  1280  ||  6.5906 ||    47   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |  1949  |  1275  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   47   |
|  Register |    -   |  1169  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |  3118  |  1322  |
+-----------+--------+--------+--------+
