[ START MERGED ]
top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/reset_n_i top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/reset_n_i top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2.CN jtaghub16_jtck
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jrstn_i jtaghub16_jrstn
top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reset_n_i top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w.CN jtaghub16_jtck
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jrstn_i jtaghub16_jrstn
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/reset_n_i top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n
top_reveal_coretop_instance/top_la0_inst_0/tm_u/jtck_i jtaghub16_jtck
top_reveal_coretop_instance/top_la0_inst_0/tm_u/reset_n_i top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n
top_reveal_coretop_instance/top_la0_inst_0/tm_u/jrstn_i jtaghub16_jrstn
xo2chub/cdn.CN jtaghub16_jtck
xo2chub/jrstn_i jtaghub16_jrstn
[ END MERGED ]
[ START CLIPPED ]
xo2chub/GND
VCC
top_reveal_coretop_instance/top_la0_inst_0/tm_u/VCC
top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[11]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vlo
top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vhi
top_reveal_coretop_instance/top_la0_inst_0/ren_jtck
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/VCC
top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[1]
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo
pll_inst/GND
efb_inst/VCC
efb_inst/GND
xo2chub/VCC
xo2chub/bit_count_cry_0_COUT[3]
xo2chub/rom_rd_addr_cry_0_S0[0]
xo2chub/N_2
xo2chub/rom_rd_addr_s_0_S1[7]
xo2chub/rom_rd_addr_s_0_COUT[7]
xo2chub/jtdo2_int_prm_16_0_0_S1
xo2chub/jtdo2_int_prm_16_0_0_S0
xo2chub/N_3
xo2chub/er2_tdo[14]
xo2chub/er2_tdo[15]
xo2chub/jtdo2_int_prm_15_0_0_S1
xo2chub/jtdo2_int_prm_15_0_0_S0
xo2chub/er2_tdo[12]
xo2chub/er2_tdo[13]
xo2chub/jtdo2_int_prm_13_0_0_S1
xo2chub/jtdo2_int_prm_13_0_0_S0
xo2chub/er2_tdo[10]
xo2chub/er2_tdo[11]
xo2chub/jtdo2_int_prm_11_0_0_S1
xo2chub/jtdo2_int_prm_11_0_0_S0
xo2chub/er2_tdo[8]
xo2chub/er2_tdo[9]
xo2chub/jtdo2_int_prm_9_0_0_S1
xo2chub/jtdo2_int_prm_9_0_0_S0
xo2chub/er2_tdo[6]
xo2chub/er2_tdo[7]
xo2chub/jtdo2_int_prm_7_0_0_S1
xo2chub/jtdo2_int_prm_7_0_0_S0
xo2chub/er2_tdo[4]
xo2chub/er2_tdo[5]
xo2chub/jtdo2_int_prm_5_0_0_S1
xo2chub/jtdo2_int_prm_5_0_0_S0
xo2chub/er2_tdo[2]
xo2chub/er2_tdo[3]
xo2chub/jtdo2_int_prm_3_0_0_S1
xo2chub/jtdo2_int_prm_3_0_0_S0
xo2chub/er2_tdo[1]
xo2chub/jtdo2_int_prm_1_0_0_S0
xo2chub/jtdo2_int_prm_1_0_0_COUT
xo2chub/ip_enable[15]
xo2chub/genblk7.un1_jtagf_u_1
xo2chub/genblk7.un1_jtagf_u
xo2chub/tdoa
xo2chub/tdia
xo2chub/tmsa
xo2chub/tcka
xo2chub/cdn
xo2chub/bit_count_cry_0_S0[0]
xo2chub/N_1
top_reveal_coretop_instance/top_la0_inst_0/VCC
top_reveal_coretop_instance/top_la0_inst_0/GND
top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT[3]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_2
top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT[3]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_3
top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT[3]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_4
top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT[3]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]
top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_1
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_1
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_S0[0]
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_2
top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_COUT[3]
top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC
top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND
top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_1
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]
top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]
pll_inst/CLKINTFB
pll_inst/DPHSRC
pll_inst/PLLACK
pll_inst/PLLDATO0
pll_inst/PLLDATO1
pll_inst/PLLDATO2
pll_inst/PLLDATO3
pll_inst/PLLDATO4
pll_inst/PLLDATO5
pll_inst/PLLDATO6
pll_inst/PLLDATO7
pll_inst/REFCLK
pll_inst/INTLOCK
pll_inst/CLKOS3
pll_inst/CLKOS2
pcm1/STOP
efb_inst/CFGSTDBY
efb_inst/CFGWAKE
efb_inst/WBCUFMIRQ
efb_inst/TCOC
efb_inst/TCINT
efb_inst/SPIIRQO
efb_inst/SPICSNEN
efb_inst/SPIMCSN7
efb_inst/SPIMCSN6
efb_inst/SPIMCSN5
efb_inst/SPIMCSN4
efb_inst/SPIMCSN3
efb_inst/SPIMCSN2
efb_inst/SPIMCSN1
efb_inst/I2C2IRQO
efb_inst/I2C1IRQO
efb_inst/I2C2SDAOEN
efb_inst/I2C2SDAO
efb_inst/I2C2SCLOEN
efb_inst/I2C2SCLO
efb_inst/I2C1SDAOEN
efb_inst/I2C1SDAO
efb_inst/I2C1SCLOEN
efb_inst/I2C1SCLO
efb_inst/PLLDATO0_0
efb_inst/PLLDATO1_0
efb_inst/PLLDATO2_0
efb_inst/PLLDATO3_0
efb_inst/PLLDATO4_0
efb_inst/PLLDATO5_0
efb_inst/PLLDATO6_0
efb_inst/PLLDATO7_0
efb_inst/PLLADRO0
efb_inst/PLLADRO1
efb_inst/PLLADRO2
efb_inst/PLLADRO3
efb_inst/PLLADRO4
efb_inst/PLLWEO
efb_inst/PLL1STBO
efb_inst/PLL0STBO
efb_inst/PLLRSTO
efb_inst/PLLCLKO
OSCH_inst_SEDSTDBY
[ END CLIPPED ]
[ START OSC ]
osc_clk_c 7.00
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.9.1.119 -- WARNING: Map write only section -- Wed Jun 28 23:11:35 2017

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=ENABLE I2C_PORT=DISABLE MASTER_SPI_PORT=EFB_USER COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "rs_232_tx" SITE "125" ;
LOCATE COMP "stdby1" SITE "38" ;
LOCATE COMP "stdby_in" SITE "69" ;
LOCATE COMP "spi_clk" SITE "44" ;
LOCATE COMP "spi_mosi" SITE "71" ;
LOCATE COMP "spi_miso" SITE "45" ;
LOCATE COMP "rs_232_rx" SITE "121" ;
LOCATE COMP "spi_csn" SITE "40" ;
LOCATE COMP "led7" SITE "107" ;
LOCATE COMP "led6" SITE "106" ;
LOCATE COMP "led5" SITE "105" ;
LOCATE COMP "led4" SITE "104" ;
LOCATE COMP "led3" SITE "100" ;
LOCATE COMP "led2" SITE "99" ;
LOCATE COMP "led1" SITE "98" ;
LOCATE COMP "led0" SITE "97" ;
LOCATE COMP "clock_00_0096" SITE "32" ;
LOCATE COMP "clock_00_0192" SITE "34" ;
LOCATE COMP "osc_clk" SITE "40" ;
LOCATE COMP "switch0" SITE "109" ;
FREQUENCY NET "osc_clk_c" 7.000000 MHz ;
FREQUENCY NET "clock_00_0192_0" 0.019200 MHz ;
FREQUENCY NET "clock_84_0000_c" 84.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
