/nfs_eda_sw/softwares/Raptor/instl_dir/02_08_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_08_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_without_hex/PNR_SIM/run_1/synth_1_1/synthesis/PNR_SIM_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_without_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/packing/PNR_SIM_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report PNR_SIM_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_simple_dp_dc_512x32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_without_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/packing/PNR_SIM_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_without_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/placement/PNR_SIM_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_without_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/routing/PNR_SIM_post_synth.route --route
