\doxysection{stm32f4xx\+\_\+hal\+\_\+sram.\+h}
\hypertarget{stm32f4xx__hal__sram_8h_source}{}\label{stm32f4xx__hal__sram_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_sram.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_sram.h}}
\mbox{\hyperlink{stm32f4xx__hal__sram_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_SRAM\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_SRAM\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)\ ||\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00029\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__fsmc_8h}{stm32f4xx\_ll\_fsmc.h}}"{}}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\_ll\_fmc.h}}"{}}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00044\ }
\DoxyCodeLine{00051\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00052\ \{}
\DoxyCodeLine{00053\ \ \ HAL\_SRAM\_STATE\_RESET\ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{00054\ \ \ HAL\_SRAM\_STATE\_READY\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{00055\ \ \ HAL\_SRAM\_STATE\_BUSY\ \ \ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{00056\ \ \ HAL\_SRAM\_STATE\_ERROR\ \ \ \ \ =\ 0x03U,\ \ }
\DoxyCodeLine{00057\ \ \ HAL\_SRAM\_STATE\_PROTECTED\ =\ 0x04U\ \ \ }
\DoxyCodeLine{00059\ \}\ HAL\_SRAM\_StateTypeDef;}
\DoxyCodeLine{00060\ }
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00065\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef}
\DoxyCodeLine{00066\ \#else}
\DoxyCodeLine{00067\ typedef\ struct}
\DoxyCodeLine{00068\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}}
\DoxyCodeLine{00069\ \{}
\DoxyCodeLine{00070\ \ \ FMC\_NORSRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ }
\DoxyCodeLine{00072\ \ \ FMC\_NORSRAM\_EXTENDED\_TypeDef\ \ *Extended;\ \ }
\DoxyCodeLine{00074\ \ \ FMC\_NORSRAM\_InitTypeDef\ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ }
\DoxyCodeLine{00076\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ }
\DoxyCodeLine{00078\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ HAL\_SRAM\_StateTypeDef\ \ \ \ State;\ \ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ *hdma;\ \ \ \ \ \ }
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00083\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef\ *hsram);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00084\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef\ *hsram);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00085\ \ \ void\ (*\ DmaXferCpltCallback)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00086\ \ \ void\ (*\ DmaXferErrorCallback)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00088\ \}\ SRAM\_HandleTypeDef;}
\DoxyCodeLine{00089\ }
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00094\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00095\ \{}
\DoxyCodeLine{00096\ \ \ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{00097\ \ \ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{00098\ \ \ HAL\_SRAM\_DMA\_XFER\_CPLT\_CB\_ID\ \ =\ 0x02U,\ \ }
\DoxyCodeLine{00099\ \ \ HAL\_SRAM\_DMA\_XFER\_ERR\_CB\_ID\ \ \ =\ 0x03U\ \ \ }
\DoxyCodeLine{00100\ \}\ HAL\_SRAM\_CallbackIDTypeDef;}
\DoxyCodeLine{00101\ }
\DoxyCodeLine{00105\ \textcolor{keyword}{typedef}\ void\ (*pSRAM\_CallbackTypeDef)(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{00106\ \textcolor{keyword}{typedef}\ void\ (*pSRAM\_DmaCallbackTypeDef)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00112\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00113\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00114\ }
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SRAM\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SRAM\_STATE\_RESET)}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00132\ }
\DoxyCodeLine{00137\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00146\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ \ ********************************/}}
\DoxyCodeLine{00147\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Init(SRAM\_HandleTypeDef\ *hsram,\ FMC\_NORSRAM\_TimingTypeDef\ *Timing,}
\DoxyCodeLine{00148\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NORSRAM\_TimingTypeDef\ *ExtTiming);}
\DoxyCodeLine{00149\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_DeInit(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{00150\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_MspInit(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{00151\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_MspDeInit(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{00152\ }
\DoxyCodeLine{00161\ \textcolor{comment}{/*\ I/O\ operation\ functions\ \ ***************************************************/}}
\DoxyCodeLine{00162\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_8b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{00163\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00164\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_8b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{00165\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00166\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_16b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{00167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00168\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_16b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{00169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00170\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_32b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{00171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00172\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_32b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{00173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00174\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_DMA(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{00175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00176\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_DMA(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{00177\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00178\ }
\DoxyCodeLine{00179\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_DMA\_XferCpltCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00180\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_DMA\_XferErrorCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00181\ }
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00183\ \textcolor{comment}{/*\ SRAM\ callback\ registering/unregistering\ */}}
\DoxyCodeLine{00184\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{00185\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{00186\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_UnRegisterCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId);}
\DoxyCodeLine{00187\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterDmaCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{00188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_DmaCallbackTypeDef\ pCallback);}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00190\ }
\DoxyCodeLine{00199\ \textcolor{comment}{/*\ SRAM\ Control\ functions\ \ ****************************************************/}}
\DoxyCodeLine{00200\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_WriteOperation\_Enable(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{00201\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_WriteOperation\_Disable(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{00202\ }
\DoxyCodeLine{00211\ \textcolor{comment}{/*\ SRAM\ \ State\ functions\ ******************************************************/}}
\DoxyCodeLine{00212\ HAL\_SRAM\_StateTypeDef\ HAL\_SRAM\_GetState(\textcolor{keyword}{const}\ SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{00213\ }
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ ||\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00231\ }
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00233\ \}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00235\ }
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_SRAM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
