{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd " "Source file: C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1373534805188 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1373534805188 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd " "Source file: C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1373534805654 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1373534805654 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd " "Source file: C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1373534806101 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1373534806101 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1373534815392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1373534815395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 11:26:54 2013 " "Processing started: Thu Jul 11 11:26:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1373534815395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1373534815395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1373534815395 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1373534818713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project-behavior " "Found design unit 1: Project-behavior" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826011 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "david.vhd 1 0 " "Found 1 design units, including 0 entities, in source file david.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 david " "Found design unit 1: david" {  } { { "david.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/david.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-Behavior " "Found design unit 1: Display-Behavior" {  } { { "Display.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file picture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Picture-generador " "Found design unit 1: Picture-generador" {  } { { "Picture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Picture " "Found entity 1: Picture" {  } { { "Picture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file printfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PrintFrec-behavior " "Found design unit 1: PrintFrec-behavior" {  } { { "PrintFrec.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintFrec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826500 ""} { "Info" "ISGN_ENTITY_NAME" "1 PrintFrec " "Found entity 1: PrintFrec" {  } { { "PrintFrec.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintFrec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Frequency-behavior " "Found design unit 1: Frequency-behavior" {  } { { "Frequency.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Frequency " "Found entity 1: Frequency" {  } { { "Frequency.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checksignaldown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checksignaldown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckSignalDown-behavior " "Found design unit 1: CheckSignalDown-behavior" {  } { { "CheckSignalDown.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalDown.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826583 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckSignalDown " "Found entity 1: CheckSignalDown" {  } { { "CheckSignalDown.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalDown.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Button-behavior " "Found design unit 1: Button-behavior" {  } { { "Button.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826672 ""} { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printletter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file printletter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PrintLetter-behavior " "Found design unit 1: PrintLetter-behavior" {  } { { "PrintLetter.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826730 ""} { "Info" "ISGN_ENTITY_NAME" "1 PrintLetter " "Found entity 1: PrintLetter" {  } { { "PrintLetter.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintLetter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-generador " "Found design unit 1: Main-generador" {  } { { "Main.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Main.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainimage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainimage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainImage-generador " "Found design unit 1: MainImage-generador" {  } { { "MainImage.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/MainImage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826886 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainImage " "Found entity 1: MainImage" {  } { { "MainImage.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/MainImage.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modedatabase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modedatabase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModeDataBase-generador " "Found design unit 1: ModeDataBase-generador" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534826911 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModeDataBase " "Found entity 1: ModeDataBase" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534826911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534826911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modecapture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modecapture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModeCapture-behavior " "Found design unit 1: ModeCapture-behavior" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827029 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModeCapture " "Found entity 1: ModeCapture" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sync-sinc " "Found design unit 1: Sync-sinc" {  } { { "Sync.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "Sync.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modeautomatic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modeautomatic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModeAutomatic-behavior " "Found design unit 1: ModeAutomatic-behavior" {  } { { "ModeAutomatic.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomatic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827139 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModeAutomatic " "Found entity 1: ModeAutomatic" {  } { { "ModeAutomatic.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomatic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printmode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file printmode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PrintMode-behavior " "Found design unit 1: PrintMode-behavior" {  } { { "PrintMode.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintMode.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827232 ""} { "Info" "ISGN_ENTITY_NAME" "1 PrintMode " "Found entity 1: PrintMode" {  } { { "PrintMode.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintMode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "databasesignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file databasesignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataBaseSignal-behavior " "Found design unit 1: DataBaseSignal-behavior" {  } { { "DataBaseSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827301 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataBaseSignal " "Found entity 1: DataBaseSignal" {  } { { "DataBaseSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printname.vhd 2 1 " "Found 2 design units, including 1 entities, in source file printname.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PrintName-behavior " "Found design unit 1: PrintName-behavior" {  } { { "PrintName.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintName.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827342 ""} { "Info" "ISGN_ENTITY_NAME" "1 PrintName " "Found entity 1: PrintName" {  } { { "PrintName.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintName.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printname2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file printname2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PrintName2-behavior " "Found design unit 1: PrintName2-behavior" {  } { { "PrintName2.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintName2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827428 ""} { "Info" "ISGN_ENTITY_NAME" "1 PrintName2 " "Found entity 1: PrintName2" {  } { { "PrintName2.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PrintName2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllclk1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllclk1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLLCLK1-generador " "Found design unit 1: PLLCLK1-generador" {  } { { "PLLCLK1.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLCLK1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827460 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLLCLK1 " "Found entity 1: PLLCLK1" {  } { { "PLLCLK1.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLCLK1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checksignalup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checksignalup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckSignalUp-behavior " "Found design unit 1: CheckSignalUp-behavior" {  } { { "CheckSignalUp.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalUp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827518 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckSignalUp " "Found entity 1: CheckSignalUp" {  } { { "CheckSignalUp.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalUp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound-Behavior " "Found design unit 1: Sound-Behavior" {  } { { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound " "Found entity 1: Sound" {  } { { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shownumber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shownumber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShowNumber-behavior " "Found design unit 1: ShowNumber-behavior" {  } { { "ShowNumber.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ShowNumber.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534827998 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShowNumber " "Found entity 1: ShowNumber" {  } { { "ShowNumber.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ShowNumber.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534827998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534827998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capturesignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capturesignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CaptureSignal-behavior " "Found design unit 1: CaptureSignal-behavior" {  } { { "CaptureSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828072 ""} { "Info" "ISGN_ENTITY_NAME" "1 CaptureSignal " "Found entity 1: CaptureSignal" {  } { { "CaptureSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqcalc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqCalc-generador " "Found design unit 1: FreqCalc-generador" {  } { { "FreqCalc.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/FreqCalc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828093 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqCalc " "Found entity 1: FreqCalc" {  } { { "FreqCalc.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/FreqCalc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fir8-behavior " "Found design unit 1: Fir8-behavior" {  } { { "Fir8.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Fir8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fir8 " "Found entity 1: Fir8" {  } { { "Fir8.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Fir8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modeautomaticselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modeautomaticselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModeAutomaticSelect-generador " "Found design unit 1: ModeAutomaticSelect-generador" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828184 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModeAutomaticSelect " "Found entity 1: ModeAutomaticSelect" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllpantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllpantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllpantalla-SYN " "Found design unit 1: pllpantalla-SYN" {  } { { "PLLpantalla.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828208 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLLpantalla " "Found entity 1: PLLpantalla" {  } { { "PLLpantalla.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2pa1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2pa1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2pa1-SYN " "Found design unit 1: romsignal2pa1-SYN" {  } { { "RomSignal2PA1.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PA1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828233 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PA1 " "Found entity 1: RomSignal2PA1" {  } { { "RomSignal2PA1.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PA1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1pmainimagebn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1pmainimagebn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1pmainimagebn-SYN " "Found design unit 1: rom1pmainimagebn-SYN" {  } { { "ROM1PMainImageBN.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ROM1PMainImageBN.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828290 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1PMainImageBN " "Found entity 1: ROM1PMainImageBN" {  } { { "ROM1PMainImageBN.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ROM1PMainImageBN.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2pdias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2pdias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2pdias-SYN " "Found design unit 1: romsignal2pdias-SYN" {  } { { "RomSignal2PDias.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDias.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828342 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PDias " "Found entity 1: RomSignal2PDias" {  } { { "RomSignal2PDias.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDias.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2psys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2psys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2psys-SYN " "Found design unit 1: romsignal2psys-SYN" {  } { { "RomSignal2PSys.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSys.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828435 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PSys " "Found entity 1: RomSignal2PSys" {  } { { "RomSignal2PSys.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSys.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2psysdias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2psysdias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2psysdias-SYN " "Found design unit 1: romsignal2psysdias-SYN" {  } { { "RomSignal2PSysDias.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSysDias.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828530 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PSysDias " "Found entity 1: RomSignal2PSysDias" {  } { { "RomSignal2PSysDias.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSysDias.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllsound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllsound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllsound-SYN " "Found design unit 1: pllsound-SYN" {  } { { "PLLSound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLSound.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828616 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLLSound " "Found entity 1: PLLSound" {  } { { "PLLSound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLSound.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramcapture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramcapture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramcapture-SYN " "Found design unit 1: ramcapture-SYN" {  } { { "RAMCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RAMCapture.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828639 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMCapture " "Found entity 1: RAMCapture" {  } { { "RAMCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RAMCapture.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2papexholo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2papexholo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2papexholo-SYN " "Found design unit 1: romsignal2papexholo-SYN" {  } { { "RomSignal2PApexHolo.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexHolo.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828670 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PApexHolo " "Found entity 1: RomSignal2PApexHolo" {  } { { "RomSignal2PApexHolo.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexHolo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2papexearly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2papexearly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2papexearly-SYN " "Found design unit 1: romsignal2papexearly-SYN" {  } { { "RomSignal2PApexEarly.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexEarly.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828756 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PApexEarly " "Found entity 1: RomSignal2PApexEarly" {  } { { "RomSignal2PApexEarly.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexEarly.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2papexlate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2papexlate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2papexlate-SYN " "Found design unit 1: romsignal2papexlate-SYN" {  } { { "RomSignal2PApexLate.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexLate.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828831 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PApexLate " "Found entity 1: RomSignal2PApexLate" {  } { { "RomSignal2PApexLate.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexLate.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2papexmid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2papexmid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2papexmid-SYN " "Found design unit 1: romsignal2papexmid-SYN" {  } { { "RomSignal2PApexMid.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexMid.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828881 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PApexMid " "Found entity 1: RomSignal2PApexMid" {  } { { "RomSignal2PApexMid.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexMid.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2papexnormal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2papexnormal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2papexnormal-SYN " "Found design unit 1: romsignal2papexnormal-SYN" {  } { { "RomSignal2PApexNormal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexNormal.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828942 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PApexNormal " "Found entity 1: RomSignal2PApexNormal" {  } { { "RomSignal2PApexNormal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexNormal.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsignal2pductoarterioso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romsignal2pductoarterioso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsignal2pductoarterioso-SYN " "Found design unit 1: romsignal2pductoarterioso-SYN" {  } { { "RomSignal2PDuctoArterioso.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDuctoArterioso.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534828968 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomSignal2PDuctoArterioso " "Found entity 1: RomSignal2PDuctoArterioso" {  } { { "RomSignal2PDuctoArterioso.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDuctoArterioso.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534828968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534828968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1373534831604 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17\] Project.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[17\]\" at Project.vhd(10)" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1373534831624 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound Sound:SOUN " "Elaborating entity \"Sound\" for hierarchy \"Sound:SOUN\"" {  } { { "Project.vhd" "SOUN" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534831647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readdata_right Sound.vhd(55) " "Verilog HDL or VHDL warning at Sound.vhd(55): object \"readdata_right\" assigned a value but never read" {  } { { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534831668 "|Project|Sound:SOUN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator Sound:SOUN\|clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"Sound:SOUN\|clock_generator:my_clock_gen\"" {  } { { "Sound.vhd" "my_clock_gen" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534831682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534833468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534833490 ""}  } { { "clock_generator.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534833490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config Sound:SOUN\|audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"Sound:SOUN\|audio_and_video_config:cfg\"" {  } { { "Sound.vhd" "cfg" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator Sound:SOUN\|audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"Sound:SOUN\|audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize Sound:SOUN\|audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"Sound:SOUN\|audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C Sound:SOUN\|audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"Sound:SOUN\|audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec Sound:SOUN\|audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"Sound:SOUN\|audio_codec:codec\"" {  } { { "Sound.vhd" "codec" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Sound:SOUN\|audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534833880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534834324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534834352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534834354 ""}  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534834354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o441 " "Found entity 1: scfifo_o441" {  } { { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534834714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534834714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o441 Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated " "Elaborating entity \"scfifo_o441\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534834730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bs31 " "Found entity 1: a_dpfifo_bs31" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534834843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534834843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bs31 Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo " "Elaborating entity \"a_dpfifo_bs31\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\"" {  } { { "db/scfifo_o441.tdf" "dpfifo" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534834858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh81 " "Found entity 1: altsyncram_fh81" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534835148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534835148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fh81 Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram " "Elaborating entity \"altsyncram_fh81\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\"" {  } { { "db/a_dpfifo_bs31.tdf" "FIFOram" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534835162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534835379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534835379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bs31.tdf" "almost_full_comparer" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534835397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_bs31.tdf" "three_comparison" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534835433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534835639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534835639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bs31.tdf" "rd_ptr_msb" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534835659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534835851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534835851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_bs31.tdf" "usedw_counter" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534835867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534836065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534836065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_bs31.tdf" "wr_ptr" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534836083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534836398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:DISP " "Elaborating entity \"Display\" for hierarchy \"Display:DISP\"" {  } { { "Project.vhd" "DISP" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534836928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLpantalla Display:DISP\|PLLpantalla:PLLS " "Elaborating entity \"PLLpantalla\" for hierarchy \"Display:DISP\|PLLpantalla:PLLS\"" {  } { { "Display.vhd" "PLLS" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534837006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\"" {  } { { "PLLpantalla.vhd" "altpll_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534837133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component " "Elaborated megafunction instantiation \"Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\"" {  } { { "PLLpantalla.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534837186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component " "Instantiated megafunction \"Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLLpantalla " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLLpantalla\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534837197 ""}  } { { "PLLpantalla.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534837197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllpantalla_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllpantalla_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLpantalla_altpll " "Found entity 1: PLLpantalla_altpll" {  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534837439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534837439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLpantalla_altpll Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated " "Elaborating entity \"PLLpantalla_altpll\" for hierarchy \"Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534837453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main Display:DISP\|Main:PICT " "Elaborating entity \"Main\" for hierarchy \"Display:DISP\|Main:PICT\"" {  } { { "Display.vhd" "PICT" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534837500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Picture Display:DISP\|Main:PICT\|Picture:PICT " "Elaborating entity \"Picture\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\"" {  } { { "Main.vhd" "PICT" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Main.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534837600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fir8 Display:DISP\|Main:PICT\|Picture:PICT\|Fir8:FI8 " "Elaborating entity \"Fir8\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|Fir8:FI8\"" {  } { { "Picture.vhd" "FI8" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534837828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onetorow.vhd 2 1 " "Using design file onetorow.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneToRow-behavior " "Found design unit 1: OneToRow-behavior" {  } { { "onetorow.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/onetorow.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373534837944 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneToRow " "Found entity 1: OneToRow" {  } { { "onetorow.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/onetorow.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534837944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1373534837944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneToRow Display:DISP\|Main:PICT\|Picture:PICT\|OneToRow:OTR " "Elaborating entity \"OneToRow\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|OneToRow:OTR\"" {  } { { "Picture.vhd" "OTR" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534837967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqCalc Display:DISP\|Main:PICT\|Picture:PICT\|FreqCalc:FRC " "Elaborating entity \"FreqCalc\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|FreqCalc:FRC\"" {  } { { "Picture.vhd" "FRC" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534838279 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MaxIN FreqCalc.vhd(19) " "VHDL Signal Declaration warning at FreqCalc.vhd(19): used implicit default value for signal \"MaxIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FreqCalc.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/FreqCalc.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534838487 "|Project|Display:DISP|Main:PICT|Picture:PICT|FreqCalc:FRC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLSound Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL " "Elaborating entity \"PLLSound\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\"" {  } { { "Picture.vhd" "PLL" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534838553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\"" {  } { { "PLLSound.vhd" "altpll_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLSound.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534838740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\"" {  } { { "PLLSound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLSound.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534838790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLLSound " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLLSound\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534838798 ""}  } { { "PLLSound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLSound.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534838798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllsound_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllsound_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLSound_altpll1 " "Found entity 1: PLLSound_altpll1" {  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534839002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534839002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLSound_altpll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated " "Elaborating entity \"PLLSound_altpll1\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLCLK1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1 " "Elaborating entity \"PLLCLK1\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\"" {  } { { "Picture.vhd" "PLL1" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU " "Elaborating entity \"Frequency\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\"" {  } { { "Picture.vhd" "PFU" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrintFrec Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|PrintFrec:PFR " "Elaborating entity \"PrintFrec\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|PrintFrec:PFR\"" {  } { { "Frequency.vhd" "PFR" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckSignalDown Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD " "Elaborating entity \"CheckSignalDown\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\"" {  } { { "Picture.vhd" "CSD" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeDataBase Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB " "Elaborating entity \"ModeDataBase\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\"" {  } { { "CheckSignalDown.vhd" "MDB" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalDown.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataBaseSignal Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS " "Elaborating entity \"DataBaseSignal\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\"" {  } { { "ModeDataBase.vhd" "DBS" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|Button:BT1 " "Elaborating entity \"Button\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|Button:BT1\"" {  } { { "DataBaseSignal.vhd" "BT1" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|Button:BT2 " "Elaborating entity \"Button\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|Button:BT2\"" {  } { { "DataBaseSignal.vhd" "BT2" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|Button:BT3 " "Elaborating entity \"Button\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|Button:BT3\"" {  } { { "DataBaseSignal.vhd" "BT3" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|Button:BT4 " "Elaborating entity \"Button\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|Button:BT4\"" {  } { { "DataBaseSignal.vhd" "BT4" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrintLetter Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintLetter:LT1 " "Elaborating entity \"PrintLetter\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintLetter:LT1\"" {  } { { "DataBaseSignal.vhd" "LT1" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534839779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrintLetter Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintLetter:LT2 " "Elaborating entity \"PrintLetter\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintLetter:LT2\"" {  } { { "DataBaseSignal.vhd" "LT2" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534840046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrintLetter Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintLetter:LT3 " "Elaborating entity \"PrintLetter\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintLetter:LT3\"" {  } { { "DataBaseSignal.vhd" "LT3" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534840263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrintLetter Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintLetter:LT4 " "Elaborating entity \"PrintLetter\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintLetter:LT4\"" {  } { { "DataBaseSignal.vhd" "LT4" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534840491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrintMode Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintMode:PMO " "Elaborating entity \"PrintMode\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintMode:PMO\"" {  } { { "DataBaseSignal.vhd" "PMO" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534840802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrintName Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintName:PNM " "Elaborating entity \"PrintName\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintName:PNM\"" {  } { { "DataBaseSignal.vhd" "PNM" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534840895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrintName2 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintName2:PNM2 " "Elaborating entity \"PrintName2\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|DataBaseSignal:DBS\|PrintName2:PNM2\"" {  } { { "DataBaseSignal.vhd" "PNM2" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/DataBaseSignal.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534840961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PA1 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1 " "Elaborating entity \"RomSignal2PA1\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\"" {  } { { "ModeDataBase.vhd" "ROMA1" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534841124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PA1.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PA1.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534841368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PA1.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PA1.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534841386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicAorticNormal.mif " "Parameter \"init_file\" = \"RomInicAorticNormal.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534841390 ""}  } { { "RomSignal2PA1.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PA1.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534841390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9a32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9a32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9a32 " "Found entity 1: altsyncram_9a32" {  } { { "db/altsyncram_9a32.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_9a32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534841612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534841612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9a32 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated " "Elaborating entity \"altsyncram_9a32\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534841626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PDias Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2 " "Elaborating entity \"RomSignal2PDias\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\"" {  } { { "ModeDataBase.vhd" "ROMA2" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534841767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PDias.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDias.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534841986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PDias.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDias.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534842063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicAorticDiasMurmur.mif " "Parameter \"init_file\" = \"RomInicAorticDiasMurmur.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842068 ""}  } { { "RomSignal2PDias.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDias.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534842068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9o32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9o32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9o32 " "Found entity 1: altsyncram_9o32" {  } { { "db/altsyncram_9o32.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_9o32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534842280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534842280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9o32 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated " "Elaborating entity \"altsyncram_9o32\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534842294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PSys Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3 " "Elaborating entity \"RomSignal2PSys\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\"" {  } { { "ModeDataBase.vhd" "ROMA3" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534842451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PSys.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSys.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534842620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PSys.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSys.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534842663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicAorticSysMurmur.mif " "Parameter \"init_file\" = \"RomInicAorticSysMurmur.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534842667 ""}  } { { "RomSignal2PSys.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSys.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534842667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7m32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7m32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7m32 " "Found entity 1: altsyncram_7m32" {  } { { "db/altsyncram_7m32.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_7m32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534842868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534842868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7m32 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated " "Elaborating entity \"altsyncram_7m32\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534842886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PSysDias Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4 " "Elaborating entity \"RomSignal2PSysDias\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\"" {  } { { "ModeDataBase.vhd" "ROMA4" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534843041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PSysDias.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSysDias.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534843154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PSysDias.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSysDias.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534843173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicAorticSysDiasMurmur.mif " "Parameter \"init_file\" = \"RomInicAorticSysDiasMurmur.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843177 ""}  } { { "RomSignal2PSysDias.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PSysDias.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534843177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8342.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8342.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8342 " "Found entity 1: altsyncram_8342" {  } { { "db/altsyncram_8342.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_8342.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534843380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534843380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8342 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated " "Elaborating entity \"altsyncram_8342\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534843395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PApexHolo Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5 " "Elaborating entity \"RomSignal2PApexHolo\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\"" {  } { { "ModeDataBase.vhd" "ROMA5" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534843529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexHolo.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexHolo.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534843585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexHolo.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexHolo.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534843610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RomInicApexHoloMurmur.mif " "Parameter \"init_file\" = \"./RomInicApexHoloMurmur.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534843614 ""}  } { { "RomSignal2PApexHolo.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexHolo.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534843614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l32 " "Found entity 1: altsyncram_3l32" {  } { { "db/altsyncram_3l32.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_3l32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534843814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534843814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3l32 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated " "Elaborating entity \"altsyncram_3l32\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534843828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PApexNormal Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6 " "Elaborating entity \"RomSignal2PApexNormal\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\"" {  } { { "ModeDataBase.vhd" "ROMA6" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534843979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexNormal.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexNormal.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534844063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexNormal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexNormal.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534844105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicApexNormal.mif " "Parameter \"init_file\" = \"RomInicApexNormal.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844111 ""}  } { { "RomSignal2PApexNormal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexNormal.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534844111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l332.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l332.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l332 " "Found entity 1: altsyncram_l332" {  } { { "db/altsyncram_l332.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_l332.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534844318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534844318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l332 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated " "Elaborating entity \"altsyncram_l332\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534844332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PApexMid Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7 " "Elaborating entity \"RomSignal2PApexMid\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\"" {  } { { "ModeDataBase.vhd" "ROMA7" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534844481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexMid.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexMid.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534844596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexMid.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexMid.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534844672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicApexMidMurmur.mif " "Parameter \"init_file\" = \"RomInicApexMidMurmur.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534844676 ""}  } { { "RomSignal2PApexMid.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexMid.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534844676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee32 " "Found entity 1: altsyncram_ee32" {  } { { "db/altsyncram_ee32.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_ee32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534844867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534844867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ee32 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated " "Elaborating entity \"altsyncram_ee32\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534844882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PApexLate Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8 " "Elaborating entity \"RomSignal2PApexLate\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\"" {  } { { "ModeDataBase.vhd" "ROMA8" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534845059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexLate.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexLate.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534845162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexLate.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexLate.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534845198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicApexLateMurmur.mif " "Parameter \"init_file\" = \"RomInicApexLateMurmur.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845201 ""}  } { { "RomSignal2PApexLate.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexLate.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534845201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qh32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qh32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qh32 " "Found entity 1: altsyncram_qh32" {  } { { "db/altsyncram_qh32.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_qh32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534845407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534845407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qh32 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated " "Elaborating entity \"altsyncram_qh32\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534845421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PApexEarly Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9 " "Elaborating entity \"RomSignal2PApexEarly\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\"" {  } { { "ModeDataBase.vhd" "ROMA9" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534845625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexEarly.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexEarly.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534845688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PApexEarly.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexEarly.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534845710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicApexEarlyMurmur.mif " "Parameter \"init_file\" = \"RomInicApexEarlyMurmur.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534845714 ""}  } { { "RomSignal2PApexEarly.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PApexEarly.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534845714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hl32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hl32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hl32 " "Found entity 1: altsyncram_hl32" {  } { { "db/altsyncram_hl32.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_hl32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534845919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534845919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hl32 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated " "Elaborating entity \"altsyncram_hl32\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534845935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomSignal2PDuctoArterioso Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10 " "Elaborating entity \"RomSignal2PDuctoArterioso\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\"" {  } { { "ModeDataBase.vhd" "ROMA10" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534846082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PDuctoArterioso.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDuctoArterioso.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534846146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\"" {  } { { "RomSignal2PDuctoArterioso.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDuctoArterioso.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534846176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicDuctoArteriosoPersistente.mif " "Parameter \"init_file\" = \"RomInicDuctoArteriosoPersistente.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534846179 ""}  } { { "RomSignal2PDuctoArterioso.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RomSignal2PDuctoArterioso.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534846179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bn42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bn42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bn42 " "Found entity 1: altsyncram_bn42" {  } { { "db/altsyncram_bn42.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_bn42.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534846374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534846374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bn42 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated " "Elaborating entity \"altsyncram_bn42\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534846390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeCapture Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA " "Elaborating entity \"ModeCapture\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\"" {  } { { "CheckSignalDown.vhd" "MCA" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalDown.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534846536 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedBt1 ModeCapture.vhd(24) " "Verilog HDL or VHDL warning at ModeCapture.vhd(24): object \"RedBt1\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846654 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenBt1 ModeCapture.vhd(24) " "Verilog HDL or VHDL warning at ModeCapture.vhd(24): object \"GreenBt1\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846654 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueBt1 ModeCapture.vhd(24) " "Verilog HDL or VHDL warning at ModeCapture.vhd(24): object \"BlueBt1\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846654 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedBt2 ModeCapture.vhd(25) " "Verilog HDL or VHDL warning at ModeCapture.vhd(25): object \"RedBt2\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846655 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenBt2 ModeCapture.vhd(25) " "Verilog HDL or VHDL warning at ModeCapture.vhd(25): object \"GreenBt2\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846655 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueBt2 ModeCapture.vhd(25) " "Verilog HDL or VHDL warning at ModeCapture.vhd(25): object \"BlueBt2\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846655 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedBt3 ModeCapture.vhd(26) " "Verilog HDL or VHDL warning at ModeCapture.vhd(26): object \"RedBt3\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846655 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenBt3 ModeCapture.vhd(26) " "Verilog HDL or VHDL warning at ModeCapture.vhd(26): object \"GreenBt3\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846656 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueBt3 ModeCapture.vhd(26) " "Verilog HDL or VHDL warning at ModeCapture.vhd(26): object \"BlueBt3\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846656 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedBt4 ModeCapture.vhd(27) " "Verilog HDL or VHDL warning at ModeCapture.vhd(27): object \"RedBt4\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846656 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenBt4 ModeCapture.vhd(27) " "Verilog HDL or VHDL warning at ModeCapture.vhd(27): object \"GreenBt4\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846656 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueBt4 ModeCapture.vhd(27) " "Verilog HDL or VHDL warning at ModeCapture.vhd(27): object \"BlueBt4\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846657 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedLt1 ModeCapture.vhd(29) " "Verilog HDL or VHDL warning at ModeCapture.vhd(29): object \"RedLt1\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846657 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenLt1 ModeCapture.vhd(29) " "Verilog HDL or VHDL warning at ModeCapture.vhd(29): object \"GreenLt1\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846657 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueLt1 ModeCapture.vhd(29) " "Verilog HDL or VHDL warning at ModeCapture.vhd(29): object \"BlueLt1\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846657 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedLt2 ModeCapture.vhd(30) " "Verilog HDL or VHDL warning at ModeCapture.vhd(30): object \"RedLt2\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846657 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenLt2 ModeCapture.vhd(30) " "Verilog HDL or VHDL warning at ModeCapture.vhd(30): object \"GreenLt2\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846657 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueLt2 ModeCapture.vhd(30) " "Verilog HDL or VHDL warning at ModeCapture.vhd(30): object \"BlueLt2\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846657 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedLt3 ModeCapture.vhd(31) " "Verilog HDL or VHDL warning at ModeCapture.vhd(31): object \"RedLt3\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846658 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenLt3 ModeCapture.vhd(31) " "Verilog HDL or VHDL warning at ModeCapture.vhd(31): object \"GreenLt3\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846658 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueLt3 ModeCapture.vhd(31) " "Verilog HDL or VHDL warning at ModeCapture.vhd(31): object \"BlueLt3\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846658 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedLt4 ModeCapture.vhd(32) " "Verilog HDL or VHDL warning at ModeCapture.vhd(32): object \"RedLt4\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846658 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenLt4 ModeCapture.vhd(32) " "Verilog HDL or VHDL warning at ModeCapture.vhd(32): object \"GreenLt4\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846658 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueLt4 ModeCapture.vhd(32) " "Verilog HDL or VHDL warning at ModeCapture.vhd(32): object \"BlueLt4\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846658 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "word ModeCapture.vhd(33) " "VHDL Signal Declaration warning at ModeCapture.vhd(33): used implicit default value for signal \"word\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846658 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mode ModeCapture.vhd(33) " "VHDL Signal Declaration warning at ModeCapture.vhd(33): used implicit default value for signal \"mode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846658 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RedMo ModeCapture.vhd(34) " "Verilog HDL or VHDL warning at ModeCapture.vhd(34): object \"RedMo\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846659 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GreenMo ModeCapture.vhd(34) " "Verilog HDL or VHDL warning at ModeCapture.vhd(34): object \"GreenMo\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846659 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BlueMo ModeCapture.vhd(34) " "Verilog HDL or VHDL warning at ModeCapture.vhd(34): object \"BlueMo\" assigned a value but never read" {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534846659 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_b ModeCapture.vhd(37) " "VHDL Signal Declaration warning at ModeCapture.vhd(37): used implicit default value for signal \"data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ModeCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846659 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CaptureSignal Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|CaptureSignal:DBS " "Elaborating entity \"CaptureSignal\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|CaptureSignal:DBS\"" {  } { { "ModeCapture.vhd" "DBS" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534846679 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RedNmDown CaptureSignal.vhd(31) " "VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal \"RedNmDown\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaptureSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846716 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GreenNmDown CaptureSignal.vhd(31) " "VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal \"GreenNmDown\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaptureSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846717 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BlueNmDown CaptureSignal.vhd(31) " "VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal \"BlueNmDown\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaptureSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846717 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RedNm2Down CaptureSignal.vhd(31) " "VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal \"RedNm2Down\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaptureSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846717 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GreenNm2Down CaptureSignal.vhd(31) " "VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal \"GreenNm2Down\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaptureSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846717 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BlueNm2Down CaptureSignal.vhd(31) " "VHDL Signal Declaration warning at CaptureSignal.vhd(31): used implicit default value for signal \"BlueNm2Down\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaptureSignal.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CaptureSignal.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534846717 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeCapture:MCA|CaptureSignal:DBS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMCapture Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM " "Elaborating entity \"RAMCapture\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\"" {  } { { "ModeCapture.vhd" "RAM" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeCapture.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534847149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAMCapture.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RAMCapture.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534847261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAMCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RAMCapture.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534847308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534847312 ""}  } { { "RAMCapture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/RAMCapture.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534847312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_24g2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_24g2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_24g2 " "Found entity 1: altsyncram_24g2" {  } { { "db/altsyncram_24g2.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_24g2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534847525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534847525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_24g2 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\|altsyncram:altsyncram_component\|altsyncram_24g2:auto_generated " "Elaborating entity \"altsyncram_24g2\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeCapture:MCA\|RAMCapture:RAM\|altsyncram:altsyncram_component\|altsyncram_24g2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534847539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeAutomaticSelect Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU " "Elaborating entity \"ModeAutomaticSelect\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\"" {  } { { "CheckSignalDown.vhd" "MAU" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalDown.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534847590 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG ModeAutomaticSelect.vhd(13) " "VHDL Signal Declaration warning at ModeAutomaticSelect.vhd(13): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1373534847771 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY ModeAutomaticSelect.vhd(121) " "VHDL Process Statement warning at ModeAutomaticSelect.vhd(121): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1373534847771 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY ModeAutomaticSelect.vhd(124) " "VHDL Process Statement warning at ModeAutomaticSelect.vhd(124): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1373534847771 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxtstate ModeAutomaticSelect.vhd(125) " "VHDL Process Statement warning at ModeAutomaticSelect.vhd(125): signal \"nxtstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1373534847772 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state ModeAutomaticSelect.vhd(119) " "VHDL Process Statement warning at ModeAutomaticSelect.vhd(119): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1373534847772 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.state2 ModeAutomaticSelect.vhd(119) " "Inferred latch for \"state.state2\" at ModeAutomaticSelect.vhd(119)" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1373534847772 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.state1 ModeAutomaticSelect.vhd(119) " "Inferred latch for \"state.state1\" at ModeAutomaticSelect.vhd(119)" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1373534847772 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.state0 ModeAutomaticSelect.vhd(119) " "Inferred latch for \"state.state0\" at ModeAutomaticSelect.vhd(119)" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1373534847772 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeAutomatic Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU " "Elaborating entity \"ModeAutomatic\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\"" {  } { { "ModeAutomaticSelect.vhd" "MAU" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534848251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Position ModeAutomatic.vhd(21) " "Verilog HDL or VHDL warning at ModeAutomatic.vhd(21): object \"Position\" assigned a value but never read" {  } { { "ModeAutomatic.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomatic.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1373534848344 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|ModeAutomatic:MAU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY1 " "Elaborating entity \"Sync\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY1\"" {  } { { "CheckSignalDown.vhd" "SY1" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/CheckSignalDown.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534848586 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFD2 Sync.vhd(22) " "VHDL Process Statement warning at Sync.vhd(22): signal \"FFD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sync.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sync.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1373534848616 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFD3 Sync.vhd(22) " "VHDL Process Statement warning at Sync.vhd(22): signal \"FFD3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sync.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sync.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1373534848616 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckSignalUp Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalUp:CSU " "Elaborating entity \"CheckSignalUp\" for hierarchy \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalUp:CSU\"" {  } { { "Picture.vhd" "CSU" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534848676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainImage Display:DISP\|Main:PICT\|MainImage:MAIN " "Elaborating entity \"MainImage\" for hierarchy \"Display:DISP\|Main:PICT\|MainImage:MAIN\"" {  } { { "Main.vhd" "MAIN" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Main.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534848782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1PMainImageBN Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI " "Elaborating entity \"ROM1PMainImageBN\" for hierarchy \"Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\"" {  } { { "MainImage.vhd" "ROMI" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/MainImage.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534848862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\"" {  } { { "ROM1PMainImageBN.vhd" "altsyncram_component" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ROM1PMainImageBN.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534848913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\"" {  } { { "ROM1PMainImageBN.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ROM1PMainImageBN.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534848935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInicBN.mif " "Parameter \"init_file\" = \"RomInicBN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 999000 " "Parameter \"numwords_a\" = \"999000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 20 " "Parameter \"widthad_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534848937 ""}  } { { "ROM1PMainImageBN.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ROM1PMainImageBN.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534848937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2o91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2o91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2o91 " "Found entity 1: altsyncram_2o91" {  } { { "db/altsyncram_2o91.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_2o91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534849348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534849348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2o91 Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\|altsyncram_2o91:auto_generated " "Elaborating entity \"altsyncram_2o91\" for hierarchy \"Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\|altsyncram_2o91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534849362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lba.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lba.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lba " "Found entity 1: decode_lba" {  } { { "db/decode_lba.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/decode_lba.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534849618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534849618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lba Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\|altsyncram_2o91:auto_generated\|decode_lba:rden_decode " "Elaborating entity \"decode_lba\" for hierarchy \"Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\|altsyncram_2o91:auto_generated\|decode_lba:rden_decode\"" {  } { { "db/altsyncram_2o91.tdf" "rden_decode" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_2o91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534849634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qb " "Found entity 1: mux_5qb" {  } { { "db/mux_5qb.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/mux_5qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534849901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534849901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qb Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\|altsyncram_2o91:auto_generated\|mux_5qb:mux2 " "Elaborating entity \"mux_5qb\" for hierarchy \"Display:DISP\|Main:PICT\|MainImage:MAIN\|ROM1PMainImageBN:ROMI\|altsyncram:altsyncram_component\|altsyncram_2o91:auto_generated\|mux_5qb:mux2\"" {  } { { "db/altsyncram_2o91.tdf" "mux2" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_2o91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1373534849915 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1373534854828 "|Project|Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[0\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 37 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[1\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 67 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[2\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 97 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[3\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 127 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[4\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 157 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[5\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 187 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[6\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 217 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[7\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 247 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[8\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 277 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[9\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 307 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[10\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 337 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[11\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 367 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[12\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 397 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[13\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 427 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[14\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 457 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[15\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 487 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[16\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 517 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[17\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 547 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[18\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 577 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[19\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 607 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[20\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 637 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[21\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 667 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[22\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 697 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[23\] " "Synthesized away node \"Sound:SOUN\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/altsyncram_fh81.tdf" 727 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/audio_codec.v" 238 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 104 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1373534858193 "|Project|Sound:SOUN|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1373534858193 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1373534858193 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Display:DISP\|Main:PICT\|MainImage:MAIN\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Display:DISP\|Main:PICT\|MainImage:MAIN\|Mult0\"" {  } { { "MainImage.vhd" "Mult0" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/MainImage.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|Div0\"" {  } { { "Picture.vhd" "Div0" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|Div0\"" {  } { { "Frequency.vhd" "Div0" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|Div1\"" {  } { { "Frequency.vhd" "Div1" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|Mult0\"" {  } { { "Frequency.vhd" "Mult0" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT1\|Mult0\"" {  } { { "Button.vhd" "Mult0" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT4\|Mult1\"" {  } { { "Button.vhd" "Mult1" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT2\|Mult0\"" {  } { { "Button.vhd" "Mult0" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT3\|Mult0\"" {  } { { "Button.vhd" "Mult0" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT4\|Mult0\"" {  } { { "Button.vhd" "Mult0" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1373534920561 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1373534920561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|MainImage:MAIN\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|MainImage:MAIN\|lpm_mult:Mult0\"" {  } { { "MainImage.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/MainImage.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534920905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|MainImage:MAIN\|lpm_mult:Mult0 " "Instantiated megafunction \"Display:DISP\|Main:PICT\|MainImage:MAIN\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534920907 ""}  } { { "MainImage.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/MainImage.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534920907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e9t " "Found entity 1: mult_e9t" {  } { { "db/mult_e9t.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/mult_e9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534921104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534921104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|lpm_divide:Div0\"" {  } { { "Picture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534921457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|lpm_divide:Div0 " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534921458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534921458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534921458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534921458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534921458 ""}  } { { "Picture.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Picture.vhd" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534921458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_divide_92p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534921645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534921645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534921841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534921841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534922213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534922213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534922773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534922773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534922979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534922979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534923080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534923080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_divide:Div0\"" {  } { { "Frequency.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534923211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_divide:Div0 " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534923212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534923212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534923212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534923212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534923212 ""}  } { { "Frequency.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534923212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s0p " "Found entity 1: lpm_divide_s0p" {  } { { "db/lpm_divide_s0p.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_divide_s0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534923393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534923393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534923525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534923525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534923849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534923849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_abs_5v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534924170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534924170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_divide:Div1\"" {  } { { "Frequency.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534924361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_divide:Div1 " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534924362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534924362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534924362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534924362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534924362 ""}  } { { "Frequency.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534924362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_divide_p0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534924534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534924534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534924666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534924666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534924934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534924934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/lpm_abs_2v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534925219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534925219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_mult:Mult0\"" {  } { { "Frequency.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534925518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_mult:Mult0 " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|Frequency:PFU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925520 ""}  } { { "Frequency.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Frequency.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534925520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_58t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_58t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_58t " "Found entity 1: mult_58t" {  } { { "db/mult_58t.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/mult_58t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534925719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534925719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT1\|lpm_mult:Mult0\"" {  } { { "Button.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1373534925795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT1\|lpm_mult:Mult0 " "Instantiated megafunction \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|ModeAutomatic:MAU\|Button:BT1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1373534925796 ""}  } { { "Button.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Button.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1373534925796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_33t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_33t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_33t " "Found entity 1: mult_33t" {  } { { "db/mult_33t.tdf" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/mult_33t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373534925960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373534925960 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "56 " "Ignored 56 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "56 " "Ignored 56 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1373534941644 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1373534941644 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ModeAutomaticSelect.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeAutomaticSelect.vhd" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1373534944031 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1373534944034 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1373534985272 "|Project|VGA_BLANK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1373534985272 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Display:DISP\|h_cnt\[31\] Low " "Register Display:DISP\|h_cnt\[31\] will power up to Low" {  } { { "Display.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1373534985957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Display:DISP\|v_cnt\[31\] Low " "Register Display:DISP\|v_cnt\[31\] will power up to Low" {  } { { "Display.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1373534985957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Display:DISP\|v_cnt\[0\] Low " "Register Display:DISP\|v_cnt\[0\] will power up to Low" {  } { { "Display.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1373534985957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Display:DISP\|h_cnt\[0\] Low " "Register Display:DISP\|h_cnt\[0\] will power up to Low" {  } { { "Display.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1373534985957 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1373534985957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1373534989392 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1373535041248 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1373535043458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1373535049569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1373535049636 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1373535049637 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1373535049946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1373535050534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1373535050550 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1373535050568 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1373535052582 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1739 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1739 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1373535076051 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1373535076092 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 783 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 783 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1373535116561 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1373535116563 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1373535155380 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:45 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:01:45" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1373535155487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1373535166451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1373535166451 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1373535172678 "|Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1373535172678 "|Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1373535172678 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1373535172678 "|Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1373535172678 "|Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1373535172678 "|Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1373535172678 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1373535172678 "|Project|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1373535172678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28142 " "Implemented 28142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1373535172713 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1373535172713 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1373535172713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27742 " "Implemented 27742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1373535172713 ""} { "Info" "ICUT_CUT_TM_RAMS" "306 " "Implemented 306 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1373535172713 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1373535172713 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "13 " "Implemented 13 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1373535172713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1373535172713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1373535173276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 11:32:53 2013 " "Processing ended: Thu Jul 11 11:32:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1373535173276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:59 " "Elapsed time: 00:05:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1373535173276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:17 " "Total CPU time (on all processors): 00:05:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1373535173276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1373535173276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1373535178344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1373535178346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 11:32:57 2013 " "Processing started: Thu Jul 11 11:32:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1373535178346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1373535178346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1373535178346 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1373535179588 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1373535180290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1373535180528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1373535180529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1373535180529 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|wire_pll1_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 11888 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1373535181308 ""}  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 11888 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1373535181308 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll Cyclone IV E PLL " "Implemented PLL \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 12348 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1373535181312 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 12348 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1373535181312 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1680 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1373535181323 ""}  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1680 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1373535181323 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1373535181357 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1373535187232 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1373535187278 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373535190787 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1373535190787 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42848 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1373535190882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42850 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1373535190882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42852 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1373535190882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42854 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1373535190882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42856 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1373535190882 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1373535190882 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1373535190909 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1373535192118 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 " "The parameters of the PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 and the PLL Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 54 " "The value of the parameter \"M\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 54" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 16610 " "The value of the parameter \"Min Lock Period\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 16610" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 35714 " "The value of the parameter \"Max Lock Period\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 35714" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1373535198748 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1373535198748 ""}  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 77 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component|PLLSound_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1680 8336 9085 0} { 0 { 0 ""} 0 11888 8336 9085 0}  }  } } { "db/pllpantalla_altpll.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 77 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|PLLpantalla:PLLS|altpll:altpll_component|PLLpantalla_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "" 0 -1 1373535198748 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 57 0 0 } } { "db/pllsound_altpll1.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 77 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component|PLLSound_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1680 8336 9085 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1 1373535199099 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1373535207777 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1373535207877 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1373535207878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1373535208165 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1373535208754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1373535208764 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1373535208779 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373535211786 ""}  } { { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42829 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373535211786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373535211786 ""}  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 77 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component|PLLSound_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1680 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373535211786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373535211787 ""}  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 77 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|PLLpantalla:PLLS|altpll:altpll_component|PLLpantalla_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 11888 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373535211787 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373535211787 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 12348 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373535211787 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "Automatically promoted node Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373535211787 ""}  } { { "PLLCLK1.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLCLK1.vhd" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|PLLCLK1:PLL1|CLKOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1678 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373535211787 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|Q~0  " "Automatically promoted node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|Q~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector17~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector17~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector17~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28103 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector16~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector16~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28142 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector25~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector25~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector25~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28143 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector24~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector24~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector24~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28144 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector23~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector23~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector23~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28145 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector22~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector22~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector22~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28146 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector21~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector21~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28147 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector19~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector19~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector19~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28148 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector18~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector18~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector18~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28149 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector20~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector20~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector20~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28150 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373535211788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1373535211788 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373535211788 ""}  } { { "Sync.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sync.vhd" 9 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY4|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28102 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373535211788 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1373535229762 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1373535229849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1373535229856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1373535229943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1373535230059 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1373535230136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1373535232972 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1373535242656 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1373535242656 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLLpantalla.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd" 133 0 0 } } { "Display.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 48 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 57 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1373535243198 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 0 " "PLL \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clock_generator.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 134 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 102 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1373535243236 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll clk\[0\] AUD_XCK~output " "PLL \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clock_generator.v" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 134 0 0 } } { "Sound.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 102 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1373535243237 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1373535244718 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1373535257171 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Project\|Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY3\|Q~0 " "Asynchronous signal \|Project\|Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY3\|Q~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1373535257910 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1373535257910 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Project\|KEY\[0\]~input " "Asynchronous signal \|Project\|KEY\[0\]~input" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1373535257910 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1373535257910 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Project\|Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY1\|Q~0 " "Asynchronous signal \|Project\|Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY1\|Q~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1373535257910 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1373535257910 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "3 0 " "Found 3 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1373535257910 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1373535257910 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1373535258021 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:12 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:12" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1373535258097 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_BLANK_N " "Ignored I/O standard assignment to node \"VGA_BLANK_N\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_SYNC_N " "Ignored I/O standard assignment to node \"VGA_SYNC_N\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1373535259375 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1373535259375 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1373535259380 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1373535259380 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:09 " "Fitter preparation operations ending: elapsed time is 00:01:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373535259384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1373535282275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373535322748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1373535323115 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1373535584767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:22 " "Fitter placement operations ending: elapsed time is 00:04:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373535584768 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1373535584808 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1373535592965 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1373535593903 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1373535593906 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1373535593907 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1373535752490 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1373535752523 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 265 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 265 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1373535945359 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1373535945361 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 8162 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 8162 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1373536327457 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:11:35 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:11:35" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1373536335506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1373536348304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1373536440120 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1373536440120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:06:20 " "Fitter routing operations ending: elapsed time is 00:06:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373536737656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1373536737682 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1373536737682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1373536739616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1373536754797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1373536755106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1373536769714 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:42 " "Fitter post-fit operations ending: elapsed time is 00:00:42" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373536781386 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1373536789173 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 258 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1373536790028 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 247 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1373536790028 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 248 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1373536790028 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 17 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 254 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1373536790028 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 17 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 256 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1373536790028 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 17 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 255 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1373536790028 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "Project.vhd" "" { Text "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 17 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 257 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1373536790028 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1373536790028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.fit.smsg " "Generated suppressed messages file C:/Users/Laboratorio Micro/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1373536798387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 74 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1373536820418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 12:00:20 2013 " "Processing ended: Thu Jul 11 12:00:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1373536820418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:27:23 " "Elapsed time: 00:27:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1373536820418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:25:51 " "Total CPU time (on all processors): 00:25:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1373536820418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1373536820418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1373536878866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1373536878881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 12:01:18 2013 " "Processing started: Thu Jul 11 12:01:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1373536878881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1373536878881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1373536878882 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1373536901578 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1373536901955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1373536911346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 12:01:51 2013 " "Processing ended: Thu Jul 11 12:01:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1373536911346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1373536911346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1373536911346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1373536911346 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1373536913446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1373536920078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1373536920092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 12:01:57 2013 " "Processing started: Thu Jul 11 12:01:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1373536920092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1373536920092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1373536920094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1373536924308 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1373536928260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1373536928279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1373536928517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1373536928517 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1373536933508 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1373536935498 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1373536935501 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50 " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1373536935930 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1373536935930 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1373536935930 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOUN\|my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{SOUN\|my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{SOUN\|my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} " "create_generated_clock -source \{SOUN\|my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{SOUN\|my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{SOUN\|my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1373536935930 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1373536935930 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1373536935930 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1373536935931 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " "create_clock -period 1.000 -name Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1373536935976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " "create_clock -period 1.000 -name Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1373536935976 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1373536935976 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1373536937632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1373536937660 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1373536937727 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1373536938658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1373536940012 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1373536940012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -203.620 " "Worst-case setup slack is -203.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -203.620     -6440.152 CLOCK_50  " " -203.620     -6440.152 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.324      -808.376 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.324      -808.376 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.201     -5677.847 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -5.201     -5677.847 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.334         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99998.759         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99998.759         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536940042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.912 " "Worst-case hold slack is -0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912        -1.672 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "   -0.912        -1.672 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540        -0.540 CLOCK_50  " "   -0.540        -0.540 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "    0.319         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.343         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536940711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.312 " "Worst-case recovery slack is -0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312       -17.665 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -0.312       -17.665 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.748         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.543         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.543         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536940825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.561 " "Worst-case removal slack is -3.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.561        -7.100 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "   -3.561        -7.100 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119       -72.112 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -1.119       -72.112 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.841         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.841         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536940918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285    -12230.630 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -1.285    -12230.630 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.415         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.335         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.335         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.555         0.000 CLOCK_50  " "    9.555         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.337         0.000 CLOCK2_50  " "   18.337         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.703         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.703         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536940955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536940955 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1373536957006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1373536957386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1373536973217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1373536976474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1373536977743 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1373536977743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -183.421 " "Worst-case setup slack is -183.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536977762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536977762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -183.421     -5805.685 CLOCK_50  " " -183.421     -5805.685 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536977762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.933      -610.956 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -13.933      -610.956 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536977762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.764     -4467.860 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -4.764     -4467.860 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536977762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.320         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536977762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99998.887         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99998.887         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536977762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536977762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.813 " "Worst-case hold slack is -0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813        -1.488 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "   -0.813        -1.488 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386        -0.386 CLOCK_50  " "   -0.386        -0.386 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "    0.303         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.337         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536979514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.392 " "Worst-case recovery slack is -0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392       -23.542 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -0.392       -23.542 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.506         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.883         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.883         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536979672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.091 " "Worst-case removal slack is -3.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091        -6.161 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "   -3.091        -6.161 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891       -56.814 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -0.891       -56.814 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.666         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536979996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536979996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536980077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536980077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285    -12230.630 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -1.285    -12230.630 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536980077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.342         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536980077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.318         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.318         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536980077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.560         0.000 CLOCK_50  " "    9.560         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536980077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.322         0.000 CLOCK2_50  " "   18.322         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536980077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.706         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.706         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536980077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536980077 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1373536992301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1373536995929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1373536996551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1373536996551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -99.530 " "Worst-case setup slack is -99.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536996691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536996691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -99.530     -3142.312 CLOCK_50  " "  -99.530     -3142.312 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536996691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.083      -311.294 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.083      -311.294 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536996691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084      -527.176 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -2.084      -527.176 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536996691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.777         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536996691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99999.390         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99999.390         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536996691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536996691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.642 " "Worst-case hold slack is -0.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642        -1.214 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "   -0.642        -1.214 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587        -5.129 CLOCK_50  " "   -0.587        -5.129 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074        -0.148 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -0.074        -0.148 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.141         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536997271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.018 " "Worst-case recovery slack is -0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018        -0.180 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -0.018        -0.180 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.687         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.390         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.390         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536997370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.202 " "Worst-case removal slack is -2.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202        -4.394 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "   -2.202        -4.394 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821       -53.788 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -0.821       -53.788 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.878         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.878         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536997494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000     -9518.000 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "   -1.000     -9518.000 Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2  " "    0.406         0.000 Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|FFD2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.379         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.379         0.000 DISP\|PLLS\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202         0.000 CLOCK_50  " "    9.202         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.924         0.000 CLOCK2_50  " "   17.924         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.774         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.774         0.000 DISP\|PICT\|PICT\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1373536997556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1373536997556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1373537015794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1373537015799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1373537018224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 12:03:38 2013 " "Processing ended: Thu Jul 11 12:03:38 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1373537018224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1373537018224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1373537018224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1373537018224 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus II Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1373537021128 ""}
