Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Tue Dec 23 21:34:43 2025
| Host         : dan-alencar running 64-bit Linux Mint 22.2
| Command      : report_control_sets -verbose -file fpga_unified_top_control_sets_placed.rpt
| Design       : fpga_unified_top
| Device       : xcau15p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           17 |
| No           | No                    | Yes                    |              60 |           16 |
| No           | Yes                   | No                     |              27 |            5 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |              90 |           18 |
| Yes          | Yes                   | No                     |              15 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------+------------------------+------------------+----------------+--------------+
|          Clock Signal          |            Enable Signal           |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+------------------------------------+------------------------+------------------+----------------+--------------+
|  mgr/psen_reg_i_1_n_0          |                                    |                        |                1 |              1 |         1.00 |
|  mgr/change_enable_reg_i_1_n_0 |                                    |                        |                1 |              1 |         1.00 |
|  clock_gen/inst/clk_out2       |                                    | mgr/cmd_trigger_n_reg  |                1 |              1 |         1.00 |
|  clock_gen/inst/clk_out1       |                                    | mgr/cmd_trigger_n_reg  |                1 |              1 |         1.00 |
|  clock_gen/inst/clk_out3       | FSM_sequential_rx_state[1]_i_1_n_0 |                        |                2 |              2 |         1.00 |
|  clock_gen/inst/clk_out3       | rx_bit_idx[0]                      |                        |                1 |              3 |         3.00 |
|  clock_gen/inst/clk_out3       | u_mon/state[2]_i_1_n_0             | u_mon/fpga_button      |                3 |              3 |         1.00 |
|  clock_gen/inst/clk_out3       | u_mon/byte_idx[1]_i_1_n_0          | u_mon/fpga_button      |                1 |              4 |         4.00 |
|  clock_gen/inst/clk_out3       | u_mon/bit_cnt[3]_i_1_n_0           |                        |                1 |              4 |         4.00 |
|  clock_gen/inst/clk_out3       |                                    | mgr/cmd_trigger_n_reg  |                3 |              6 |         2.00 |
|  clock_gen/inst/clk_out3       | u_mon/shifter[0]                   |                        |                6 |              9 |         1.50 |
|  clock_gen/inst/clk_out3       | u_mon/baud_cnt[9]_i_1_n_0          |                        |                2 |             10 |         5.00 |
|  clock_gen/inst/clk_out3       | u_arb/idle_cnt[9]_i_1_n_0          | u_mon/fpga_button      |                4 |             10 |         2.50 |
|  clock_gen/inst/clk_out3       | rx_cnt[0]                          | rx_cnt[15]_i_1_n_0     |                3 |             15 |         5.00 |
|  mgr/signal__0                 |                                    |                        |                5 |             16 |         3.20 |
|  clock_gen/inst/psdone         |                                    | mgr/cmd_trigger_n_reg  |                3 |             16 |         5.33 |
|  clock_gen/inst/clk_out3       | u_mon/reg_temp[15]_i_1_n_0         | u_mon/fpga_button      |                6 |             16 |         2.67 |
|  clock_gen/inst/clk_out3       | u_mon/reg_vcc[15]_i_1_n_0          | u_mon/fpga_button      |                6 |             16 |         2.67 |
|  clock_gen/inst/clk_out3       | u_router/tx_idle_timer[0]          | u_mon/fpga_button      |                3 |             17 |         5.67 |
|  clock_gen/inst/clk_out3       | u_mon/timer[23]_i_1_n_0            | u_mon/fpga_button      |                4 |             24 |         6.00 |
|  clock_gen/inst/clk_out3       |                                    | auto_trigger_n_i_1_n_0 |                5 |             27 |         5.40 |
|  clock_gen/inst/clk_out3       |                                    | u_mon/fpga_button      |                9 |             36 |         4.00 |
|  clock_gen/inst/clk_out3       |                                    |                        |               11 |             41 |         3.73 |
+--------------------------------+------------------------------------+------------------------+------------------+----------------+--------------+


