MINIME-validator: Validating hardware with synthetic parallel testcases.	Alper Sen 0001,Etem Deniz,Brian Kahne	10.23919/DATE.2017.7927021
Soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores.	Arun Subramaniyan 0001,Semeen Rehman,Muhammad Shafique 0001,Akash Kumar 0001,Jörg Henkel	10.23919/DATE.2017.7926955
A coordinated multi-agent reinforcement learning approach to multi-level cache co-partitioning.	Rahul Jain 0004,Preeti Ranjan Panda,Sreenivas Subramoney	10.23919/DATE.2017.7927098
Probabilistic schedulability analysis for fixed priority mixed criticality real-time systems.	Yasmina Abdeddaïm,Dorin Maxim	10.23919/DATE.2017.7927056
Power pre-characterized meshing algorithm for finite element thermal analysis of integrated circuits.	Shohdy Abdelkader,Alaa ELRouby,Mohamed Dessouky	10.23919/DATE.2017.7927192
Analysis of short-circuit conditions in logic circuits.	João Afonso,José Monteiro 0001	10.23919/DATE.2017.7927102
Schedule-aware loop parallelization for embedded MPSoCs by exploiting parallel slack.	Miguel Angel Aguilar,Rainer Leupers,Gerd Ascheid,Nikolaos Kavvadias,Liam Fitzpatrick	10.23919/DATE.2017.7927178
Energy-quality scalable adaptive VLSI circuits and systems beyond approximate computing.	Massimo Alioto	10.23919/DATE.2017.7926970
RETHINK big: European roadmap for hardware anc networking optimizations for big data.	Gina Alioto,Paul M. Carpenter,Adrián Cristal,Osman S. Unsal,Marcus Leich,Christophe Avare	10.23919/DATE.2017.7926969
The engineering challenges in quantum computing.	Carmen G. Almudéver,Lingling Lao,Xiang Fu 0003,Nader Khammassi,Imran Ashraf,Dan Iorga,Savvas Varsamopoulos,Christopher Eichler,A. Wallraff,Lotte Geck,Andre Kruth,Joachim Knoch,Hendrik Bluhm,Koen Bertels	10.23919/DATE.2017.7927104
Computing with nano-crossbar arrays: Logic synthesis and fault tolerance.	Mustafa Altun,Valentina Ciriani,Mehdi Baradaran Tahoori	10.23919/DATE.2017.7926998
Droop mitigating last level cache architecture for STTRAM.	Radha Krishna Aluru,Swaroop Ghosh	10.23919/DATE.2017.7926994
Logic optimization and synthesis: Trends and directions in industry.	Luca Gaetano Amarù,Patrick Vuillod,Jiong Luo,Janet Olson	10.23919/DATE.2017.7927194
Anomalies in scheduling control applications and design complexity.	Amir Aminifar,Enrico Bini	10.23919/DATE.2017.7927247
Optimizing temperature guardbands.	Hussam Amrouch,Behnam Khaleghi,Jörg Henkel	10.23919/DATE.2017.7926978
Exploring the unknown through successive generations of low power and low resource versatile agents.	Martin Andraud,Gönenç Berkol,Jaro De Roose,Santosh Gannavarapu,Haoming Xin,Eugenio Cantatore,Pieter J. A. Harpe,Marian Verhelst,Peter G. M. Baltus	10.23919/DATE.2017.7927001
1024-Channel 3D ultrasound digital beamformer in a single 5W FPGA.	Federico Angiolini,Aya Ibrahim,William Andrew Simon,Ahmet Caner Yuzuguler,Marcel Arditi,Jean-Philippe Thiran,Giovanni De Micheli	10.23919/DATE.2017.7927175
Self-awareness in remote health monitoring systems using wearable electronics.	Arman Anzanpour,Iman Azimi,Maximilian Gotzinger,Amir M. Rahmani,Nima Taherinejad,Pasi Liljeberg,Axel Jantsch,Nikil D. Dutt	10.23919/DATE.2017.7927146
A comprehensive methodology for stress procedures evaluation and comparison for Burn-In of automotive SoC.	Davide Appello,Paolo Bernardi,G. Giacopelli,Alessandro Motta,Alberto Pagani,Giorgio Pollaccia,C. Rabbi,Marco Restifo,P. Ruberg,Ernesto Sánchez 0001,C. M. Villa,Federico Venini	10.23919/DATE.2017.7927068
Register transfer level information flow tracking for provably secure hardware design.	Armaiti Ardeshiricham,Wei Hu 0008,Joshua Marxen,Ryan Kastner	10.23919/DATE.2017.7927266
SPARX - A side-channel protected processor for ARX-based cryptography.	Florian Bache,Tobias Schneider 0002,Amir Moradi 0001,Tim Giineysu	10.23919/DATE.2017.7927135
3DFAR: A three-dimensional fabric for reliable multi-core processors.	Javad Bagherzadeh,Valeria Bertacco	10.23919/DATE.2017.7927006
Energy-performance optimized design of silicon photonic interconnection networks for high-performance computing.	Meisam Bahadori,Sébastien Rumley,Robert P. Polster,Alexander Gazman,Matt Traverso,Mark Webster,Kaushik Patel,Keren Bergman	10.23919/DATE.2017.7927010
Logic analysis and verification of n-input genetic logic circuits.	Hasan Baig,Jan Madsen	10.23919/DATE.2017.7927070
Revamping timing error resilience to tackle choke points at NTC systems.	Aatreyi Bal,Shamik Saha,Sanghamitra Roy,Koushik Chakraborty	10.23919/DATE.2017.7927140
An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture.	Simon J. Bale,Pedro B. Campos,Martin A. Trefzer,James Alfred Walker,Andy M. Tyrrell	10.23919/DATE.2017.7927240
Robust neuromorphic computing in the presence of process variation.	Ali BanaGozar,Mohammad Ali Maleki,Mehdi Kamal,Ali Afzali-Kusha,Massoud Pedram	10.23919/DATE.2017.7927030
On the limits of machine learning-based test: A calibrated mixed-signal system case study.	Manuel J. Barragán,Gildas Léger,Antonio J. Ginés,Eduardo J. Peralías,Adoración Rueda	10.23919/DATE.2017.7926962
A slack-based approach to efficiently deploy radix 8 booth multipliers.	Alberto A. Del Barrio,Román Hermida	10.23919/DATE.2017.7927163
The hidden cost of functional approximation against careful data sizing - A case study.	Benjamin Barrois,Olivier Sentieys,Daniel Ménard	10.23919/DATE.2017.7926979
From exaflop to exaflow.	Tobias Becker,Pavel Burovskiy,Anna Maria Nestorov,Hristina Palikareva,Enrico Reggiani,Georgi Gaydadjiev	10.23919/DATE.2017.7927024
Exploiting sporadic servers to provide budget scheduling for ARINC653 based real-time virtualization environments.	Matthias Beckert,Kai Bjorn Gemlau,Rolf Ernst	10.23919/DATE.2017.7927109
Continuous learning of HPC infrastructure models using big data analytics and in-memory processing tools.	Francesco Beneventi,Andrea Bartolini,Carlo Cavazzoni,Luca Benini	10.23919/DATE.2017.7927143
Design of a low power, relative timing based asynchronous MSP430 microprocessor.	Dipanjan Bhadra,Kenneth S. Stevens	10.23919/DATE.2017.7927097
ReVAMP: ReRAM based VLIW architecture for in-memory computing.	Debjyoti Bhattacharjee,Rajeswari Devadoss,Anupam Chattopadhyay	10.23919/DATE.2017.7927095
Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.	Biswajit Bhowmik,Jatindra Kumar Deka,Santosh Biswas	10.23919/DATE.2017.7926985
SCAM: Secured content addressable memory based on homomorphic encryption.	Song Bian 0001,Masayuki Hiromoto,Takashi Sato	10.23919/DATE.2017.7927134
Information flow tracking in analog/mixed-signal designs through proof-carrying hardware IP.	Mohammad-Mahdi Bidmeshki,Angelos Antonopoulos 0002,Yiorgos Makris	10.23919/DATE.2017.7927268
Machine learning for run-time energy optimisation in many-core systems.	Dwaipayan Biswas,Vibishna Balagopal,Rishad A. Shafik,Bashir M. Al-Hashimi,Geoff V. Merrett	10.23919/DATE.2017.7927243
A Zynq-based dynamically reconfigurable high density myoelectric prosthesis controller.	Alexander Boschmann,Georg Thombansen,Linus Witschen,Alex Wiens,Marco Platzner	10.23919/DATE.2017.7927137
A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams.	Marcelo Brandalero,Antonio Carlos Schneider Beck	10.23919/DATE.2017.7927223
Efficient synchronization methods for LET-based applications on a Multi-Processor System on Chip.	Gabriela Breaban,Sander Stuijk,Kees Goossens	10.23919/DATE.2017.7927271
Accounting for systematic errors in approximate computing.	Martin Bruestel,Akash Kumar 0001	10.23919/DATE.2017.7927003
CAnDy-TM: Comparative analysis of dynamic thermal management in many-cores using model checking.	Syed Ali Asadullah Bukhari,Faiq Khalid Lodhi,Osman Hasan,Muhammad Shafique 0001,Jörg Henkel	10.23919/DATE.2017.7927191
Near-optimal metastability-containing sorting networks.	Johannes Bund,Christoph Lenzen 0001,Moti Medina	10.23919/DATE.2017.7926987
Fast and waveform-accurate hazard-aware SAT-based TSOF ATPG.	Jan Burchard,Dominik Erb,Adit D. Singh,Sudhakar M. Reddy,Bernd Becker 0001	10.23919/DATE.2017.7927027
Automatic technology migration of analog IC designs using generic cell libraries.	Jose Cachaco,Nuno Machado,Nuno Lourenço 0003,Jorge Guilherme,Nuno Horta	10.23919/DATE.2017.7927189
Reducing code management overhead in software-managed multicores.	Jian Cai 0001,Yooseong Kim,Youngbin Kim,Aviral Shrivastava,Kyoungwoo Lee	10.23919/DATE.2017.7927179
Efficient yield optimization method using a variable K-Means algorithm for analog IC sizing.	António Canelas,Ricardo Martins 0003,Ricardo Povoa,Nuno Lourenço 0003,Nuno Horta	10.23919/DATE.2017.7927171
Reconfigurable embedded systems applications for versatile biomedical measurements.	Luca Cerina,Marco D. Santambrogio	10.23919/DATE.2017.7927215
Automated synthesis of compact crossbars for sneak-path based in-memory computing.	Dwaipayan Chakraborty,Sumit Kumar Jha 0001	10.23919/DATE.2017.7927093
Exploiting data-dependence and Flip-Flop asymmetry for zero-overhead system soft error mitigation.	Vikas Chandra,Liangzhen Lai	10.23919/DATE.2017.7927169
Enabling area efficient RF ICs through monolithic 3D integration.	Panagiotis Chaourani,Per-Erik Hellström,Saul Rodriguez 0001,Raul Onet,Ana Rusu	10.23919/DATE.2017.7927059
A utility-driven data transmission optimization strategy in large scale cyber-physical systems.	Soumi Chattopadhyay,Ansuman Banerjee,Bei Yu 0001	10.23919/DATE.2017.7927250
Secure Cyber-Physical Systems: Current trends, tools and open research problems.	Anupam Chattopadhyay,Alok Prakash,Muhammad Shafique 0001	10.23919/DATE.2017.7927154
Architectural evaluations on TSV redundancy for reliability enhancement.	Yen-Hao Chen,Chien-Pang Chiu,Russell Barnes,TingTing Hwang	10.23919/DATE.2017.7927051
High-density MOM capacitor array with novel mortise-tenon structure for low-power SAR ADC.	Nai-Chen Chen,Pang-Yen Chou,Helmut E. Graeb,Mark Po-Hung Lin	10.23919/DATE.2017.7927277
MALRU: Miss-penalty aware LRU-based cache replacement for hybrid memory systems.	Di Chen,Hai Jin 0001,Xiaofei Liao,Haikun Liu,Rentong Guo,Dong Liu	10.23919/DATE.2017.7927151
Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar.	Lerong Chen,Jiawen Li,Yiran Chen 0001,Qiuping Deng,Jiyuan Shen,Xiaoyao Liang,Li Jiang 0002	10.23919/DATE.2017.7926952
A circuit-equivalent battery model accounting for the dependency on load frequency.	Yukai Chen,Enrico Macii,Massimo Poncino	10.23919/DATE.2017.7927167
Real-time anomaly detection for streaming data using burst code on a neurosynaptic processor.	Qiuwen Chen,Qinru Qiu	10.23919/DATE.2017.7926983
Scheduling and optimization of genetic logic circuits on flow-based microfluidic biochips.	Yu-Jhih Chen,Sumit Sharma 0002,Sudip Roy 0001,Tsung-Yi Ho	10.23919/DATE.2017.7927285
On refining standard cell placement for self-aligned double patterning.	Ye-Hong Chen,Sheng-He Wang,Ting-Chi Wang	10.23919/DATE.2017.7927227
Understanding the design of IBM neurosynaptic system and its tradeoffs: A user perspective.	Hsin-Pai Cheng,Wei Wen,Chunpeng Wu,Sicheng Li,Hai Helen Li,Yiran Chen 0001	10.23919/DATE.2017.7926972
Fix the leak! an information leakage aware secured cyber-physical manufacturing system.	Sujit Rokka Chhetri,Sina Faezi,Mohammad Abdullah Al Faruque	10.23919/DATE.2017.7927213
Improving the accuracy of the leakage power estimation of embedded CPUs.	Ting-Wu Chin,Shiao-Li Tsao,Kuo-Wei Hung,Pei-Shu Huang	10.23919/DATE.2017.7927177
An extension of Cohn&apos;s sensitivity theorem to mismatch analysis of 1-port resistor networks.	Sebastien Cliquennois	10.23919/DATE.2017.7926963
Dynamic software randomisation: Lessons learnec from an aerospace case study.	Fabrice Cros,Leonidas Kosmidis,Franck Wartel,David Morales,Jaume Abella 0001,Ian Broster,Francisco J. Cazorla	10.23919/DATE.2017.7926966
Analyzing security breaches of countermeasures throughout the refinement process in hardware design flow.	Jean-Luc Danger,Sylvain Guilley,Philippe Nguyen,Robert Nguyen,Youssef Souissi	10.23919/DATE.2017.7927159
Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise.	Sourav Das,Janardhan Rao Doppa,Partha Pratim Pande,Krishnendu Chakrabarty	10.23919/DATE.2017.7927205
WCET-aware parallelization of model-based applications for multi-cores: The ARGO approach.	Steven Derrien,Isabelle Puaut,Panayiotis Alefragis,Marcus Bednara,Harald Bucher,Clément David,Yann Debray,Umut Durak,Imen Fassi,Christian Ferdinand,Damien Hardy,Angeliki Kritikakou,Gerard K. Rauwerda,Simon Reder,Martin Sicks,Timo Stripf,Kim Sunesen,Timon D. ter Braak,Nikolaos S. Voros,Jürgen Becker 0001	10.23919/DATE.2017.7927000
BISCC: Efficient pre through post silicon validation of mixed-signal/RF systems using built in state consistency checking.	Sabyasachi Deyati,Barry John Muldrey,Abhijit Chatterjee	10.23919/DATE.2017.7926997
Machine learning enabled power-aware Network-on-Chip design.	Dominic DiTomaso,Md. Ashif I. Sikder,Avinash Karanth Kodi,Ahmed Louri	10.23919/DATE.2017.7927203
MobiXen: Porting Xen on Android devices for mobile virtualization.	Yaozu Dong,Jianguo Yao,Haibing Guan,R. Ananth Krishna,Yunhong Jiang	10.23919/DATE.2017.7927127
Performance impacts and limitations of hardware memory access trace collection.	Nicholas C. Doyle,Eric Matthews,Graham M. Holland,Alexandra Fedorova,Lesley Shannon	10.23919/DATE.2017.7927041
Performance evaluation and design trade-offs for wireless-enabled SMART NoC.	Karthi Duraisamy,Partha Pratim Pande	10.23919/DATE.2017.7927204
Architecting high-speed command schedulers for open-row real-time SDRAM controllers.	Leonardo Ecco,Rolf Ernst	10.23919/DATE.2017.7927063
MARS: A flexible real-time streaming platform for testing automation systems.	Raphael Eidenbenz,Alexandra Moga,Thanikesavan Sivanthi,Carsten Franke 0001	10.23919/DATE.2017.7927043
Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding.	Walaa El-Harouni,Semeen Rehman,Bharath Srinivas Prabakaran,Akash Kumar 0001,Rehan Hafiz,Muhammad Shafique 0001	10.23919/DATE.2017.7927209
Hardware Trojan detection based on correlated path delays in defiance of variations with spatial correlations.	Fatma Nur Esirci,Alp Arslan Bayrakci	10.23919/DATE.2017.7926976
Adaptive compressed sensing at the fingertip of Internet-of-Things sensors: An ultra-low power activity recognition.	Ramin Fallahzadeh,Josué Pagán Ortiz,Hassan Ghasemzadeh 0001	10.23919/DATE.2017.7927136
Cost-effective analysis of post-silicon functional coverage events.	Farimah Farahmandi,Ronny Morad,Avi Ziv,Ziv Nevo,Prabhat Mishra 0001	10.23919/DATE.2017.7927022
Mapping granularity adaptive FTL based on flash page re-programming.	Yazhi Feng,Dan Feng 0001,Chenye Yu,Wei Tong 0001,Jingning Liu	10.23919/DATE.2017.7927019
Efficient drone hijacking detection using onboard motion sensors.	Zhiwei Feng,Nan Guan,Mingsong Lv,Weichen Liu,Qingxu Deng,Xue Liu 0001,Wang Yi 0001	10.23919/DATE.2017.7927214
Probabilistic timing analysis on time-randomized platforms for the space domain.	Mikel Fernández,David Morales,Leonidas Kosmidis,Alen Bardizbanyan,Ian Broster,Carles Hernández 0001,Eduardo Quiñones,Jaume Abella 0001,Francisco J. Cazorla,Paulo Machado,Luca Fossati	10.23919/DATE.2017.7927087
Power neutral performance scaling for energy harvesting MP-SoCs.	Benjamin J. Fletcher,Domenico Balsamo,Geoff V. Merrett	10.23919/DATE.2017.7927231
GPUguard: Towards supporting a predictable execution model for heterogeneous SoC.	Björn Forsberg,Andrea Marongiu,Luca Benini	10.23919/DATE.2017.7927008
Analog fault testing through abstraction.	Enrico Fraccaroli,Franco Fummi	10.23919/DATE.2017.7926996
Automatic abstraction of multi-discipline analog models for efficient functional simulation.	Enrico Fraccaroli,Michele Lora,Franco Fummi	10.23919/DATE.2017.7927072
Modeling and integrating physical environment assumptions in medical cyber-physical system design.	Zhicheng Fu,Chunhui Guo,Shangping Ren,Yu Jiang 0001,Lui Sha	10.23919/DATE.2017.7927249
Inspiring trust in outsourced integrated circuit fabrication.	Siddharth Garg	10.23919/DATE.2017.7927158
A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example.	Andreas Gerlach,Jürgen Scheible,Thoralf Rosahl,Frank-Thomas Eitrich	10.23919/DATE.2017.7927115
Online monitoring and adaptive routing for aging mitigation in NoCs.	Zana Ghaderi,Ayed Alqahtani 0001,Nader Bagherzadeh	10.23919/DATE.2017.7926960
Gaussian mixture error estimation for approximate circuits.	Amin Ghasemazar,Mieszko Lis	10.23919/DATE.2017.7927004
SERD: A simulation framework for estimation of system level reliability degradation.	Saurav Kumar Ghosh,Soumyajit Dey	10.23919/DATE.2017.7927044
Automatic equivalence checking for SystemC-TLM 2.0 models against their formal specifications.	Mehran Goli,Jannis Stoppe,Rolf Drechsler	10.23919/DATE.2017.7927064
Evaluating matrix representations for error-tolerant computing.	Pareesa Ameneh Golnari,Sharad Malik	10.23919/DATE.2017.7927260
Location detection for navigation using IMUs with a map through coarse-grained machine learning.	E. J. Jose Gonzalez,Chen Luo 0001,Anshumali Shrivastava,Krishna V. Palem,Yongshik Moon,Soonhyun Noh,Daedong Park,Seongsoo Hong	10.23919/DATE.2017.7927040
Verification of networked Labs-on-Chip architectures.	Andreas Grimmer,Werner Haselmayr,Andreas Springer,Robert Wille	10.23919/DATE.2017.7927264
Extending memory capacity of neural associative memory based on recursive synaptic bit reuse.	Tianchan Guan,Xiaoyang Zeng,Mingoo Seok	10.23919/DATE.2017.7927246
Towards post-quantum security for IoT endpoints with NTRU.	Oscar M. Guillen,Thomas Pöppelmann,Jose Maria Bermudo Mera,Elena Fuentes Bongenaar,Georg Sigl,Johanna Sepúlveda	10.23919/DATE.2017.7927079
Tunnel FET based refresh-free-DRAM.	Navneet Gupta,Adam Makosiej,Andrei Vladimirescu,Amara Amara,Costin Anghel	10.23919/DATE.2017.7927119
A scan-chain based state retention methodology for IoT processors operating on intermittent energy.	Pascal Alexander Hager,Hamed Fatemi,José Pineda de Gyvez,Luca Benini	10.23919/DATE.2017.7927166
Memristor for computing: Myth or reality?	Said Hamdioui,Shahar Kvatinsky,Gert Cauwenberghs,Lei Xie 0005,Nimrod Wald,Siddharth Joshi,Hesham Mostafa Elsayed,Henk Corporaal,Koen Bertels	10.23919/DATE.2017.7927083
Rethinking on-chip DRAM cache for simultaneous performance and energy optimization.	Fazal Hameed,Jerónimo Castrillón	10.23919/DATE.2017.7927017
Bounding deadline misses in weakly-hard real-time systems with task dependencies.	Zain Alabedin Haj Hammadeh,Rolf Ernst,Sophie Quinton,Rafik Henia,Laurent Rioux	10.23919/DATE.2017.7927054
CHRT: A criticality- and heterogeneity-aware runtime system for task-parallel applications.	Myeonggyun Han,Jinsu Park,Woongki Baek	10.23919/DATE.2017.7927126
Three-terminal MTJ-based nonvolatile logic circuits with self-terminated writing mechanism for ultra-low-power VLSI processor.	Takahiro Hanyu,Daisuke Suzuki,Naoya Onizawa,Masanori Natsui	10.23919/DATE.2017.7927048
Understanding the impact of precision quantization on the accuracy and energy of neural networks.	Soheil Hashemi,Nicholas Anthony,Hokchhay Tann,R. Iris Bahar,Sherief Reda	10.23919/DATE.2017.7927224
Data flow testing for virtual prototypes.	Muhammad Hassan 0002,Vladimir Herdt,Hoang M. Le,Mingsong Chen,Daniel Große,Rolf Drechsler	10.23919/DATE.2017.7927020
Hybrid spiking-based multi-layered self-learning neuromorphic system based on memristor crossbar arrays.	Amr M. Hassan,Chaofei Yang,Chenchen Liu,Hai Helen Li,Yiran Chen 0001	10.23919/DATE.2017.7927094
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches.	Leo Hatvani,Reinder J. Bril,Sebastian Altmeyer	10.23919/DATE.2017.7926990
A tunable magnetic skyrmion neuron cluster for energy efficient artificial neural network.	Zhezhi He,Deliang Fan	10.23919/DATE.2017.7927015
Ultra-low power and dependability for IoT devices (Invited paper for IoT technologies).	Jörg Henkel,Santiago Pagani,Hussam Amrouch,Lars Bauer,Farzad Samie	10.23919/DATE.2017.7927129
Accurate private/shared classification of memory accesses: A run-time analysis system for the LEON3 multi-core processor.	Nam Ho,Ishraq Ibne Ashraf,Paul Kaufmann,Marco Platzner	10.23919/DATE.2017.7927096
On reducing busy waiting in autosar via task-release-delta-based runnable reordering.	Robert Hoettger,Burkhard Igel,Olaf Spinczyk	10.23919/DATE.2017.7927230
Cellular neural network friendly convolutional neural networks - CNNs with CNNs.	András Horváth,Michael Hillmer,Qiuwen Lou,Xiaobo Sharon Hu,Michael T. Niemier	10.23919/DATE.2017.7926973
Online workload monitoring with the feedback of actual execution time for real-time systems.	Biao Hu 0001,Kai Huang 0001,Gang Chen 0023,Long Cheng 0007,Alois C. Knoll	10.23919/DATE.2017.7927092
A wear-leveling-aware counter mode for data encryption in non-volatile memories.	Fangting Huang,Dan Feng 0001,Yu Hua 0001,Wen Zhou	10.23919/DATE.2017.7927118
Fast architecture-level synthesis of fault-tolerant flow-based microfluidic biochips.	Wei-Lun Huang,Ankur Gupta 0002,Sudip Roy 0001,Tsung-Yi Ho,Paul Pop	10.23919/DATE.2017.7927262
Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression.	Sebastian Huhn 0001,Stephan Eggersglüß,Krishnendu Chakrabarty,Rolf Drechsler	10.23919/DATE.2017.7927053
Digital-microfluidic biochips for quantitative analysis: Bridging the Gap between microfluidics and microbiology.	Mohamed Ibrahim 0002,Krishnendu Chakrabarty	10.23919/DATE.2017.7927282
CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform.	Mohamed Ibrahim 0002,Krishnendu Chakrabarty,Ulf Schlichtmann	10.23919/DATE.2017.7927263
Efficient neural network acceleration on GPGPU using content addressable memory.	Mohsen Imani,Daniel Peroni,Yeseong Kim,Abbas Rahimi,Tajana Rosing	10.23919/DATE.2017.7927141
Automating the pipeline of arithmetic datapaths.	Matei Istoan,Florent de Dinechin	10.23919/DATE.2017.7927080
Compromising FPGA SoCs using malicious hardware blocks.	Nisha Jacob,Carsten Rolfes,Andreas Zankl,Johann Heyszl,Georg Sigl	10.23919/DATE.2017.7927157
Static netlist verification for IBM high-frequency processors using a tree-grammar.	Christoph Jäschke,Ulla Herter,Claudia Wolkober,Carsten Schmitt,Christian G. Zoellin	10.23919/DATE.2017.7927237
AFEC: An analytical framework for evaluating cache performance in out-of-order processors.	Kecheng Ji,Ming Ling,Qin Wang,Longxing Shi,Jianping Pan 0001	10.23919/DATE.2017.7926958
GPIOCP: Timing-accurate general purpose I/O controller for many-core real-time systems.	Zhe Jiang 0004,Neil C. Audsley	10.23919/DATE.2017.7927099
Microwatt end-to-End digital neural signal processing systems for motor intention decoding.	Zhewei Jiang,Chisung Bae,Joonseong Kang,Sang Joon Kim,Mingoo Seok	10.23919/DATE.2017.7927138
An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart.	Weiwei Jiang 0002,Davide Bertozzi,Gabriele Miorandi,Steven M. Nowick,Wayne P. Burleson,Greg Sadowski	10.23919/DATE.2017.7927084
Combining structural and timing errors in overclocked inexact speculative adders.	Xun Jiao,Vincent Camus,Mattia Cacciotti,Yu Jiang 0001,Christian C. Enz,Rajesh K. Gupta 0001	10.23919/DATE.2017.7927037
SLoT: A supervised learning model to predict dynamic timing errors of functional units.	Xun Jiao,Yu Jiang 0001,Abbas Rahimi,Rajesh K. Gupta 0001	10.23919/DATE.2017.7927168
Reusing trace buffers to enhance cache performance.	Neetu Jindal,Preeti Ranjan Panda,Smruti R. Sarangi	10.23919/DATE.2017.7927052
An energy-efficient memory hierarchy for multi-issue processors.	Tiago T. Jost,Gabriel L. Nazar,Luigi Carro	10.23919/DATE.2017.7927018
Don&apos;t fall into a trap: Physical side-channel analysis of ChaCha20-Poly1305.	Bernhard Jungk,Shivam Bhasin	10.23919/DATE.2017.7927155
BASTION: Board and SoC test instrumentation for ageing and no failure found.	Artur Jutman,Christophe Lotz,Erik Larsson,Matteo Sonza Reorda,Maksim Jenihhin,Jaan Raik,Hans G. Kerkhoff,Rene Krenz-Baath,Piet Engelke	10.23919/DATE.2017.7926968
Programming and analysing scenario-aware dataflow on a multi-processor platform.	Reinier van Kampenhout,Sander Stuijk,Kees Goossens	10.23919/DATE.2017.7927110
Voltage-controlled MRAM for working memory: Perspectives and challenges.	Wang Kang,Liang Chang 0002,Youguang Zhang,Weisheng Zhao	10.23919/DATE.2017.7927047
SecureCloud: Secure big data processing in untrusted clouds.	Florian Kelbert,Franz Gregor,Rafael Pires,Stefan Köpsell,Marcelo Pasin,Aurelien Havet,Valerio Schiavoni,Pascal Felber,Christof Fetzer,Peter R. Pietzuch	10.23919/DATE.2017.7926999
Design automation for obfuscated circuits with multiple viable functions.	Shahrzad Keshavarz,Christof Paar,Daniel E. Holcomb	10.23919/DATE.2017.7927112
QX: A high-performance quantum computer simulation platform.	Nader Khammassi,Imran Ashraf,Xiang Fu 0003,Carmen G. Almudéver,Koen Bertels	10.23919/DATE.2017.7927034
Novel magnetic burn-in for retention testing of STTRAM.	Mohammad Nasim Imtiaz Khan,Anirudh Srikant Iyengar,Swaroop Ghosh	10.23919/DATE.2017.7927073
Leveraging access port positions to accelerate page table walk in DWM-based main memory.	Hoda Aghaei Khouzani,Pouya Fotouhi,Chengmo Yang,Guang R. Gao	10.23919/DATE.2017.7927220
Leveraging aging effect to improve SRAM-based true random number generators.	Saman Kiamehr,Mohammad Saber Golanbari,Mehdi Baradaran Tahoori	10.23919/DATE.2017.7927111
A novel zero weight/activation-aware hardware architecture of convolutional neural network.	Dongyoung Kim,Junwhan Ahn,Sungjoo Yoo	10.23919/DATE.2017.7927222
A schedulability test for software migration on multicore system.	Jung-Eun Kim,Richard M. Bradford,Tarek F. Abdelzaher,Lui Sha	10.23919/DATE.2017.7927184
Synthesis of activation-parallel convolution structures for neuromorphic architectures.	Seban Kim,Jaeyong Chung	10.23919/DATE.2017.7927265
Evaluating coherence-exploiting hardware Trojan.	Minsu Kim,Sunhee Kong,Boeui Hong,Lei Xu 0012,Weidong Shi,Taeweon Suh	10.23919/DATE.2017.7926975
Analyzing the effects of peripheral circuit aging of embedded SRAM architectures.	Josef Kinseher,Leonhard Heis,Ilia Polian	10.23919/DATE.2017.7927106
Evaluating impact of human errors on the availability of data storage systems.	Mostafa Kishani,Reza Eftekhari,Hossein Asadi 0001	10.23919/DATE.2017.7927007
READEX: Linking two ends of the computing continuum to improve energy-efficiency in dynamic applications.	Per Gunnar Kjeldsberg,Andreas Gocht,Michael Gerndt,Lubomir Riha,Joseph Schuchart,Umbreen Sabir Mian	10.23919/DATE.2017.7926967
Adaptive weight compression for memory-efficient neural networks.	Jong Hwan Ko,Duckhwan Kim 0001,Taesik Na,Jaeha Kung,Saibal Mukhopadhyay	10.23919/DATE.2017.7926982
Mitigation of sense amplifier degradation using input switching.	Daniel Kraak,Innocent Agbo,Mottaqiallah Taouil,Said Hamdioui,Pieter Weckx,Stefan Cosemans,Francky Catthoor,Wim Dehaene	10.23919/DATE.2017.7927107
Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.	Tushar Krishna,Arya Balachandran,Siau Ben Chiah,Li Zhang,Bing Wang,Cong Wang,Kenneth Eng-Kian Lee,Jürgen Michel,Li-Shiuan Peh	10.23919/DATE.2017.7927014
Latency analysis of homogeneous synchronous dataflow graphs using timed automata.	Guus Kuiper,Marco Jan Gerrit Bekooij	10.23919/DATE.2017.7927116
LESS: Big data sketching and Encryption on low power platform.	Amey M. Kulkarni,Colin Shea,Houman Homayoun,Tinoosh Mohsenin	10.23919/DATE.2017.7927253
Reconfigurable threshold logic gates using optoelectronic capacitors.	Ragh Kuttappa,Lunal Khuon,Bahram Nabet,Baris Taskin	10.23919/DATE.2017.7927060
Enhancing analog yield optimization for variation-aware circuits sizing.	Ons Lahiouel,Mohamed H. Zaki,Sofiène Tahar	10.23919/DATE.2017.7927187
3D-DPE: A 3D high-bandwidth dot-product engine for high-performance neuromorphic computing.	Miguel Angel Lastras-Montaño,Bhaswar Chakrabarti,Dmitri B. Strukov,Kwang-Ting Cheng	10.23919/DATE.2017.7927183
Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing.	Vincent T. Lee,Armin Alaghi,John P. Hayes,Visvesh Sathe 0001,Luis Ceze	10.23919/DATE.2017.7926951
High-level synthesis of approximate hardware under joint precision and voltage scaling.	Seogoo Lee,Lizy K. John,Andreas Gerstlauer	10.23919/DATE.2017.7926980
MVP ECC : Manufacturing process variation aware unequal protection ECC for memory reliability.	Seung-Yeob Lee,Joon-Sung Yang	10.23919/DATE.2017.7927105
INSPEX: Design and integration of a portable/wearable smart spatial exploration system.	Suzanne Lesecq,Julie Foucault,Francois Birot,Hugues de Chaumont,Carl Jackson,Marc Correvon,P. Heck,Richard Banach,Andrea Di Matteo,Vincenza Di Palma,John Barrett,Susan Rea,Jean-Marc Van Gyseghem,Cian O&apos;Murchu,Alan Mathewson	10.23919/DATE.2017.7927089
Self-aware computing systems: From psychology to engineering.	Peter R. Lewis 0001	10.23919/DATE.2017.7927144
A non-intrusive, operating system independent spinlock profiler for embedded multicore systems.	Lin Li 0046,Philipp Wagner 0001,Albrecht Mayer,Thomas Wild,Andreas Herkersdorf	10.23919/DATE.2017.7927009
A Log-aware Synergized scheme for page-level FTL design.	Chu Li,Dan Feng 0001,Yu Hua 0001,Fang Wang 0001,Chuntao Jiang,Wei Zhou 0013	10.23919/DATE.2017.7927150
Fault clustering technique for 3D memory BISR.	Tianjian Li,Yan Han,Xiaoyao Liang,Hsien-Hsin S. Lee,Li Jiang 0002	10.23919/DATE.2017.7927050
Noise-sensitive feedback loop identification in linear time-varying analog circuits.	Ang Li,Peng Li 0001,Tingwen Huang,Edgar Sánchez-Sinencio	10.23919/DATE.2017.7927190
Structural design optimization for deep convolutional neural networks using stochastic computing.	Zhe Li 0001,Ao Ren,Ji Li 0006,Qinru Qiu,Bo Yuan 0001,Jeffrey Draper,Yanzhi Wang	10.23919/DATE.2017.7926991
SPMS: Strand based persistent memory system.	Shuo Li 0007,Peng Wang 0025,Nong Xiao,Guangyu Sun 0003,Fang Liu 0002	10.23919/DATE.2017.7927062
Adaptive power delivery system management for many-core processors with on/off-chip voltage regulators.	Haoran Li 0002,Jiang Xu 0001,Zhe Wang 0003,Peng Yang 0003,Rafael K. V. Maeda,Zhongyuan Tian	10.23919/DATE.2017.7927185
Energy efficient stochastic computing with Sobol sequences.	Siting Liu,Jie Han 0001	10.23919/DATE.2017.7927069
Testing microfluidic Fully Programmable Valve Arrays (FPVAs).	Chunfeng Liu,Bing Li 0005,Bhargab B. Bhattacharya,Krishnendu Chakrabarty,Tsung-Yi Ho,Ulf Schlichtmann	10.23919/DATE.2017.7926964
Power profiling of microcontroller&apos;s instruction set for runtime hardware Trojans detection without golden circuit models.	Faiq Khalid Lodhi,Syed Rafay Hasan,Osman Hasan,Falah R. Awwad	10.23919/DATE.2017.7927002
On the cooperative automatic lane change: Speed synchronization and automatic &quot;courtesy&quot;.	Alexandre Lombard,Florent Perronnet,Abdeljalil Abbas-Turki,Abdellah El Moudni	10.23919/DATE.2017.7927259
LAANT: A library to automatically optimize EDP for OpenMP applications.	Arthur Francisco Lorenzon,Jeckson Dellagostin Souza,Antonio Carlos Schneider Beck	10.23919/DATE.2017.7927176
Fast low power rule checking for multiple power domain design.	Chien-Pang Lu,Iris Hui-Ru Jiang	10.23919/DATE.2017.7927275
Algebraic fault analysis of SHA-3.	Pei Luo,Konstantinos Athanasiou,Yunsi Fei,Thomas Wahl	10.23919/DATE.2017.7926974
Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.	Jiating Luo,A. Elantably,Van-Dung Pham,Cédric Killian,Daniel Chillet,Sébastien Le Beux,Olivier Sentieys,Ian O&apos;Connor	10.23919/DATE.2017.7927207
Side-channel power analysis of XTS-AES.	Chao Luo,Yunsi Fei,A. Adam Ding	10.23919/DATE.2017.7927199
Schedulability-aware SPM Allocation for preemptive hard real-time systems with arbitrary activation patterns.	Arno Luppold,Heiko Falk	10.23919/DATE.2017.7927149
Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits.	Wenlong Lv,Fan Yang 0001,Changhao Yan,Dian Zhou,Xuan Zeng 0001	10.23919/DATE.2017.7927170
An on-line framework for improving reliability of real-time systems on &quot;big-little&quot; type MPSoCs.	Yue Ma 0001,Thidapat Chantem,Robert P. Dick,Shige Wang,Xiaobo Sharon Hu	10.23919/DATE.2017.7927031
Head-mounted sensors and wearable computing for automatic tunnel vision assessment.	Yuchao Ma,Hassan Ghasemzadeh 0001	10.23919/DATE.2017.7927065
Multi-armed bandits for efficient lifetime estimation in MPSoC design.	Calvin Ma,Aditya Mahajan,Brett H. Meyer	10.23919/DATE.2017.7927235
Characterization of stack behavior under soft errors.	Junchi Ma,Yun Wang	10.23919/DATE.2017.7927234
WULoRa: An energy efficient IoT end-node for energy harvesting and heterogeneous communication.	Michele Magno,Fayçal Ait Aoudia,Matthieu Gautier,Olivier Berder,Luca Benini	10.23919/DATE.2017.7927233
A new sampling technique for Monte Carlo-based statistical circuit analysis.	Hiwa Mahmoudi,Horst Zimmermann	10.23919/DATE.2017.7927188
Adaptive interference rejection in Human Body Communication using variable duty cycle integrating DDR receiver.	Shovan Maity,Debayan Das,Shreyas Sen	10.23919/DATE.2017.7927278
Big vs little core for energy-efficient Hadoop computing.	Maria Malik,Katayoun Neshatpour,Tinoosh Mohsenin,Avesta Sasan,Houman Homayoun	10.23919/DATE.2017.7927225
MoDNN: Local distributed mobile computing system for Deep Neural Network.	Jiachen Mao,Xiang Chen 0010,Kent W. Nixon,Christopher D. Krieger,Yiran Chen 0001	10.23919/DATE.2017.7927211
Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss.	Haiyu Mao,Xian Zhang 0001,Guangyu Sun 0003,Jiwu Shu	10.23919/DATE.2017.7927251
Application performance improvement by exploiting process variability on FPGA devices.	Konstantinos Maragos,George Lentaris,Dimitrios Soudris,Kostas Siozios,Vasilis F. Pavlidis	10.23919/DATE.2017.7927032
An evolutionary approach to hardware encryption and Trojan-horse mitigation.	Andrea Marcelli,Marco Restifo,Ernesto Sánchez 0001,Giovanni Squillero	10.23919/DATE.2017.7927244
Cross-layer design of reconfigurable cyber-physical systems.	Michael Masin,Francesca Palumbo,Hans Myrhaug,J. A. de Oliveira Filho,M. Pastena,Maxime Pelcat,Luigi Raffo,Francesco Regazzoni 0001,A. A. Sanchez,Antonella Toffetti,Eduardo de la Torre,Katiuscia Zedda	10.23919/DATE.2017.7927088
Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation.	Omayma Matoussi,Frédéric Pétrot	10.23919/DATE.2017.7926995
The case for semi-automated design of microfluidic very large scale integration (mVLSI) chips.	Jeffrey McDaniel,William H. Grover,Philip Brisk	10.23919/DATE.2017.7927283
Exploiting computation skip to reduce energy consumption by approximate computing, an HEVC encoder case study.	Alexandre Mercat,Justine Bonnot,Maxime Pelcat,Wassim Hamidouche,Daniel Ménard	10.23919/DATE.2017.7927039
Energy-driven computing: Rethinking the design of energy harvesting systems.	Geoff V. Merrett,Bashir M. Al-Hashimi	10.23919/DATE.2017.7927130
Flying and decoupling capacitance optimization for area-constrained on-chip switched-capacitor voltage regulators.	Xiaoyang Mi,Hesam Fathi Moghadam,Jae-sun Seo	10.23919/DATE.2017.7927186
Design challenges for wearable EMG applications.	Bojan Milosevic,Simone Benatti,Elisabetta Farella	10.23919/DATE.2017.7927217
Pegasus: Efficient data transfers for PGAS languages on non-cache-coherent many-cores.	Manuel Mohr,Carsten Tradowsky	10.23919/DATE.2017.7927281
DVAFS: Trading computational accuracy for energy through dynamic-voltage-accuracy-frequency-scaling.	Bert Moons,Roel Uytterhoeven,Wim Dehaene,Marian Verhelst	10.23919/DATE.2017.7927038
Static power side-channel analysis of a threshold implementation prototype chip.	Thorben Moos,Amir Moradi 0001,Bastian Richter 0001	10.23919/DATE.2017.7927198
Reliability assessment of fault tolerant routing algorithms in networks-on-chip: An analytic approach.	Sadia Moriam,Gerhard P. Fettweis	10.23919/DATE.2017.7926959
Superword level parallelism aware word length optimization.	Ali Hassan El Moussawi,Steven Derrien	10.23919/DATE.2017.7927148
A new method to identify threshold logic functions.	Seyed Nima Mozaffari,Spyros Tragoudas,Themistoklis Haniotakis	10.23919/DATE.2017.7927124
EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods.	Vojtech Mrazek,Radek Hrbacek,Zdenek Vasícek,Lukás Sekanina	10.23919/DATE.2017.7926993
Quantifying error: Extending static timing analysis with probabilistic transitions.	Kevin E. Murray,Andrea Suardi,Vaughn Betz,George A. Constantinides	10.23919/DATE.2017.7927226
The RowHammer problem and other issues we may face as memory becomes denser.	Onur Mutlu	10.23919/DATE.2017.7927156
Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation.	Taesik Na,Jong Hwan Ko,Saibal Mukhopadhyay	10.23919/DATE.2017.7927229
Simulating preemptive scheduling with timing-aware blocks in Simulink.	Andreas Naderlinger	10.23919/DATE.2017.7927091
VAET-STT: A variation aware estimator tool for STT-MRAM based memories.	Sarath Mohanachandran Nair,Rajendra Bishnoi,Mohammad Saber Golanbari,Fabian Oboril,Mehdi Baradaran Tahoori	10.23919/DATE.2017.7927221
Enhancing symbolic system synthesis through ASPmT with partial assignment evaluation.	Kai Neubauer,Philipp Wanko,Torsten Schaub,Christian Haubelt	10.23919/DATE.2017.7927005
Framework for quantifying and managing accuracy in stochastic circuit design.	Florian Neugebauer,Ilia Polian,John P. Hayes	10.23919/DATE.2017.7926949
Double MAC: Doubling the performance of convolutional neural networks on modern FPGAs.	Dong Nguyen 0001,Daewoo Kim,Jongeun Lee	10.23919/DATE.2017.7927113
Automatic construction of models for analytic system-level design space exploration problems.	Seyed-Hosein Attarzadeh-Niaki,Ingo Sander	10.23919/DATE.2017.7927074
A novel way to efficiently simulate complex full systems incorporating hardware accelerators.	Nikolaos Tampouratzis,Konstantinos Georgopoulos,Yannis Papaefstathiou	10.23919/DATE.2017.7927071
Mixed-criticality processing pipelines.	Dionisio de Niz,Björn Andersson,Hyoseung Kim 0001,Mark H. Klein,Linh Thi Xuan Phan,Raj Rajkumar	10.23919/DATE.2017.7927206
Towards exascale computing with heterogeneous architectures.	Kenneth O&apos;Brien,Lorenzo Di Tucci,Gianluca Durelli,Michaela Blott	10.23919/DATE.2017.7927023
Simulation-based design procedure for sub 1V CMOS current reference.	Dmitry Osipov 0001,Steffen Paul	10.23919/DATE.2017.7927261
Context-sensitive timing automata for fast source level simulation.	Sebastian Ottlik,Christoph Gerum,Alexander Viehl,Wolfgang Rosenstiel,Oliver Bringmann 0001	10.23919/DATE.2017.7927042
An optimal approach for low-power migraine prediction models in the state-of-the-art wireless monitoring devices.	Josué Pagán,Ramin Fallahzadeh,Hassan Ghasemzadeh 0001,José Manuel Moya,José Luis Risco-Martín,José L. Ayala	10.23919/DATE.2017.7927193
A methodology for the design of dynamic accuracy operators by runtime back bias.	Daniele Jahier Pagliari,Yves Durand,David Coriat,Anca Molnos,Edith Beigné,Enrico Macii,Massimo Poncino	10.23919/DATE.2017.7927165
Ultra low-power visual odometry for nano-scale unmanned aerial vehicles.	Daniele Palossi,Andrea Marongiu,Luca Benini	10.23919/DATE.2017.7927257
Beyond-CMOS non-Boolean logic benchmarking: Insights and future directions.	Chenyun Pan,Azad Naeemi	10.23919/DATE.2017.7926971
Semantic driven hierarchical learning for energy-efficient image classification.	Priyadarshini Panda,Kaushik Roy 0001	10.23919/DATE.2017.7927242
DAC: Dedup-assisted compression scheme for improving lifetime of NAND storage systems.	Jisung Park 0001,Sungjin Lee 0001,Jihong Kim 0001	10.23919/DATE.2017.7927181
Rapid growth of IP traffic is driving adoption of silicon photonics in data centers.	Kaushik Patel	10.23919/DATE.2017.7927011
A hardware implementation of the MCAS synchronization primitive.	Srishty Patel,Rajshekar Kalayappan,Ishani Mahajan,Smruti R. Sarangi	10.23919/DATE.2017.7927120
Scalable probabilistic power budgeting for many-cores.	Anuj Pathania,Heba Khdr,Muhammad Shafique 0001,Tulika Mitra,Jörg Henkel	10.23919/DATE.2017.7927108
Advanced spintronic memory and logic for non-volatile processors.	Robert Perricone,Ibrahim Ahmed 0002,Zhaoxin Liang,Meghna G. Mankalale,Xiaobo Sharon Hu,Chris H. Kim,Michael T. Niemier,Sachin S. Sapatnekar,Jianping Wang 0006	10.23919/DATE.2017.7927132
BITMAN: A tool and API for FPGA bitstream manipulations.	Khoa Dang Pham,Edson L. Horta,Dirk Koch	10.23919/DATE.2017.7927114
MeSAP: A fast analytic power model for DRAM memories.	Sandeep Poddar,Rik Jongerius,Leandro Fiorin,Giovanni Mariani,Gero Dittmann,Andreea Anghel,Henk Corporaal	10.23919/DATE.2017.7926957
A bridging fault model for line coverage in the presence of undetected transition faults.	Irith Pomeranz	10.23919/DATE.2017.7927125
Cut mask optimization for multi-patterning directed self-assembly lithography.	Wachirawit Ponghiran,Seongbo Shim,Youngsoo Shin	10.23919/DATE.2017.7927228
Synthesis of on-chip control circuits for mVLSI biochips.	Seetal Potluri,Alexander Schneider 0002,Martin Horslev-Petersen,Paul Pop,Jan Madsen	10.23919/DATE.2017.7927284
Automatic operating point distillation for hybrid mapping methodologies.	Behnaz Pourmohseni,Michael Glaß,Jürgen Teich	10.23919/DATE.2017.7927160
GATSim: Abstract timing simulation of GPUs.	Kishore Punniyamurthy,Behzad Boroujerdian,Andreas Gerstlauer	10.23919/DATE.2017.7926956
Energy-efficient approximate multiplier design using bit significance-driven logic compression.	Issa Qiqieh,Rishad A. Shafik,Ghaith Tarawneh,Danil Sokolov,Alex Yakovlev	10.23919/DATE.2017.7926950
A true random number generator based on parallel STT-MTJs.	Yuanzhuo Qu,Jie Han 0001,Bruce F. Cockburn,Witold Pedrycz,Yue Zhang 0010,Weisheng Zhao	10.23919/DATE.2017.7927058
Heterogeneous exascale supercomputing: The role of CAD in the exaFPGA project.	Marco Rabozzi,Giuseppe Natale,Emanuele Del Sozzo,Alberto Scolari,Luca Stornaiuolo,Marco D. Santambrogio	10.23919/DATE.2017.7927025
Pushing the limits of voltage over-scaling for error-resilient applications.	Rengarajan Ragavan,Benjamin Barrois,Cédric Killian,Olivier Sentieys	10.23919/DATE.2017.7927036
Design space exploration of FPGA accelerators for convolutional neural networks.	Atul Rahman,Sangyun Oh,Jongeun Lee,Kiyoung Choi	10.23919/DATE.2017.7927162
Exploiting transistor-level reconfiguration to optimize combinational circuits.	Michael Raitza,Akash Kumar 0001,Marcus Völp,Dennis Walter,Jens Trommer,Thomas Mikolajick,Walter M. Weber	10.23919/DATE.2017.7927013
Utilization difference based partitioned scheduling of mixed-criticality systems.	Saravanan Ramanathan,Arvind Easwaran	10.23919/DATE.2017.7926989
STAxCache: An approximate, energy efficient STT-MRAM cache.	Ashish Ranjan 0001,Swagath Venkataramani,Zoha Pajouhi,Rangharajan Venkatesan,Kaushik Roy 0001,Anand Raghunathan	10.23919/DATE.2017.7927016
LookNN: Neural network with no multiplication.	Mohammad Samragh Razlighi,Mohsen Imani,Farinaz Koushanfar,Tajana Rosing	10.23919/DATE.2017.7927280
Blind identification of power sources in processors.	Sherief Reda,Adel Belouchrani	10.23919/DATE.2017.7927274
Generation of complex quantum states via integrated frequency combs.	Christian Reimer,Michael Kues,Piotr Roztocki,Benjamin Wetzel,Brent E. Little,Sai T. Chu,Lucia Caspani,David J. Moss,Roberto Morandotti	10.23919/DATE.2017.7927012
Dude, is my code constant time?	Oscar Reparaz,Josep Balasch,Ingrid Verbauwhede	10.23919/DATE.2017.7927267
Hardware-accelerated dynamic binary translation.	Simon Rokicki,Erven Rohou,Steven Derrien	10.23919/DATE.2017.7927147
Long range wireless sensing powered by plant-microbial fuel cell.	Maurizio Rossi,Pietro Tosato,Luca Gemma,Luca Torquati,Cristian Catania,Sergio Camalo,Davide Brunelli	10.23919/DATE.2017.7927258
Design automation for quantum architectures.	Martin Rötteler,Krysta M. Svore,Dave Wecker,Nathan Wiebe	10.23919/DATE.2017.7927196
Ultra low power microelectronics for wearable and medical devices.	Pierre-François Rüedi,A. Bishof,Marcin K. Augustyniak,Pascal Persechini,Jean-Luc Nagel,Marc Pons 0001,Stéphane Emery,Olivier Chételat	10.23919/DATE.2017.7927216
Exploiting special-purpose function approximation for hardware-efficient QR-decomposition.	Jochen Rust,Steffen Paul	10.23919/DATE.2017.7927208
Hardware architecture of Bidirectional Long Short-Term Memory Neural Network for Optical Character Recognition.	Vladimir Rybalkin,Norbert Wehn,Mohammad Reza Yousefi,Didier Stricker	10.23919/DATE.2017.7927210
Effective cache bank placement for GPUs.	Mohammad Sadrosadati,Amirhossein Mirhosseini,Shahin Roozkhosh,Hazhir Bakhishi,Hamid Sarbazi-Azad	10.23919/DATE.2017.7926954
ChaCha20-Poly1305 authenticated encryption for high-speed embedded IoT applications.	Fabrizio De Santis,Andreas Schauer,Georg Sigl	10.23919/DATE.2017.7927078
Operand size reconfiguration for big data processing in memory.	Paulo C. Santos 0001,Geraldo F. Oliveira,Diego G. Tomé,Marco A. Z. Alves,Eduardo C. de Almeida,Luigi Carro	10.23919/DATE.2017.7927081
An algorithm to find optimum support-reducing decompositions for index generation functions.	Tsutomu Sasao,Kyu Matsuura,Yukihiro Iguchi	10.23919/DATE.2017.7927100
Sensitized path PUF: A lightweight embedded physical unclonable function.	Matthias Sauer 0002,Pascal Raiola,Linus Feiten,Bernd Becker 0001,Ulrich Rührmair,Ilia Polian	10.23919/DATE.2017.7927076
Opportunistic write for fast and reliable STT-MRAM.	Nour Sayed,Mojtaba Ebrahimi,Rajendra Bishnoi,Mehdi Baradaran Tahoori	10.23919/DATE.2017.7927049
Security in the Internet of Things: A challenge of scale.	Patrick Schaumont	10.23919/DATE.2017.7927075
Self-awareness in autonomous automotive systems.	Johannes Schlatow,Mischa Möstl,Rolf Ernst,Marcus Nolte,Inga Jatzkowski,Markus Maurer,Christian Herber,Andreas Herkersdorf	10.23919/DATE.2017.7927145
Effects of cell shapes on the routability of Digital Microfluidic Biochips.	Leonard Schneider,Oliver Keszöcze,Jannis Stoppe,Rolf Drechsler	10.23919/DATE.2017.7927252
Contract-based integration of automotive control software.	Tobias Sehnke,Matthias Schultalbers,Rolf Ernst	10.23919/DATE.2017.7927248
A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era.	Zeinab Seifoori,Behnam Khaleghi,Hossein Asadi 0001	10.23919/DATE.2017.7927201
Approximate computing for spiking neural networks.	Sanchari Sen,Swagath Venkataramani,Anand Raghunathan	10.23919/DATE.2017.7926981
Embedded systems to high performance computing using STT-MRAM.	Sophiane Senni,Thibaud Delobelle,Odilia Coi,Pierre-Yves Peneau,Lionel Torres,Abdoulaye Gamatié,Pascal Benoit,Gilles Sassatelli	10.23919/DATE.2017.7927046
A thermally-aware energy minimization methodology for global interconnects.	Soheil Nazar Shahsavani,Alireza Shafaei,Shahin Nazarian,Massoud Pedram	10.23919/DATE.2017.7927173
Endurance management for resistive Logic-In-Memory computing architectures.	Saeideh Shirinzadeh,Mathias Soeken,Pierre-Emmanuel Gaillardon,Giovanni De Micheli,Rolf Drechsler	10.23919/DATE.2017.7927152
Efficient decentralized active balancing strategy for smart battery cells.	Nitin Shivaraman,Arvind Easwaran,Sebastian Steinhorst	10.23919/DATE.2017.7927232
eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor.	Siddhartha 0001,Nachiket Kapre	10.23919/DATE.2017.7926961
Formal specification and dependability analysis of optical communication networks.	Umair Siddique,Khaza Anuarul Hoque,Taylor T. Johnson	10.23919/DATE.2017.7927239
Measurement and validation of energy harvesting IoT devices.	Lukas Sigrist,Andres Gomez 0001,Roman Lim,Stefan Lippuner,Matthias Leubin,Lothar Thiele	10.23919/DATE.2017.7927164
Formal model for system-level power management design.	Mirela Simonovic,Vojin Zivojnovic,Lazar Saranovac	10.23919/DATE.2017.7927245
Workload dependent reliability timing analysis flow.	Ajith Sivadasan,Armelle Notin,Vincent Huard,Etienne Maurin,Souhir Mhira,Florian Cacho,Lorena Anghel	10.23919/DATE.2017.7927086
Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees.	Stefanos Skalistis,Alena Simalatsar	10.23919/DATE.2017.7927090
Design and implementation of a fair credit-based bandwidth sharing scheme for buses.	Mladen Slijepcevic,Carles Hernández 0001,Jaume Abella 0001,Francisco J. Cazorla	10.23919/DATE.2017.7927122
Formal timing analysis of non-scheduled traffic in automotive scheduled TSN networks.	Fedor Smirnov,Michael Glaß,Felix Reimann,Jürgen Teich	10.23919/DATE.2017.7927256
Busy man&apos;s synthesis: Combinational delay optimization with SAT.	Mathias Soeken,Giovanni De Micheli,Alan Mishchenko	10.23919/DATE.2017.7927103
Design automation and design space exploration for quantum computers.	Mathias Soeken,Martin Roetteler,Nathan Wiebe,Giovanni De Micheli	10.23919/DATE.2017.7927035
Benefits of asynchronous control for analog electronics: Multiphase buck case study.	Danil Sokolov,Vladimir Dubikhin,Victor Khomenko,David Lloyd,Andrey Mokhov,Alex Yakovlev	10.23919/DATE.2017.7927276
Timing-aware wire width optimization for SADP process.	Youngsoo Song,Sangmin Kim,Youngsoo Shin	10.23919/DATE.2017.7927255
Magnetic tunnel junction enabled all-spin stochastic spiking neural network.	Gopalakrishnan Srinivasan,Abhronil Sengupta,Kaushik Roy 0001	10.23919/DATE.2017.7927045
An open reconfigurable research platform as stepping stone to exascale high-performance computing.	Dirk Stroobandt,Catalin Bogdan Ciobanu,Marco D. Santambrogio,Gabriel Figueiredo,Andreas Brokalakis,Dionisios N. Pnevmatikatos,Michael Hübner 0001,Tobias Becker,Alex J. W. Thom	10.23919/DATE.2017.7927026
Nonvolatile processors: Why is it trending?	Fang Su,Kaisheng Ma,Xueqing Li,Tongda Wu,Yongpan Liu,Vijaykrishnan Narayanan	10.23919/DATE.2017.7927131
A fast leakage aware thermal simulator for 3D chips.	Hameedah Sultan,Smruti R. Sarangi	10.23919/DATE.2017.7927273
COVERT: Counter OVErflow ReducTion for efficient encryption of non-volatlle memories.	Shivam Swami,Kartik Mohanram	10.23919/DATE.2017.7927117
Temperature aware phase/frequency detector-basec RO-PUFs exploiting bulk-controlled oscillators.	Sha Tao,Elena Dubrova	10.23919/DATE.2017.7927077
Live together or Die Alone: Block cooperation to extend lifetime of resistive memories.	Mohammad Khavari Tavana,Amir Kavyan Ziabari,David R. Kaeli	10.23919/DATE.2017.7927153
An advanced embedded architecture for connected component analysis in industrial applications.	Menbere Tekleyohannes,MohammadSadegh Sadri,Christian Weis,Norbert Wehn,Martin Klein 0005,Michael Siegrist	10.23919/DATE.2017.7927085
A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration.	Jingxiang Tian,Gaurav Rajavendra Reddy,Jiajia Wang,William Swartz,Yiorgos Makris,Carl Sechen	10.23919/DATE.2017.7927200
Real-time communication analysis for Networks-on-Chip with backpressure.	Sebastian Tobuschat,Rolf Ernst	10.23919/DATE.2017.7927055
Optimisation opportunities and evaluation for GPGPU applications on low-end mobile GPUs.	Matina Maria Trompouki,Leonidas Kosmidis	10.23919/DATE.2017.7927128
Analysis and optimization of variable-latency designs in the presence of timing variability.	Chang-Lin Tsai,Chao-Wei Cheng,Ning-Chi Huang,Kai-Chiang Wu	10.23919/DATE.2017.7927174
Architectural optimizations for high performance and energy efficient Smith-Waterman implementation on FPGAs using OpenCL.	Lorenzo Di Tucci,Kenneth O&apos;Brien,Michaela Blott,Marco D. Santambrogio	10.23919/DATE.2017.7927082
Automatic generation of formally-proven tamper-resistant Galois-field multipliers based on generalized masking scheme.	Rei Ueno,Naofumi Homma,Sumio Morioka,Takafumi Aoki	10.23919/DATE.2017.7927133
A layered formal framework for modeling of cyber-physical systems.	George Ungureanu,Ingo Sander	10.23919/DATE.2017.7927270
Side-channel plaintext-recovery attacks on leakage-resilient encryption.	Thomas Unterluggauer,Mario Werner,Stefan Mangard	10.23919/DATE.2017.7927197
TruncApp: A truncation-based approximate divider for energy efficient DSP applications.	Shaghayegh Vahdat,Mehdi Kamal,Ali Afzali-Kusha,Massoud Pedram,Zainalabedin Navabi	10.23919/DATE.2017.7927254
Critical path - Oriented &amp; thermal aware X-filling for high un-modeled defect coverage.	Fotios Vartziotis,Xrysovalantis Kavousianos	10.23919/DATE.2017.7927067
Towards low power approximate DCT architecture for HEVC standard.	Zdenek Vasícek,Vojtech Mrazek,Lukás Sekanina	10.23919/DATE.2017.7927241
An embedded system remotely driving mechanical devices by P300 brain activity.	Daniela De Venuto,Valerio F. Annese,Giovanni Mezzina	10.23919/DATE.2017.7927139
Shared last-level cache management for GPGPUs with hybrid main memory.	Guan Wang,Xiaojun Cai,Lei Ju,Chuanqi Zang,Mengying Zhao,Zhiping Jia	10.23919/DATE.2017.7926953
RetroDMR: Troubleshooting non-deterministic faults with retrospective DMR.	Ting Wang 0008,Yannan Liu,Qiang Xu 0001,Zhaobo Zhang,Zhiyuan Wang,Xinli Gu	10.23919/DATE.2017.7927066
Hybrid VC-MTJ/CMOS non-volatile stochastic logic for efficient computing.	Shaodi Wang,Saptadeep Pal,Tianmu Li,Andrew Pan,Cecile Grezes,Pedram Khalili Amiri,Kang L. Wang,Puneet Gupta 0001	10.23919/DATE.2017.7927218
Physics-based electromigration modeling and assessment for multi-segment interconnects in power grid networks.	Xiaoyi Wang,Hongyu Wang,Jian He,Sheldon X.-D. Tan,Yici Cai,Shengqi Yang	10.23919/DATE.2017.7927272
Lifetime adaptive ECC in NAND flash page management.	Shunzhuo Wang,Fei Wu 0005,Zhonghai Lu,You Zhou,Qin Xiong,Meng Zhang 0014,Changsheng Xie	10.23919/DATE.2017.7927182
Chain-NN: An energy-efficient 1D chain architecture for accelerating deep convolutional neural networks.	Shihao Wang,Dajiang Zhou,Xushen Han,Takeshi Yoshimura	10.23919/DATE.2017.7927142
Recovery-aware proactive TSV repair for electromigration in 3D ICs.	Shengcheng Wang,Hengyang Zhao,Sheldon X.-D. Tan,Mehdi Baradaran Tahoori	10.23919/DATE.2017.7926986
ApproxQA: A unified quality assurance framework for approximate computing.	Ting Wang 0008,Qian Zhang 0020,Qiang Xu 0001	10.23919/DATE.2017.7926992
Fast, low power evaluation of elementary functions using radial basis function networks.	Parami Wijesinghe,Chamika M. Liyanagedera,Kaushik Roy 0001	10.23919/DATE.2017.7926984
Compact modeling and circuit-level simulation of silicon nanophotonic interconnects.	Rui Wu,Yuyang Wang 0003,Zeyu Zhang,Chong Zhang,Clint L. Schow,John E. Bowers 0001,Kwang-Ting Cheng	10.23919/DATE.2017.7927057
i-BEP: A non-redundant and high-concurrency memory persistency model.	Yuanchao Xu 0002,Zeyi Hou,Junfeng Yan,Lu Yang,Hu Wan 0001	10.23919/DATE.2017.7927061
Malware detection using machine learning based analysis of virtual memory access patterns.	Zhixing Xu,Sayak Ray,Pramod Subramanyan,Sharad Malik	10.23919/DATE.2017.7926977
An efficient leakage-aware thermal simulation approach for 3D-ICs using corrected linearized model and algebraic multigrid.	Chao Yan,Hengliang Zhu,Dian Zhou,Xuan Zeng 0001	10.23919/DATE.2017.7927172
Fault diagnosis of arbiter physical unclonable function.	Jing Ye 0001,Qingli Quo,Yu Hu 0001,Xiaowei Li 0001	10.23919/DATE.2017.7927028
Design and benchmarking of ferroelectric FET based TCAM.	Xunzhao Yin,Michael T. Niemier,Xiaobo Sharon Hu	10.23919/DATE.2017.7927219
Reverse engineering of irreducible polynomials in GF(2m) arithmetic.	Cunxi Yu,Daniel E. Holcomb,Maciej J. Ciesielski	10.23919/DATE.2017.7927238
Efficient storage management for aged file systems on persistent memory.	Kaisheng Zeng,Youyou Lu,Hu Wan 0001,Jiwu Shu	10.23919/DATE.2017.7927279
Technology mapping with all spin logic.	Boyu Zhang 0001,Azadeh Davoodi	10.23919/DATE.2017.7927123
BandiTS: Dynamic timing speculation using multi-armed bandit based optimization.	Jeff Jun Zhang,Siddharth Garg	10.23919/DATE.2017.7927121
FPGA-based failure mode testing and analysis for MLC NAND flash memory.	Meng Zhang 0014,Fei Wu 0005,He Huang,Qian Xia,Jian Zhou 0004,Changsheng Xie	10.23919/DATE.2017.7927029
A static-placement, dynamic-issue framework for CGRA loop accelerator.	Zhongyuan Zhao 0004,Weiguang Sheng,Weifeng He,Zhigang Mao,Zhaoshi Li	10.23919/DATE.2017.7927202
The concept of unschedulability core for optimizing priority assignment in real-time systems.	Yecheng Zhao,Haibo Zeng 0001	10.23919/DATE.2017.7926988
Sampling-based binary-level cross-platform performance estimation.	Xinnian Zheng,Haris Vikalo,Shuang Song 0007,Lizy K. John,Andreas Gerstlauer	10.23919/DATE.2017.7927269
Design Space exploration of FPGA-based accelerators with multi-level parallelism.	Guanwen Zhong,Alok Prakash,Siqi Wang,Yun Liang 0001,Tulika Mitra,Smaïl Niar	10.23919/DATE.2017.7927161
Hardware-based on-line intrusion detection via system call routine fingerprinting.	Liwei Zhou,Yiorgos Makris	10.23919/DATE.2017.7927236
Energy-adaptive scheduling of imprecise computation tasks for QoS optimization in real-Time MPSoC systems.	Junlong Zhou,Jianming Yan,Tongquan Wei,Mingsong Chen,Xiaobo Sharon Hu	10.23919/DATE.2017.7927212
Performance evaluation and optimization of HBM-Enabled GPU for data-intensive applications.	Maohua Zhu,Youwei Zhuo,Chao Wang 0003,Wenguang Chen,Yuan Xie 0001	10.23919/DATE.2017.7927180
Wave pipelining for majority-based beyond-CMOS technologies.	Odysseas Zografos,A. De Meester,Eleonora Testa,Mathias Soeken,Pierre-Emmanuel Gaillardon,Giovanni De Micheli,Luca Gaetano Amarù,Praveen Raghavan,Francky Catthoor,Rudy Lauwereins	10.23919/DATE.2017.7927195
HARPA: Tackling physically induced performance variability.	Nikolaos Zompakis,Michail Noltsis,Lorena Ndreu,Zacharias Hadjilambrou,Panayiotis Englezakis,Panagiota Nikolaou,Antoni Portero,Simone Libutti,Giuseppe Massari,Federico Sassi,Alessandro Bacchini,Chrysostomos Nicopoulos,Yiannakis Sazeides,Radim Vavrík,Martin Golasowski,Jiri Sevcík,Vít Vondrák,Francky Catthoor,William Fornaciari,Dimitrios Soudris	10.23919/DATE.2017.7926965
Make it reversible: Efficient embedding of non-reversible functions.	Alwin Zulehner,Robert Wille	10.23919/DATE.2017.7927033
Taking one-to-one mappings for granted: Advanced logic design of encoder circuits.	Alwin Zulehner,Robert Wille	10.23919/DATE.2017.7927101
Design, Automation &amp; Test in Europe Conference &amp; Exhibition, DATE 2017, Lausanne, Switzerland, March 27-31, 2017	David Atienza,Giorgio Di Natale	
