
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002053                       # Number of seconds simulated (Second)
simTicks                                   2052808000                       # Number of ticks simulated (Tick)
finalTick                                  2052808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     13.33                       # Real time elapsed on the host (Second)
hostTickRate                                153992167                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1225248                       # Number of bytes of host memory used (Byte)
simInsts                                      2849860                       # Number of instructions simulated (Count)
simOps                                        5296197                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   213782                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     397293                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          4105617                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5426693                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     6102                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5403184                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     23                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               136592                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            197050                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  30                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3886889                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.390105                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.806131                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1997601     51.39%     51.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    450005     11.58%     62.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    463589     11.93%     74.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    366929      9.44%     84.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    289076      7.44%     91.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    189522      4.88%     96.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     95158      2.45%     99.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     29720      0.76%     99.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      5289      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3886889                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    5091     38.30%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     38.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1011      7.60%     45.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     11      0.08%     45.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.01%     45.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     45.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     45.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    2      0.02%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     46.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   3498     26.31%     72.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1249      9.40%     81.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 8      0.06%     81.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             2423     18.23%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        60326      1.12%      1.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4010845     74.23%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         3788      0.07%     75.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         19206      0.36%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        24375      0.45%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          403      0.01%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        21106      0.39%     76.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     76.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        10976      0.20%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        25026      0.46%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          425      0.01%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        12043      0.22%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       707323     13.09%     90.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       446811      8.27%     98.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        37168      0.69%     99.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        23331      0.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5403184                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.316047                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               13294                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002460                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 14376592                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5404288                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5217319                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    329982                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   165178                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           158970                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5189440                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       166712                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           5385893                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        743566                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     17291                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1212363                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         556917                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       468797                       # Number of stores executed (Count)
system.cpu.numRate                           1.311835                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           48642                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          218728                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2849860                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       5296197                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.440638                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.440638                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.694137                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.694137                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    6970574                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3880005                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      182170                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     115256                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2832632                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1739395                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   2292903                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         742629                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        475973                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        53467                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        11814                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  601022                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            443090                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              8876                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               301023                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 6722                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  298642                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992090                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   47305                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           15967                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              15107                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              860                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          319                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          135866                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            6072                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              7876                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3866635                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.369717                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.110566                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2149207     55.58%     55.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          492453     12.74%     68.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          336131      8.69%     77.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          427100     11.05%     88.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          108013      2.79%     90.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           85071      2.20%     93.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           47822      1.24%     94.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           60861      1.57%     95.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          159977      4.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3866635                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2849860                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                5296197                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1192055                       # Number of memory references committed (Count)
system.cpu.commit.loads                        727037                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        4036                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     550997                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     157100                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5135108                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 45597                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        58512      1.10%      1.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3930290     74.21%     75.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         3677      0.07%     75.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        19071      0.36%     75.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        23493      0.44%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          340      0.01%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        20785      0.39%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        10796      0.20%     76.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        24936      0.47%     77.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          178      0.00%     77.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        12032      0.23%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       694020     13.10%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       441864      8.34%     98.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        33017      0.62%     99.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        23154      0.44%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      5296197                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        159977                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1120450                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1120450                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1120450                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1120450                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         5470                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            5470                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         5470                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           5470                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    368395500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    368395500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    368395500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    368395500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1125920                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1125920                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1125920                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1125920                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004858                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004858                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004858                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004858                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 67348.354662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 67348.354662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 67348.354662                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 67348.354662                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          932                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           26                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      35.846154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          651                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               651                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3061                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3061                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3061                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3061                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         2409                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         2409                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         2409                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         2409                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    159553500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    159553500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    159553500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    159553500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66232.254047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66232.254047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66232.254047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66232.254047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   1900                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         2015                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         2015                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       120500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       120500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         2018                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         2018                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.001487                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.001487                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 40166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 40166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      7802500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      7802500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.001487                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.001487                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 2600833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 2600833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         2018                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         2018                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         2018                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         2018                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       658304                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          658304                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         4615                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          4615                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    306996000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    306996000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       662919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       662919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006962                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006962                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 66521.343445                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 66521.343445                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         3058                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         3058                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1557                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1557                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     99248500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     99248500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 63743.416827                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 63743.416827                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       462146                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         462146                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          855                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          855                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     61399500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     61399500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       463001                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       463001                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001847                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001847                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71812.280702                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71812.280702                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          852                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          852                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     60305000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     60305000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001840                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001840                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 70780.516432                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 70780.516432                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           503.934540                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1126895                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2412                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             467.203566                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   503.934540                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.984247                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.984247                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          412                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            4522236                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           4522236                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2112802                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                980109                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    411320                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                374552                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   8106                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               286151                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1196                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5504792                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5265                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2493360                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3098982                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      601022                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             361054                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1382374                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   18580                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1652                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    406110                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  2007                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3886889                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.476215                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.823241                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2901579     74.65%     74.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    79347      2.04%     76.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    75733      1.95%     78.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    64564      1.66%     80.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    75964      1.95%     82.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    98505      2.53%     84.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    81105      2.09%     86.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    50370      1.30%     88.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   459722     11.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3886889                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.146390                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.754815                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         314196                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            314196                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        314196                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           314196                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        91914                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           91914                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        91914                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          91914                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1306694000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1306694000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1306694000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1306694000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       406110                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        406110                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       406110                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       406110                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.226328                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.226328                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.226328                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.226328                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 14216.484975                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 14216.484975                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 14216.484975                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 14216.484975                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          274                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      39.142857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          723                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           723                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          723                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          723                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        91191                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        91191                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        91191                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        91191                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1185641500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1185641500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1185641500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1185641500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.224548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.224548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.224548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.224548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 13001.738110                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 13001.738110                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 13001.738110                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 13001.738110                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  91062                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       314196                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          314196                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        91914                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         91914                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1306694000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1306694000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       406110                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       406110                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.226328                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.226328                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 14216.484975                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 14216.484975                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          723                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          723                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        91191                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        91191                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1185641500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1185641500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.224548                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.224548                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 13001.738110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 13001.738110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           127.416515                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               405386                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              91190                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               4.445509                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   127.416515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.995442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.995442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1715630                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1715630                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      8106                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     156669                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    14854                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5432795                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  589                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   742629                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  475973                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2049                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     11426                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1606                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1869                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         6362                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 8231                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  5380140                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 5376289                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3421985                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   5334140                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.309496                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.641525                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       76376                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   15592                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  134                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  87                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  10955                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3115                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     16                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             727037                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.000882                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            12.031159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 721845     99.29%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   19      0.00%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  289      0.04%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  378      0.05%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  127      0.02%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    5      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    5      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    7      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    6      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 15      0.00%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 31      0.00%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                509      0.07%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2241      0.31%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                405      0.06%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                225      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                604      0.08%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 40      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 57      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                137      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               48      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               727037                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  744579                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  468801                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       266                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        67                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  406337                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       378                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   8106                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2249235                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  293194                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1918                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    615502                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                718934                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5469647                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 589653                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     78                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  11596                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             8942251                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18018331                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  7085147                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    186018                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8610193                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   332049                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      72                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1825466                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          9136667                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10884457                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2849860                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5296197                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    39                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                92746                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty            652                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              92315                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 856                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                856                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           92747                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       273443                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port         6724                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   280167                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      5836160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       196032                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   6032192                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 5                       # Total snoops (Count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               93608                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000021                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.004622                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     93606    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         2      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 93608                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             93933500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy           136785000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             3618499                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          186565                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        92962                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst             89712                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               331                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                90043                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst            89712                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              331                       # number of overall hits (Count)
system.l2cache.overallHits::total               90043                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1479                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            2081                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3560                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1479                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           2081                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3560                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    106868500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    152535500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     259404000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    106868500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    152535500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    259404000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst         91191                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          2412                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            93603                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst        91191                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         2412                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           93603                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.016219                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.862769                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.038033                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.016219                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.862769                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.038033                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 72257.268425                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 73299.135031                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 72866.292135                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 72257.268425                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 73299.135031                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 72866.292135                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks               1                       # number of writebacks (Count)
system.l2cache.writebacks::total                    1                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1479                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         2081                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           3560                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1479                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         2081                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          3560                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     92088500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    131725500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    223814000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     92088500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    131725500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    223814000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.016219                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.862769                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.038033                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.016219                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.862769                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.038033                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 62264.029750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 63299.135031                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 62869.101124                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 62264.029750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 63299.135031                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 62869.101124                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                         5                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu.data            42                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               42                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          814                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            814                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     58771500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     58771500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          856                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          856                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.950935                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.950935                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 72200.859951                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 72200.859951                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          814                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          814                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     50631500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     50631500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.950935                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.950935                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 62200.859951                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 62200.859951                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst        89712                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          289                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        90001                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1479                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         1267                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2746                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    106868500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     93764000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    200632500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst        91191                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         1556                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        92747                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.016219                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.814267                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.029607                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 72257.268425                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 74004.735596                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 73063.546977                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1479                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         1267                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2746                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     92088500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     81094000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    173182500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.016219                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.814267                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.029607                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 62264.029750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 64004.735596                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 63067.188638                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks          651                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total          651                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks          651                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total          651                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3234.873638                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  186562                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  3559                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 52.419781                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst  1311.046316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  1923.827322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.160040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.234842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.394882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         3554                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              91                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              60                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            3403                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.433838                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1496063                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1496063                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1478.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2081.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000592500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 7604                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3559                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           1                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3559                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         1                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3559                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     1                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2606                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      821                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      108                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       19                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   227776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                    64                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               110958258.15176089                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               31176.80757285                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2052735000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      576610.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        94592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       133184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 46079321.592667214572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 64878936.559093683958                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1478                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2081                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks            1                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     39295500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     57424750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26586.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27594.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        94592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       133184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          227776                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        94592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        94592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks           64                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total           64                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1478                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2081                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3559                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks            1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total               1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        46079322                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        64878937                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          110958258                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     46079322                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       46079322                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks        31177                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total             31177                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks        31177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       46079322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       64878937                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         110989435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3559                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           217                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           217                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            98                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          229                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 29989000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               17795000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            96720250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8426.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27176.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2790                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          760                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   295.831579                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   173.329316                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   320.249661                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          310     40.79%     40.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          163     21.45%     62.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           75      9.87%     72.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           54      7.11%     79.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           32      4.21%     83.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           20      2.63%     86.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           11      1.45%     87.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           12      1.58%     89.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           83     10.92%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          760                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 227776                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               110.958258                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                78.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2356200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1233375                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        11902380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 161650320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    123267060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    684474720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      984884055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    479.774073                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1778171750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     68380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    206256250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3134460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1650825                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        13508880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 161650320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    356113200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    488393760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1024451445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    499.048837                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1265954250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     68380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    718473750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2745                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             1                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                814                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               814                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2745                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         7123                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         7123                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7123                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       227840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       227840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   227840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3559                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3559    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3559                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2052808000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             1784000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            9646750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3564                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
