###############################################################################
#
# IAR C/C++ Compiler V7.30.4.1668 for Microchip AVR       12/Jul/2021  09:53:18
# Copyright 1996-2021 IAR Systems AB.
# Mobile license - IAR Embedded Workbench for Microchip AVR 7.30
#
#    Source file  =  D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\Src\rtosinit.c
#    Command line =  
#        -f C:\Users\ESY\AppData\Local\Temp\EW68B1.tmp
#        (D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\Src\rtosinit.c --cpu=m128a -ms
#        -o D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\Debug\Obj -D OS_LIBMODE_R -D
#        OS_UART=-1 -lCN D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\Debug\List -y
#        --initializers_in_flash --no_cse --no_inline --no_code_motion
#        --no_cross_call --no_clustering --no_tbaa --debug
#        -DENABLE_BIT_DEFINITIONS -e -I
#        D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\INC\\ -I
#        D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\..\..\SHARED\INC\\
#        --eeprom_size 4096 --clib -On)
#    Locale       =  Norwegian Bokmål_NOR.1252
#    List file    =  
#        D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\Debug\List\rtosinit.lst
#    Object file  =  
#        D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\Debug\Obj\rtosinit.r90
#
###############################################################################

D:\S2Prog\IO\AN_SGCNV\SW\AN-ZBXXX\ANZB\Src\rtosinit.c
      1          /*********************************************************************
      2          *               SEGGER MICROCONTROLLER SYSTEME GmbH                  *
      3          *       Solutions for real time microcontroller applications         *
      4          **********************************************************************
      5          *                                                                    *
      6          *       (C) 2002   SEGGER Microcontroller Systeme GmbH               *
      7          *                                                                    *
      8          *       www.segger.com     Support: support@segger.com               *
      9          *                                                                    *
     10          **********************************************************************
     11          *                                                                    *
     12          *       embOS * Real time operating system for microcontrollers      *
     13          *                                                                    *
     14          **********************************************************************
     15          
     16          ----------------------------------------------------------------------
     17          File    : RTOSInit.c   (for ATMEL AT90)
     18          Purpose : Initializes and handles the hardware for embOS as far
     19                    as required by embOS.
     20                    Feel free to modify this file acc. to your
     21                    target system.
     22          --------  END-OF-HEADER  ---------------------------------------------
     23          */
     24          
     25          #include "RTOS.H"
     26          #include "iom128a.h"

   \                                 In  segment ABSOLUTE, at 0x57
   \   union <unnamed> volatile __io _A_TIMSK
   \                     _A_TIMSK:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x56
   \   union <unnamed> volatile __io _A_TIFR
   \                     _A_TIFR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4f
   \   union <unnamed> volatile __io _A_TCCR1A
   \                     _A_TCCR1A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4e
   \   union <unnamed> volatile __io _A_TCCR1B
   \                     _A_TCCR1B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4c
   \   union <unnamed> volatile __io _A_TCNT1
   \                     _A_TCNT1:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x4a
   \   union <unnamed> volatile __io _A_OCR1A
   \                     _A_OCR1A:
   \   00000000                      DS8 2
     27          #include "constants.h"
     28          /*
     29          #if (((__TID__ >> 4) & 0x0F) == 1)
     30            #include "IO8535.H"
     31          #elif (((__TID__ >> 4) & 0x0F) == 3)
     32            #include "IOM603.H"
     33          #else
     34            #error "This CPU version (selected by -v) is not supported !"
     35          #endif
     36          */
     37          /*********************************************************************
     38          *
     39          *       Configuration
     40          *
     41          **********************************************************************
     42          */
     43          
     44          //#define OS_FSYS CPU_XTAL    // System frequency [Hz]
     45          
     46          /* Select UART for embOSView.
     47             If you do not want (or can not due to hardware limitations) to dedicate
     48             a UART to embOSView, please define it to be -1
     49             Currently the standard code below supports only UART 1
     50             (But is easily changed to UART 0)
     51          */
     52          #ifndef OS_UART
     53              #define OS_UART 0
     54          #endif
     55          #ifndef OS_BAUDRATE
     56              #define OS_BAUDRATE 19200L
     57          #endif
     58          
     59          /*********************************************************************
     60          *
     61          *       OS_InitHW
     62          *
     63          **********************************************************************
     64          
     65          Initialize the hardware required for the OS to run. This will work
     66          on any target hardware, but may have to be tailored a little
     67          (regarding the clock frequency). Of course the same holds true
     68          if for some reason you choose to use an other timer.
     69          Here we use Timer 1 with Compare match. If other Timer has to be used,
     70          also change the interrupt vector number in OS_ISR_Tick()
     71          */
     72          
     73          

   \                                 In  segment CODE, align 2, keep-with-next
     74          void OS_InitHW(void) {
   \                     OS_InitHW:
     75              TCCR1A=  (0<<6)       // 0: No output
     76                       |(0<<4)             // 0: No output
     77                       |(0<<0);            // No PWM
   \   00000000   E000               LDI     R16, 0
   \   00000002   BD0F               OUT     0x2F, R16
     78              TCCR1B=  (1<<7)       // 0: Disable noise canceler
     79                       |(0<<6)             // X: Capture edge
     80                       |(1<<3)             // 1: Reset on compare match
     81                       |(1<<0);            // 1: clock source CK/1
   \   00000004   E809               LDI     R16, 137
   \   00000006   BD0E               OUT     0x2E, R16
     82              OCR1A = (XTAL_CPU/1000)-1;         // generate 1ms interrupts
   \   00000008   EF0F               LDI     R16, 255
   \   0000000A   E01F               LDI     R17, 15
   \   0000000C   BD1B               OUT     0x2B, R17
   \   0000000E   BD0A               OUT     0x2A, R16
     83              TIMSK |= (1<<4);      // Output CompareA Match Interrupt Enable
   \   00000010   B707               IN      R16, 0x37
   \   00000012   6100               ORI     R16, 0x10
   \   00000014   BF07               OUT     0x37, R16
     84              //  SREG  = 0x80 ;        // global interrupt
     85              OS_COM_Init();        // Initialize communication to embOS Viewer
   \   00000016   ....               RCALL   OS_COM_Init
     86          
     87          }
   \   00000018   9508               RET
   \   0000001A                      REQUIRE _A_TCCR1A
   \   0000001A                      REQUIRE _A_TCCR1B
   \   0000001A                      REQUIRE _A_OCR1A
   \   0000001A                      REQUIRE _A_TIMSK
     88          
     89          /*********************************************************************
     90          *
     91          *       Idle loop  (OS_Idle)
     92          *
     93          **********************************************************************
     94          
     95           Please note:
     96           This is basically the "core" of the idle loop
     97           This core loop can be changed, but:
     98           The idle loop does not have a stack of its own, therefore no
     99           functionality should be implemented that relies on the stack
    100           to be preserved. However, a simple program loop can be programmed
    101           (like toggeling an output or incrementing a counter)
    102          */
    103          

   \                                 In  segment CODE, align 2, keep-with-next
    104          void OS_Idle(void) {          // Idle loop: No task is ready to exec
   \                     OS_Idle:
    105              for (;;);                   // Nothing to do ... wait for a interrupt
   \                     ??OS_Idle_0:
   \   00000000   CFFF               RJMP    ??OS_Idle_0
    106          }
    107          
    108          /*********************************************************************
    109          *
    110          *       Get time [cycles]
    111          *
    112          **********************************************************************
    113          
    114              This routine is required for task-info via embOS Viewer.
    115              It returns the system time in clock cycles.
    116          */
    117          

   \                                 In  segment CODE, align 2, keep-with-next
    118          static int ReadHWTimer(void) {
   \                     ReadHWTimer:
    119              OS_U16 r = TCNT1L;
   \   00000000   B50C               IN      R16, 0x2C
   \   00000002   E010               LDI     R17, 0
    120              asm ("nop");
   \   00000004   0000               nop
    121              return r |(TCNT1H<<8);
   \   00000006   B53D               IN      R19, 0x2D
   \   00000008   E020               LDI     R18, 0
   \   0000000A   2B02               OR      R16, R18
   \   0000000C   2B13               OR      R17, R19
   \   0000000E   9508               RET
   \   00000010                      REQUIRE _A_TCNT1
    122          }
    123          

   \                                 In  segment CODE, align 2, keep-with-next
    124          OS_U32 OS_GetTime_Cycles(void) {
   \                     OS_GetTime_Cycles:
   \   00000000   ........           CALL    ?PROLOGUE4_L09
    125              unsigned int t_cnt = ReadHWTimer();
   \   00000004   ....               RCALL   ReadHWTimer
   \   00000006   01C8               MOVW    R25:R24, R17:R16
    126              OS_U32 time = OS_Time;
   \   00000008   ....               LDI     R30, LOW(OS_Time)
   \   0000000A   ....               LDI     R31, (OS_Time) >> 8
   \   0000000C   8140               LD      R20, Z
   \   0000000E   8151               LDD     R21, Z+1
   \   00000010   8162               LDD     R22, Z+2
   \   00000012   8173               LDD     R23, Z+3
    127              //
    128              // Check if timer interrupt pending ...
    129              if (TIFR&(1<<4)) {
   \   00000014   B706               IN      R16, 0x36
   \   00000016   2F10               MOV     R17, R16
   \   00000018   FF14               SBRS    R17, 4
   \   0000001A   C006               RJMP    ??OS_GetTime_Cycles_0
    130                  t_cnt = ReadHWTimer();
   \   0000001C   ....               RCALL   ReadHWTimer
   \   0000001E   01C8               MOVW    R25:R24, R17:R16
    131                  time++;
   \   00000020   5F4F               SUBI    R20, 255
   \   00000022   4F5F               SBCI    R21, 255
   \   00000024   4F6F               SBCI    R22, 255
   \   00000026   4F7F               SBCI    R23, 255
    132              }
    133          //  return (XTAL_CPU/1000)*time  + t_cnt;
    134              return(XTAL_CPU/1000)*time  + t_cnt;
   \                     ??OS_GetTime_Cycles_0:
   \   00000028   E000               LDI     R16, 0
   \   0000002A   E110               LDI     R17, 16
   \   0000002C   E020               LDI     R18, 0
   \   0000002E   E030               LDI     R19, 0
   \   00000030   ........           CALL    ?L_EC_MUL_L03
   \   00000034   E0A0               LDI     R26, 0
   \   00000036   E0B0               LDI     R27, 0
   \   00000038   0F08               ADD     R16, R24
   \   0000003A   1F19               ADC     R17, R25
   \   0000003C   1F2A               ADC     R18, R26
   \   0000003E   1F3B               ADC     R19, R27
   \   00000040   E0E4               LDI     R30, 4
   \   00000042   ........           JMP     ?EPILOGUE_B4_L09
   \   00000046                      REQUIRE _A_TIFR
    135          }
    136          
    137          /*********************************************************************
    138          *
    139          *       OS_ConvertCycles2us
    140          *
    141          **********************************************************************
    142          
    143          Purpose:
    144             Convert Cycles into micro seconds. (For profiling only)
    145          
    146             If you have a clock frequency which is not a multiple of 1 MHz,
    147             you may have to modify this routine in order to get proper
    148             diagonstics.
    149          Please note:
    150             This routine is required for profiling only.
    151             It does not affect operation of the OS.
    152          */
    153          

   \                                 In  segment CODE, align 2, keep-with-next
    154          OS_U32 OS_ConvertCycles2us(OS_U32 Cycles) {
   \                     OS_ConvertCycles2us:
    155              return Cycles/(XTAL_CPU/1000000);
   \   00000000   E042               LDI     R20, 2
   \   00000002   ........           CALL    ?UL_SHR_L03
   \   00000006   9508               RET
    156          }
    157          
    158          /*********************************************************************
    159          *
    160          *       OS_Tick interrupt
    161          *
    162          **********************************************************************
    163          */
    164          
    165          #pragma vector = TIMER1_COMPA_vect

   \                                 In  segment CODE, align 2, keep-with-next
    166          __interrupt void OS_ISR_Tick (void) { OS_TickHandler();}
   \                     OS_ISR_Tick:
   \   00000000   939A               ST      -Y, R25
   \   00000002   938A               ST      -Y, R24
   \   00000004   93FA               ST      -Y, R31
   \   00000006   93EA               ST      -Y, R30
   \   00000008   923A               ST      -Y, R3
   \   0000000A   922A               ST      -Y, R2
   \   0000000C   921A               ST      -Y, R1
   \   0000000E   920A               ST      -Y, R0
   \   00000010   937A               ST      -Y, R23
   \   00000012   936A               ST      -Y, R22
   \   00000014   935A               ST      -Y, R21
   \   00000016   934A               ST      -Y, R20
   \   00000018   933A               ST      -Y, R19
   \   0000001A   932A               ST      -Y, R18
   \   0000001C   931A               ST      -Y, R17
   \   0000001E   930A               ST      -Y, R16
   \   00000020   B78F               IN      R24, 0x3F
   \   00000022   B79B               IN      R25, 0x3B
   \   00000024   ........           CALL    OS_TickHandler
   \   00000028   BF9B               OUT     0x3B, R25
   \   0000002A   BF8F               OUT     0x3F, R24
   \   0000002C   9109               LD      R16, Y+
   \   0000002E   9119               LD      R17, Y+
   \   00000030   9129               LD      R18, Y+
   \   00000032   9139               LD      R19, Y+
   \   00000034   9149               LD      R20, Y+
   \   00000036   9159               LD      R21, Y+
   \   00000038   9169               LD      R22, Y+
   \   0000003A   9179               LD      R23, Y+
   \   0000003C   9009               LD      R0, Y+
   \   0000003E   9019               LD      R1, Y+
   \   00000040   9029               LD      R2, Y+
   \   00000042   9039               LD      R3, Y+
   \   00000044   91E9               LD      R30, Y+
   \   00000046   91F9               LD      R31, Y+
   \   00000048   9189               LD      R24, Y+
   \   0000004A   9199               LD      R25, Y+
   \   0000004C   9518               RETI
    167          
    168          /*********************************************************************
    169          *
    170          *       Communication for embOSView (UART 0)
    171          *
    172          **********************************************************************
    173          */
    174          
    175          #if (OS_UART == 0)
    176          
    177          void OS_COM_Init(void) {
    178              UBRR0L  = ((XTAL_CPU / 16 / OS_BAUDRATE )-1) & 0xff;
    179              UBRR0H  = (((XTAL_CPU / 16 / OS_BAUDRATE )-1)>> 8) & 0xff;
    180              UCSR0C  = 0x06;       /* n,8,1 */
    181              UCSR0A  = 0x00;
    182              UCSR0B =  (0<<0)      // X
    183                        |(0<<1)      // X
    184                        |(0<<2)      // CHR9: 9-bit Characters
    185                        |(1<<3)      // TXEN: Transmitter Enable
    186                        |(1<<4)      // RXEN: Receiver Enable
    187                        |(0<<5)      // UDRIE: UART Data Register Empty Interrupt Enable
    188                        |(0<<6)      // TXCIE Tx complete interrupt enable
    189                        |(0<<7);     // RXCIE Rx complete interrupt enable
    190              UCSR0B =  (0<<0)      // X
    191                        |(0<<1)      // X
    192                        |(0<<2)      // CHR9: 9-bit Characters
    193                        |(1<<3)      // TXEN: Transmitter Enable
    194                        |(1<<4)      // RXEN: Receiver Enable
    195                        |(0<<5)      // UDRIE: UART Data Register Empty Interrupt Enable
    196                        |(1<<6)      // TXCIE Tx complete interrupt enable
    197                        |(1<<7);     // RXCIE Rx complete interrupt enable
    198          }
    199          
    200          void OS_COM_Send1(unsigned char c) {
    201              UDR0 = c;
    202              UCSR0B |=  (1<<6);      // Generate interrupt on transmit buffer emtpy
    203          }
    204          
    205              #pragma vector = USART0_RXC_vect
    206          __interrupt void ISR_uart0_rx (void) {
    207              UCSR0B &=  ~(1<<7);     // Avoid nesting itself !!!
    208              OS_EnterNestableInterrupt();
    209              OS_OnRx(UDR0);
    210              OS_DI();             // Disable before allowing Rx interrupt
    211              UCSR0B |=  (1<<7);
    212              OS_LeaveNestableInterrupt();
    213          }
    214          
    215              #pragma vector = USART0_TXC_vect
    216          __interrupt void ISR_uart0_tx (void) {/*USART0_TXC_vect*/
    217              OS_EnterNestableInterrupt();
    218              if (OS_OnTx()) {
    219                  UCSR0B &=  ~(1<<6);   // Do not generate any more interrupts
    220              }
    221              OS_LeaveNestableInterrupt();
    222          }
    223          
    224          #else  /* No communication routines, just dummies  */

   \                                 In  segment CODE, align 2, keep-with-next
    225          void OS_COM_Init(void) {}
   \                     OS_COM_Init:
   \   00000000   9508               RET

   \                                 In  segment CODE, align 2, keep-with-next
    226          void OS_COM_Send1(OS_U8 c) {
   \                     OS_COM_Send1:
   \   00000000   938A               ST      -Y, R24
   \   00000002   2F80               MOV     R24, R16
    227              OS_COM_ClearTxActive();    /* let OS know that transmitter is not busy */
   \   00000004   ........           CALL    OS_COM_ClearTxActive
    228              OS_USEPARA(c);             /* Avoid compiler warning */
    229          }
   \   00000008   9189               LD      R24, Y+
   \   0000000A   9508               RET

   \                                 In  segment INTVEC, offset 0x30, root
   \                     `??OS_ISR_Tick::??INTVEC 48`:
   \   00000030   ........           JMP     OS_ISR_Tick
    230          #endif /* defined (OS_UART) */
    231          
    232          /*****  EOF  ********************************************************/
    233          
    234          

   Maximum stack usage in bytes:

   CSTACK RSTACK Function
   ------ ------ --------
      0      2   OS_COM_Init
      1      2   OS_COM_Send1
        1      2   -> OS_COM_ClearTxActive
      0      2   OS_ConvertCycles2us
        0      2 ?UL_SHR_L03
      4      2   OS_GetTime_Cycles
        4      2   -> ReadHWTimer
        4      2 ?L_EC_MUL_L03
     16      2   OS_ISR_Tick
       16      2   -> OS_TickHandler
      0      2   OS_Idle
      0      2   OS_InitHW
        0      2   -> OS_COM_Init
      0      2   ReadHWTimer


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
       2  OS_COM_Init
      12  OS_COM_Send1
       8  OS_ConvertCycles2us
      70  OS_GetTime_Cycles
      78  OS_ISR_Tick
       4  OS_ISR_Tick::??INTVEC 48
       2  OS_Idle
      26  OS_InitHW
      16  ReadHWTimer
       2  _A_OCR1A
       1  _A_TCCR1A
       1  _A_TCCR1B
       2  _A_TCNT1
       1  _A_TIFR
       1  _A_TIMSK

 
   8 bytes in segment ABSOLUTE
 214 bytes in segment CODE
   4 bytes in segment INTVEC
 
 214 bytes of CODE memory (+ 4 bytes shared)
   0 bytes of DATA memory (+ 8 bytes shared)

Errors: none
Warnings: none
