{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760323372730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760323372730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 19:42:52 2025 " "Processing started: Sun Oct 12 19:42:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760323372730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760323372730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off displayTest -c displayTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off displayTest -c displayTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760323372730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760323373125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760323373125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdip.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdip.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdIp " "Found entity 1: lcdIp" {  } { { "lcdIp.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760323380658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760323380658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdtop.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdTop " "Found entity 1: lcdTop" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760323380661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760323380661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdTop " "Elaborating entity \"lcdTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760323380689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 lcdTop.v(71) " "Verilog HDL assignment warning at lcdTop.v(71): truncated value with size 32 to match size of target (24)" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760323380691 "|lcdTop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcdTop.v(78) " "Verilog HDL assignment warning at lcdTop.v(78): truncated value with size 32 to match size of target (4)" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760323380691 "|lcdTop"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.data_a 0 lcdTop.v(44) " "Net \"message.data_a\" at lcdTop.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380691 "|lcdTop"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.waddr_a 0 lcdTop.v(44) " "Net \"message.waddr_a\" at lcdTop.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380692 "|lcdTop"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.we_a 0 lcdTop.v(44) " "Net \"message.we_a\" at lcdTop.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380692 "|lcdTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdIp lcdIp:lcd0 " "Elaborating entity \"lcdIp\" for hierarchy \"lcdIp:lcd0\"" {  } { { "lcdTop.v" "lcd0" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760323380693 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcdIp.v(198) " "Verilog HDL Case Statement information at lcdIp.v(198): all case item expressions in this case statement are onehot" {  } { { "lcdIp.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 198 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760323380700 "|lcdTop|lcdIp:lcd0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wake_seq.data_a 0 lcdIp.v(25) " "Net \"wake_seq.data_a\" at lcdIp.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lcdIp.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380702 "|lcdTop|lcdIp:lcd0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wake_seq.waddr_a 0 lcdIp.v(25) " "Net \"wake_seq.waddr_a\" at lcdIp.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lcdIp.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380702 "|lcdTop|lcdIp:lcd0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.data_a 0 lcdIp.v(34) " "Net \"init_cmd.data_a\" at lcdIp.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "lcdIp.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380702 "|lcdTop|lcdIp:lcd0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.waddr_a 0 lcdIp.v(34) " "Net \"init_cmd.waddr_a\" at lcdIp.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "lcdIp.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380702 "|lcdTop|lcdIp:lcd0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wake_seq.we_a 0 lcdIp.v(25) " "Net \"wake_seq.we_a\" at lcdIp.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lcdIp.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380702 "|lcdTop|lcdIp:lcd0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.we_a 0 lcdIp.v(34) " "Net \"init_cmd.we_a\" at lcdIp.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "lcdIp.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760323380702 "|lcdTop|lcdIp:lcd0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcdIp:lcd0\|init_cmd " "RAM logic \"lcdIp:lcd0\|init_cmd\" is uninferred due to inappropriate RAM size" {  } { { "lcdIp.v" "init_cmd" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1760323380913 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcdIp:lcd0\|wake_seq " "RAM logic \"lcdIp:lcd0\|wake_seq\" is uninferred due to inappropriate RAM size" {  } { { "lcdIp.v" "wake_seq" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdIp.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1760323380913 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "message " "RAM logic \"message\" is uninferred due to inappropriate RAM size" {  } { { "lcdTop.v" "message" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1760323380913 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1760323380913 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 11 C:/Users/anicolazzo/Desktop/displayTest/db/displayTest.ram0_lcdTop_d9638f16.hdl.mif " "Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File \"C:/Users/anicolazzo/Desktop/displayTest/db/displayTest.ram0_lcdTop_d9638f16.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1760323380913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760323381234 "|lcdTop|lcd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760323381234 "|lcdTop|lcd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760323381234 "|lcdTop|lcd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[3\] GND " "Pin \"lcd_data\[3\]\" is stuck at GND" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760323381234 "|lcdTop|lcd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760323381234 "|lcdTop|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "lcdTop.v" "" { Text "C:/Users/anicolazzo/Desktop/displayTest/lcdTop.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760323381234 "|lcdTop|lcd_on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760323381234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760323381284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760323381783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760323381903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760323381903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760323381943 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760323381943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760323381943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760323381943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760323381957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 19:43:01 2025 " "Processing ended: Sun Oct 12 19:43:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760323381957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760323381957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760323381957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760323381957 ""}
