// Seed: 2618014909
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd79
) (
    id_1,
    id_2[-1'b0 : id_7],
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  module_0 modCall_1 ();
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire _id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  assign id_5 = id_2;
endmodule
