//read frame
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_fram_buf/rd_fram_buf.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_fram_buf/rd_fram_buf_tb.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_fram_buf/rd_fram_buf_tmpl.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_fram_buf/rd_fram_buf_tmpl.vhdl
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v
//pll
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/pll/pll.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/pll/pll_tb.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/pll/pll_tmpl.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/pll/pll_tmpl.vhdl
//wr_fram_buf
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_fram_buf/wr_fram_buf.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_fram_buf/wr_fram_buf_tb.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_fram_buf/wr_fram_buf_tmpl.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_fram_buf/wr_fram_buf_tmpl.vhdl
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v

F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_fram_buf/rd_fram_buf.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_fram_buf/rd_fram_buf_tb.v

F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/rd_char.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/wr_char.v

// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_fram_buf/wr_fram_buf_tmpl.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_fram_buf/wr_fram_buf_tmpl.vhdl
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v

//top
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/cmos_8_16bit.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/fram_buf.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/hdmi_ddr_ov5640_top.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/i2c_com.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/iic_dri.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/ms7200_ctl.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/ms7210_ctl.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/ms72xx_ctl.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/power_on_delay.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_buf.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_ctrl.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/reg_config.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/sync_vg.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_buf.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_cmd_trans.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_ctrl.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_rd_ctrl_top.v
///fifo-16i_256O
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/fifo_16i_256O.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/fifo_16i_256O_prefetch.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/fifo_16i_256O_tb.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/rtl/ipml_fifo_v1_6_fifo_16i_256O.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/rtl/ipml_prefetch_fifo_v1_6_fifo_16i_256O.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/rtl/ipml_reg_fifo_v1_0.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/rtl/ipml_sdpram_v1_6_fifo_16i_256O.v
// //fifo-256i_16O
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/fifo_256i_16O.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/fifo_256i_16O_prefetch.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/fifo_256i_16O_tb.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/rtl/ipml_fifo_ctrl_v1_3.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/rtl/ipml_fifo_v1_6_fifo_256i_16O.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/rtl/ipml_prefetch_fifo_v1_6_fifo_256i_16O.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/rtl/ipml_reg_fifo_v1_0.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/rtl/ipml_sdpram_v1_6_fifo_256i_16O.v

//
F:/Project/WorkSpace/FPGA/Video_pro/Source/HDMI/color_bar.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/HDMI/de_frame.v
//frame
// F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/aq_axi_master.v
// F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/cmos_write_req_gen.v
// F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/frame_fifo_read.v
// F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/frame_fifo_write.v
// F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/frame_read_write.v
//AXI
// F:/Project/WorkSpace/FPGA/Video_pro/Source/axim/axi_ctr.v
// F:/Project/WorkSpace/FPGA/Video_pro/Source/axim/axim_ctr_rd.v
// F:/Project/WorkSpace/FPGA/Video_pro/Source/axim/axim_ctr_wr.v
// MCU
// F:/Project/WorkSpace/FPGA/Video_pro/Sim/tb/MCU/MCU_top.v

//arbit
F:/Project/WorkSpace/FPGA/Video_pro/Source/AXI_arbit/mem_write_arbi.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/AXI_arbit/mem_read_arbi.v
//Frame
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/Frame_cnt.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/Frame_orderGen.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/Frame_top.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/Frame_write.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/Frame_read.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/Frame_index.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/fram_buf.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/wr_buf.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/rd_buf.v
//ddr
F:/Project/WorkSpace/FPGA/Video_pro/Source/AXI_ddr_ctr/axi_ddr_ctr.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/AXI_ddr_ctr/axi_ddr_ctr_wr.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/AXI_ddr_ctr/axi_ddr_ctr_rd.v
//ddr
F:/Project/WorkSpace/FPGA/Video_pro/Source/Mode_choice/btn_deb_fix.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Mode_choice/mode_choice.v
//filter
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/line_shift_ram_8bit.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/median_filter_3x3.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/sort3.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/vip_gray_median_filter.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/vip_matrix_generate_3x3_8bit.v

F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/rgb2ycbrcc/rgb2ycbcr.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/rgb2ycbrcc/vip.v

F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/processor.v
//ram
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/blk_mem_gen_0/rtl/ipm_distributed_sdpram_v1_2_blk_mem_gen_0.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/blk_mem_gen_0/blk_mem_gen_0.v
//scale
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/calu.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/key_ctrl.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/para_change.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/scaler.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/scale_top.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/vin_scale_down.v

F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/rd_scale.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/scale_ctr.v
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/wr_scale.v

//
F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/multiCamera_ctr/multiCamera_ctr.v

//


F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/fifo_16i_16o_2048.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/fifo_16i_16o_2048_prefetch.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/fifo_16i_16o_2048_tb.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/rtl/ipml_fifo_ctrl_v1_3.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/rtl/ipml_fifo_v1_6_fifo_16i_16o_2048.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/rtl/ipml_prefetch_fifo_v1_6_fifo_16i_16o_2048.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/rtl/ipml_reg_fifo_v1_0.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/rtl/ipml_sdpram_v1_6_fifo_16i_16o_2048.v

//

F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/ram_8i8o_2048/rtl/ipml_sdpram_v1_6_ram_8i8o_2048.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/ram_8i8o_2048/rtl/ram_8i8o_2048_init_param.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/ram_8i8o_2048/ram_8i8o_2048.v


// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_4096x8/fifo_4096x8.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_4096x8/fifo_4096x8_prefetch.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_4096x8/fifo_4096x8_tb.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_4096x8/rtl/ipml_fifo_ctrl_v1_3.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_4096x8/rtl/ipml_fifo_v1_6_fifo_4096x8.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_4096x8/rtl/ipml_prefetch_fifo_v1_6_fifo_4096x8.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_4096x8/rtl/ipml_reg_fifo_v1_0.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_4096x8/rtl/ipml_sdpram_v1_6_fifo_4096x8.v

F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/fifo_8I8O_1.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/fifo_8I8O_1_prefetch.v
// F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/fifo_8I8O_1_tb.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/rtl/ipml_fifo_ctrl_v1_3.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/rtl/ipml_fifo_v1_6_fifo_8I8O_1.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/rtl/ipml_prefetch_fifo_v1_6_fifo_8I8O_1.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/rtl/ipml_reg_fifo_v1_0.v
F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/rtl/ipml_sdpram_v1_6_fifo_8I8O_1.v

//tb
// F:/Project/WorkSpace/FPGA/Video_pro/Sim/tb/tb_top.v
// F:/Project/WorkSpace/FPGA/Video_pro/Sim/tb/tb3.v
F:/Project/WorkSpace/FPGA/Video_pro/Sim/tb/new_top.v
// F:/Project/WorkSpace/FPGA/Video_pro/Sim/tb/ddr_tb.v



+define+SIMULATION  
+define+den4096Mb   
+define+sg25E       
+define+x16  