GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\src\T02-Fport.v'
WARN  (EX3628) : Redeclaration of ansi port 'data' is not allowed("D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\src\T02-Fport.v":21)
Compiling module 'Fport'("D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\src\T02-Fport.v":16)
NOTE  (EX0101) : Current top module is "Fport"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[95%] Generate netlist file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\gwsynthesis\T02-Fport.vg" completed
[100%] Generate report file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\gwsynthesis\T02-Fport_syn.rpt.html" completed
GowinSynthesis finish
