

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10'
================================================================
* Date:           Sun Feb  1 18:45:39 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_71_9_VITIS_LOOP_72_10  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:72]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:71]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln71"   --->   Operation 9 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i62 %sext_ln71_read"   --->   Operation 10 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln71 = store i9 0, i9 %i" [top.cpp:71]   --->   Operation 13 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln72 = store i7 0, i7 %j" [top.cpp:72]   --->   Operation 14 'store' 'store_ln72' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc112"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [top.cpp:71]   --->   Operation 16 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%icmp_ln71 = icmp_eq  i15 %indvar_flatten6_load, i15 16384" [top.cpp:71]   --->   Operation 18 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%add_ln71_1 = add i15 %indvar_flatten6_load, i15 1" [top.cpp:71]   --->   Operation 19 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc115, void %for.end117.exitStub" [top.cpp:71]   --->   Operation 20 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:72]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:71]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln71 = add i9 %i_load, i9 1" [top.cpp:71]   --->   Operation 23 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.89ns)   --->   "%icmp_ln72 = icmp_eq  i7 %j_load, i7 64" [top.cpp:72]   --->   Operation 24 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i7 0, i7 %j_load" [top.cpp:71]   --->   Operation 25 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i9 %add_ln71, i9 %i_load" [top.cpp:71]   --->   Operation 26 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i9 %select_ln71_1" [top.cpp:71]   --->   Operation 27 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %select_ln71_1, i32 2, i32 7" [top.cpp:71]   --->   Operation 28 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %lshr_ln3, i6 0" [top.cpp:74]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i7 %select_ln71" [top.cpp:74]   --->   Operation 30 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.96ns)   --->   "%add_ln74 = add i12 %tmp_s, i12 %zext_ln74_1" [top.cpp:74]   --->   Operation 31 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i12 %add_ln74" [top.cpp:74]   --->   Operation 32 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln74_2" [top.cpp:74]   --->   Operation 33 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_1_addr_37 = getelementptr i24 %C_1_17, i64 0, i64 %zext_ln74_2" [top.cpp:74]   --->   Operation 34 'getelementptr' 'C_1_addr_37' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln74_2" [top.cpp:74]   --->   Operation 35 'getelementptr' 'C_2_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln74_2" [top.cpp:74]   --->   Operation 36 'getelementptr' 'C_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%C_1_load = load i12 %C_1_addr" [top.cpp:74]   --->   Operation 37 'load' 'C_1_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%C_1_load_38 = load i12 %C_1_addr_37" [top.cpp:74]   --->   Operation 38 'load' 'C_1_load_38' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%C_2_load = load i12 %C_2_addr" [top.cpp:74]   --->   Operation 39 'load' 'C_2_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%C_3_load = load i12 %C_3_addr" [top.cpp:74]   --->   Operation 40 'load' 'C_3_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (0.89ns)   --->   "%add_ln72 = add i7 %select_ln71, i7 1" [top.cpp:72]   --->   Operation 41 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln71 = store i15 %add_ln71_1, i15 %indvar_flatten6" [top.cpp:71]   --->   Operation 42 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln71 = store i9 %select_ln71_1, i9 %i" [top.cpp:71]   --->   Operation 43 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln72 = store i7 %add_ln72, i7 %j" [top.cpp:72]   --->   Operation 44 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 45 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load = load i12 %C_1_addr" [top.cpp:74]   --->   Operation 45 'load' 'C_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load_38 = load i12 %C_1_addr_37" [top.cpp:74]   --->   Operation 46 'load' 'C_1_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_2_load = load i12 %C_2_addr" [top.cpp:74]   --->   Operation 47 'load' 'C_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 48 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_3_load = load i12 %C_3_addr" [top.cpp:74]   --->   Operation 48 'load' 'C_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 49 [1/1] (0.60ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %C_1_load, i2 1, i24 %C_1_load_38, i2 2, i24 %C_2_load, i2 3, i24 %C_3_load, i24 0, i2 %trunc_ln71" [top.cpp:74]   --->   Operation 49 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln71_cast" [top.cpp:71]   --->   Operation 50 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_9_VITIS_LOOP_72_10_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:73]   --->   Operation 53 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i24 %tmp_1" [top.cpp:74]   --->   Operation 54 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (7.30ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln74, i4 15" [top.cpp:74]   --->   Operation 55 'write' 'write_ln74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc112" [top.cpp:72]   --->   Operation 56 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.181ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln71', top.cpp:71) of constant 0 on local variable 'i', top.cpp:71 [14]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:71) on local variable 'i', top.cpp:71 [25]  (0.000 ns)
	'add' operation 9 bit ('add_ln71', top.cpp:71) [27]  (0.921 ns)
	'select' operation 9 bit ('select_ln71_1', top.cpp:71) [32]  (0.458 ns)
	'add' operation 12 bit ('add_ln74', top.cpp:74) [37]  (0.962 ns)
	'getelementptr' operation 12 bit ('C_1_addr', top.cpp:74) [39]  (0.000 ns)
	'load' operation 24 bit ('C_1_load', top.cpp:74) on array 'C_1' [44]  (1.352 ns)

 <State 2>: 1.957ns
The critical path consists of the following:
	'load' operation 24 bit ('C_1_load', top.cpp:74) on array 'C_1' [44]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_1', top.cpp:74) [48]  (0.605 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:71) [26]  (0.000 ns)
	bus write operation ('write_ln74', top.cpp:74) on port 'C' (top.cpp:74) [50]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
