{"vcs1":{"timestamp_begin":1748101320.399720039, "rt":5.43, "ut":5.58, "st":0.25}}
{"vcselab":{"timestamp_begin":1748101325.875474555, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1748101326.103825559, "rt":0.28, "ut":0.18, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748101320.045380518}
{"VCS_COMP_START_TIME": 1748101320.045380518}
{"VCS_COMP_END_TIME": 1748101326.470044280}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 452932}}
{"vcselab": {"peak_mem": 161892}}
