// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=6.016000,HLS_SYN_LAT=41,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=20781,HLS_SYN_LUT=23052,HLS_VERSION=2024_2}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_1_ap_vld,
        input_1,
        layer20_out_0,
        layer20_out_0_ap_vld,
        layer20_out_1,
        layer20_out_1_ap_vld,
        layer20_out_2,
        layer20_out_2_ap_vld,
        layer20_out_3,
        layer20_out_3_ap_vld,
        layer20_out_4,
        layer20_out_4_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   input_1_ap_vld;
input  [207:0] input_1;
output  [11:0] layer20_out_0;
output   layer20_out_0_ap_vld;
output  [11:0] layer20_out_1;
output   layer20_out_1_ap_vld;
output  [11:0] layer20_out_2;
output   layer20_out_2_ap_vld;
output  [11:0] layer20_out_3;
output   layer20_out_3_ap_vld;
output  [11:0] layer20_out_4;
output   layer20_out_4_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer20_out_0_ap_vld;
reg layer20_out_1_ap_vld;
reg layer20_out_2_ap_vld;
reg layer20_out_3_ap_vld;
reg layer20_out_4_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_idle_pp0;
reg    input_1_ap_vld_in_sig;
reg    ap_block_pp0_stage0_subdone;
reg   [207:0] input_1_preg;
reg   [207:0] input_1_in_sig;
reg    input_1_ap_vld_preg;
reg    input_1_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire   [7:0] add_ln30_fu_477_p2;
reg   [7:0] add_ln30_reg_2266;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [7:0] add_ln31_fu_505_p2;
reg   [7:0] add_ln31_reg_2271;
wire   [9:0] add_ln32_fu_533_p2;
reg   [9:0] add_ln32_reg_2276;
wire   [9:0] add_ln33_fu_561_p2;
reg   [9:0] add_ln33_reg_2281;
wire   [8:0] add_ln34_fu_589_p2;
reg   [8:0] add_ln34_reg_2286;
wire   [7:0] add_ln35_fu_617_p2;
reg   [7:0] add_ln35_reg_2291;
wire   [5:0] add_ln36_fu_645_p2;
reg   [5:0] add_ln36_reg_2296;
wire   [5:0] add_ln37_fu_673_p2;
reg   [5:0] add_ln37_reg_2301;
wire   [4:0] add_ln38_fu_701_p2;
reg   [4:0] add_ln38_reg_2306;
wire   [6:0] add_ln39_fu_729_p2;
reg   [6:0] add_ln39_reg_2311;
wire   [6:0] add_ln40_fu_757_p2;
reg   [6:0] add_ln40_reg_2316;
wire   [6:0] add_ln41_fu_785_p2;
reg   [6:0] add_ln41_reg_2321;
wire   [5:0] add_ln42_fu_813_p2;
reg   [5:0] add_ln42_reg_2326;
wire   [3:0] add_ln43_fu_841_p2;
reg   [3:0] add_ln43_reg_2331;
wire   [11:0] layer2_out_15_fu_869_p2;
reg   [11:0] layer2_out_15_reg_2336;
wire   [7:0] add_ln45_fu_897_p2;
reg   [7:0] add_ln45_reg_2341;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [11:0] layer3_out_reg_2421;
reg   [11:0] layer3_out_1_reg_2426;
reg   [11:0] layer3_out_2_reg_2431;
reg   [11:0] layer3_out_3_reg_2436;
reg   [11:0] layer3_out_4_reg_2441;
reg   [11:0] layer3_out_5_reg_2446;
reg   [11:0] layer3_out_6_reg_2451;
reg   [11:0] layer3_out_7_reg_2456;
reg   [11:0] layer3_out_8_reg_2461;
reg   [11:0] layer3_out_9_reg_2466;
reg   [11:0] layer3_out_10_reg_2471;
reg   [11:0] layer3_out_11_reg_2476;
reg   [11:0] layer3_out_12_reg_2481;
reg   [11:0] layer3_out_13_reg_2486;
reg   [11:0] layer3_out_14_reg_2491;
reg   [11:0] layer3_out_15_reg_2496;
reg   [11:0] layer3_out_16_reg_2501;
reg   [11:0] layer3_out_17_reg_2506;
reg   [11:0] layer3_out_18_reg_2511;
reg   [11:0] layer3_out_19_reg_2516;
reg   [11:0] layer3_out_20_reg_2521;
reg   [11:0] layer3_out_21_reg_2526;
reg   [11:0] layer3_out_22_reg_2531;
reg   [11:0] layer3_out_23_reg_2536;
reg   [11:0] layer3_out_24_reg_2541;
reg   [11:0] layer3_out_25_reg_2546;
reg   [11:0] layer3_out_26_reg_2551;
reg   [11:0] layer3_out_27_reg_2556;
reg   [11:0] layer3_out_28_reg_2561;
reg   [4:0] tmp_s_reg_2566;
reg   [4:0] tmp_15_reg_2571;
reg   [2:0] tmp_16_reg_2576;
wire   [8:0] layer7_out_24_fu_1285_p1;
reg   [8:0] layer7_out_24_reg_2581;
wire   [8:0] layer7_out_25_fu_1289_p1;
reg   [8:0] layer7_out_25_reg_2586;
reg   [5:0] tmp_17_reg_2591;
reg   [2:0] tmp_18_reg_2596;
reg   [5:0] tmp_19_reg_2601;
reg   [5:0] tmp_20_reg_2606;
reg   [8:0] tmp_21_reg_2611;
reg   [4:0] tmp_22_reg_2616;
wire   [7:0] layer7_out_27_fu_1353_p1;
reg   [7:0] layer7_out_27_reg_2621;
reg   [4:0] tmp_23_reg_2626;
reg   [3:0] tmp_24_reg_2631;
reg   [4:0] tmp_25_reg_2636;
reg   [5:0] tmp_26_reg_2641;
reg   [6:0] tmp_27_reg_2646;
reg   [4:0] tmp_28_reg_2651;
reg   [6:0] tmp_29_reg_2656;
reg   [5:0] tmp_30_reg_2661;
reg   [6:0] tmp_31_reg_2666;
reg   [4:0] tmp_32_reg_2671;
reg   [6:0] tmp_33_reg_2676;
reg   [5:0] tmp_34_reg_2681;
reg   [4:0] tmp_35_reg_2686;
wire   [6:0] layer7_out_28_fu_1487_p1;
reg   [6:0] layer7_out_28_reg_2691;
reg   [4:0] tmp_36_reg_2696;
reg   [5:0] tmp_37_reg_2701;
reg   [4:0] tmp_38_reg_2706;
reg   [11:0] layer8_out_reg_2836;
reg   [11:0] layer8_out_1_reg_2841;
reg   [11:0] layer8_out_2_reg_2846;
reg   [11:0] layer8_out_3_reg_2851;
reg   [11:0] layer8_out_4_reg_2856;
reg   [11:0] layer8_out_5_reg_2861;
reg   [11:0] layer8_out_6_reg_2866;
reg   [11:0] layer8_out_7_reg_2871;
reg   [11:0] layer8_out_8_reg_2876;
reg   [11:0] layer8_out_9_reg_2881;
reg   [11:0] layer8_out_10_reg_2886;
reg   [11:0] layer8_out_11_reg_2891;
reg   [11:0] layer8_out_12_reg_2896;
reg   [8:0] layer11_out_13_reg_2901;
reg   [5:0] tmp_39_reg_2906;
reg   [4:0] tmp_40_reg_2911;
wire   [6:0] layer12_out_3_fu_1845_p1;
reg   [6:0] layer12_out_3_reg_2916;
wire   [5:0] layer12_out_8_fu_1849_p1;
reg   [5:0] layer12_out_8_reg_2921;
reg   [4:0] tmp_41_reg_2926;
reg   [3:0] tmp_42_reg_2931;
reg   [5:0] tmp_43_reg_2936;
wire   [5:0] layer12_out_11_fu_1883_p1;
reg   [5:0] layer12_out_11_reg_2941;
reg   [6:0] tmp_44_reg_2946;
reg   [6:0] tmp_45_reg_2951;
reg   [4:0] tmp_46_reg_2956;
reg   [7:0] tmp_47_reg_2961;
reg   [10:0] layer13_out_reg_3011;
reg   [10:0] layer13_out_1_reg_3016;
reg   [10:0] layer13_out_2_reg_3021;
reg   [10:0] layer13_out_3_reg_3026;
reg   [10:0] layer13_out_4_reg_3031;
reg   [10:0] layer13_out_5_reg_3036;
reg   [10:0] layer13_out_6_reg_3041;
reg   [10:0] layer13_out_7_reg_3046;
reg   [10:0] layer13_out_8_reg_3051;
reg   [10:0] layer13_out_9_reg_3056;
reg   [10:0] layer13_out_10_reg_3061;
reg   [10:0] layer13_out_11_reg_3066;
reg   [8:0] layer16_out_12_reg_3071;
wire   [6:0] layer17_out_fu_2095_p1;
reg   [6:0] layer17_out_reg_3076;
wire   [5:0] layer17_out_1_fu_2099_p1;
reg   [5:0] layer17_out_1_reg_3081;
wire   [5:0] layer17_out_2_fu_2103_p1;
reg   [5:0] layer17_out_2_reg_3086;
reg   [5:0] tmp_48_reg_3091;
reg   [5:0] tmp_49_reg_3096;
reg   [4:0] tmp_50_reg_3101;
wire   [5:0] layer17_out_7_fu_2137_p1;
reg   [5:0] layer17_out_7_reg_3106;
wire   [5:0] layer17_out_8_fu_2141_p1;
reg   [5:0] layer17_out_8_reg_3111;
reg   [4:0] tmp_51_reg_3116;
wire   [5:0] layer17_out_10_fu_2155_p1;
reg   [5:0] layer17_out_10_reg_3121;
wire   [5:0] layer17_out_11_fu_2159_p1;
reg   [5:0] layer17_out_11_reg_3126;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i588_i;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i549_i;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i508_i;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i469_i;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i430_i;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i393_i;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i352_i;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i313_i;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i274_i;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i233_i;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i192_i;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i153_i;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i114_i;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i75_i;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i_i;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_0;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_1;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_2;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_3;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_4;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_5;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_6;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_7;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_8;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_9;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_10;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_11;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_12;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_13;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_14;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_15;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_16;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_17;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_18;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_19;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_20;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_21;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_22;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_23;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_24;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_25;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_26;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_27;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_28;
reg    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp123;
wire    ap_block_pp0_stage0_11001_ignoreCallOp123_grp0;
wire    call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_ready;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_0;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_1;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_2;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_3;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_4;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_5;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_6;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_7;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_8;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_9;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_10;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_11;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_12;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_13;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_14;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_15;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_16;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_17;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_18;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_19;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_20;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_21;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_22;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_23;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_24;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_25;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_26;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_27;
wire   [9:0] call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_28;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1349_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1303_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1259_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1159_i;
wire   [5:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1129_i;
wire   [8:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1099_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1053_i;
wire   [9:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1009_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i865_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i793_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i763_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i731_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i671_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i611_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i579_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i535_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i475_i;
wire   [8:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i415_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i383_i;
wire   [8:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i325_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i295_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i264_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i110_i;
wire   [7:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i80_i;
wire   [6:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i_i86;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_0;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_1;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_2;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_3;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_4;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_5;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_6;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_7;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_8;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_9;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_10;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_11;
wire   [11:0] grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_12;
reg    grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp249;
wire    ap_block_pp0_stage0_11001_ignoreCallOp249_grp0;
wire    call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_ready;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_0;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_1;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_2;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_3;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_4;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_5;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_6;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_7;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_8;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_9;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_10;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_11;
wire   [8:0] call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_12;
wire   [6:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i594_i;
wire   [5:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i562_i;
wire   [6:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i478_i;
wire   [5:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i364_i;
wire   [7:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i306_i;
wire   [8:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i196_i;
wire   [7:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i138_i;
wire   [5:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i66_i;
wire   [8:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i_i453;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_0;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_1;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_2;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_3;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_4;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_5;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_6;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_7;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_8;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_9;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_10;
wire   [10:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_11;
reg    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp308;
wire    ap_block_pp0_stage0_11001_ignoreCallOp308_grp0;
wire    call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_ready;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_0;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_1;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_2;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_3;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_4;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_5;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_6;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_7;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_8;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_9;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_10;
wire   [8:0] call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_11;
wire   [6:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_11_val;
wire   [6:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_12_val;
wire   [5:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_14_val;
wire   [5:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_27_val;
wire   [11:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_0;
wire   [11:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_1;
wire   [11:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_2;
wire   [11:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_3;
wire   [11:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_4;
reg    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp354;
wire    ap_block_pp0_stage0_11001_ignoreCallOp354_grp0;
wire    ap_block_pp0_stage0_ignoreCallOp123_grp0;
wire    ap_block_pp0_stage0_ignoreCallOp165_grp0;
wire    ap_block_pp0_stage0_ignoreCallOp249_grp0;
wire    ap_block_pp0_stage0_ignoreCallOp273_grp0;
wire    ap_block_pp0_stage0_ignoreCallOp308_grp0;
wire    ap_block_pp0_stage0_ignoreCallOp326_grp0;
wire    ap_block_pp0_stage0_ignoreCallOp354_grp0;
wire    ap_block_pp0_stage0_01001_grp0;
wire   [0:0] tmp_fu_465_p3;
wire   [7:0] trunc_ln30_1_fu_455_p4;
wire   [7:0] zext_ln30_fu_473_p1;
wire   [0:0] tmp_1_fu_493_p3;
wire   [7:0] trunc_ln_fu_483_p4;
wire   [7:0] zext_ln31_fu_501_p1;
wire   [0:0] tmp_2_fu_521_p3;
wire   [9:0] trunc_ln1_fu_511_p4;
wire   [9:0] zext_ln32_fu_529_p1;
wire   [0:0] tmp_3_fu_549_p3;
wire   [9:0] trunc_ln2_fu_539_p4;
wire   [9:0] zext_ln33_fu_557_p1;
wire   [0:0] tmp_4_fu_577_p3;
wire   [8:0] trunc_ln3_fu_567_p4;
wire   [8:0] zext_ln34_fu_585_p1;
wire   [0:0] tmp_5_fu_605_p3;
wire   [7:0] trunc_ln4_fu_595_p4;
wire   [7:0] zext_ln35_fu_613_p1;
wire   [0:0] tmp_6_fu_633_p3;
wire   [5:0] trunc_ln5_fu_623_p4;
wire   [5:0] zext_ln36_fu_641_p1;
wire   [0:0] tmp_7_fu_661_p3;
wire   [5:0] trunc_ln6_fu_651_p4;
wire   [5:0] zext_ln37_fu_669_p1;
wire   [0:0] tmp_8_fu_689_p3;
wire   [4:0] trunc_ln7_fu_679_p4;
wire   [4:0] zext_ln38_fu_697_p1;
wire   [0:0] tmp_9_fu_717_p3;
wire   [6:0] trunc_ln8_fu_707_p4;
wire   [6:0] zext_ln39_fu_725_p1;
wire   [0:0] tmp_10_fu_745_p3;
wire   [6:0] trunc_ln9_fu_735_p4;
wire   [6:0] zext_ln40_fu_753_p1;
wire   [0:0] tmp_11_fu_773_p3;
wire   [6:0] trunc_ln10_fu_763_p4;
wire   [6:0] zext_ln41_fu_781_p1;
wire   [0:0] tmp_12_fu_801_p3;
wire   [5:0] trunc_ln11_fu_791_p4;
wire   [5:0] zext_ln42_fu_809_p1;
wire   [0:0] tmp_13_fu_829_p3;
wire   [3:0] trunc_ln12_fu_819_p4;
wire   [3:0] zext_ln43_fu_837_p1;
wire   [0:0] tmp_14_fu_857_p3;
wire   [11:0] trunc_ln13_fu_847_p4;
wire   [11:0] zext_ln44_fu_865_p1;
wire   [0:0] tmp_54_fu_885_p3;
wire   [7:0] trunc_ln14_fu_875_p4;
wire   [7:0] zext_ln45_fu_893_p1;
wire    ap_block_pp0_stage0_grp0;
wire   [10:0] trunc_ln199_fu_2216_p1;
wire   [10:0] trunc_ln200_fu_2225_p1;
wire   [9:0] tmp_52_fu_2234_p4;
wire   [10:0] shl_ln_fu_2244_p3;
wire   [10:0] trunc_ln202_fu_2257_p1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to40;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 input_1_preg = 208'd0;
#0 input_1_ap_vld_preg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
end

myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .conv8_i_i_i588_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i588_i),
    .conv8_i_i_i549_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i549_i),
    .conv8_i_i_i508_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i508_i),
    .conv8_i_i_i469_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i469_i),
    .conv8_i_i_i430_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i430_i),
    .conv8_i_i_i393_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i393_i),
    .conv8_i_i_i352_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i352_i),
    .conv8_i_i_i313_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i313_i),
    .conv8_i_i_i274_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i274_i),
    .conv8_i_i_i233_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i233_i),
    .conv8_i_i_i192_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i192_i),
    .conv8_i_i_i153_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i153_i),
    .conv8_i_i_i114_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i114_i),
    .conv8_i_i_i75_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i75_i),
    .conv4_i_i_i_i_i(layer2_out_15_reg_2336),
    .conv8_i_i_i_i(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i_i),
    .ap_return_0(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_8),
    .ap_return_9(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_9),
    .ap_return_10(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_10),
    .ap_return_11(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_11),
    .ap_return_12(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_12),
    .ap_return_13(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_13),
    .ap_return_14(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_14),
    .ap_return_15(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_15),
    .ap_return_16(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_16),
    .ap_return_17(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_17),
    .ap_return_18(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_18),
    .ap_return_19(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_19),
    .ap_return_20(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_20),
    .ap_return_21(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_21),
    .ap_return_22(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_22),
    .ap_return_23(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_23),
    .ap_return_24(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_24),
    .ap_return_25(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_25),
    .ap_return_26(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_26),
    .ap_return_27(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_27),
    .ap_return_28(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_28),
    .ap_ce(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_ce)
);

myproject_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323(
    .ap_ready(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_ready),
    .layer3_out_0_val(layer3_out_reg_2421),
    .layer3_out_2_val(layer3_out_1_reg_2426),
    .layer3_out_4_val(layer3_out_2_reg_2431),
    .layer3_out_5_val(layer3_out_3_reg_2436),
    .layer3_out_7_val(layer3_out_4_reg_2441),
    .layer3_out_8_val(layer3_out_5_reg_2446),
    .layer3_out_9_val(layer3_out_6_reg_2451),
    .layer3_out_10_val(layer3_out_7_reg_2456),
    .layer3_out_12_val(layer3_out_8_reg_2461),
    .layer3_out_14_val(layer3_out_9_reg_2466),
    .layer3_out_23_val(layer3_out_10_reg_2471),
    .layer3_out_24_val(layer3_out_11_reg_2476),
    .layer3_out_26_val(layer3_out_12_reg_2481),
    .layer3_out_27_val(layer3_out_13_reg_2486),
    .layer3_out_28_val(layer3_out_14_reg_2491),
    .layer3_out_31_val(layer3_out_15_reg_2496),
    .layer3_out_34_val(layer3_out_16_reg_2501),
    .layer3_out_35_val(layer3_out_17_reg_2506),
    .layer3_out_37_val(layer3_out_18_reg_2511),
    .layer3_out_40_val(layer3_out_19_reg_2516),
    .layer3_out_43_val(layer3_out_20_reg_2521),
    .layer3_out_44_val(layer3_out_21_reg_2526),
    .layer3_out_47_val(layer3_out_22_reg_2531),
    .layer3_out_48_val(layer3_out_23_reg_2536),
    .layer3_out_49_val(layer3_out_24_reg_2541),
    .layer3_out_52_val(layer3_out_25_reg_2546),
    .layer3_out_58_val(layer3_out_26_reg_2551),
    .layer3_out_59_val(layer3_out_27_reg_2556),
    .layer3_out_61_val(layer3_out_28_reg_2561),
    .ap_return_0(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_0),
    .ap_return_1(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_1),
    .ap_return_2(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_2),
    .ap_return_3(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_3),
    .ap_return_4(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_4),
    .ap_return_5(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_5),
    .ap_return_6(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_6),
    .ap_return_7(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_7),
    .ap_return_8(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_8),
    .ap_return_9(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_9),
    .ap_return_10(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_10),
    .ap_return_11(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_11),
    .ap_return_12(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_12),
    .ap_return_13(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_13),
    .ap_return_14(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_14),
    .ap_return_15(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_15),
    .ap_return_16(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_16),
    .ap_return_17(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_17),
    .ap_return_18(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_18),
    .ap_return_19(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_19),
    .ap_return_20(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_20),
    .ap_return_21(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_21),
    .ap_return_22(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_22),
    .ap_return_23(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_23),
    .ap_return_24(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_24),
    .ap_return_25(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_25),
    .ap_return_26(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_26),
    .ap_return_27(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_27),
    .ap_return_28(call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_28),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .conv8_i_i_i1349_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1349_i),
    .conv8_i_i_i1303_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1303_i),
    .conv8_i_i_i1259_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1259_i),
    .conv_i_i_i1226_i(layer7_out_24_reg_2581),
    .conv_i_i_i1186_i(layer7_out_25_reg_2586),
    .conv8_i_i_i1159_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1159_i),
    .conv8_i_i_i1129_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1129_i),
    .conv8_i_i_i1099_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1099_i),
    .conv8_i_i_i1053_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1053_i),
    .conv8_i_i_i1009_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1009_i),
    .conv8_i_i_i865_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i865_i),
    .conv_i_i_i834_i(layer7_out_27_reg_2621),
    .conv8_i_i_i793_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i793_i),
    .conv8_i_i_i763_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i763_i),
    .conv8_i_i_i731_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i731_i),
    .conv8_i_i_i671_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i671_i),
    .conv8_i_i_i611_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i611_i),
    .conv8_i_i_i579_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i579_i),
    .conv8_i_i_i535_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i535_i),
    .conv8_i_i_i475_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i475_i),
    .conv8_i_i_i415_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i415_i),
    .conv8_i_i_i383_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i383_i),
    .conv8_i_i_i325_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i325_i),
    .conv8_i_i_i295_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i295_i),
    .conv8_i_i_i264_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i264_i),
    .conv_i_i_i206_i(layer7_out_28_reg_2691),
    .conv8_i_i_i110_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i110_i),
    .conv8_i_i_i80_i(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i80_i),
    .conv8_i_i_i_i86(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i_i86),
    .ap_return_0(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_8),
    .ap_return_9(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_9),
    .ap_return_10(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_10),
    .ap_return_11(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_11),
    .ap_return_12(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_12),
    .ap_ce(grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_ce)
);

myproject_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389(
    .ap_ready(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_ready),
    .layer8_out_0_val(layer8_out_reg_2836),
    .layer8_out_1_val(layer8_out_1_reg_2841),
    .layer8_out_2_val(layer8_out_2_reg_2846),
    .layer8_out_3_val(layer8_out_3_reg_2851),
    .layer8_out_4_val(layer8_out_4_reg_2856),
    .layer8_out_8_val(layer8_out_5_reg_2861),
    .layer8_out_12_val(layer8_out_6_reg_2866),
    .layer8_out_15_val(layer8_out_7_reg_2871),
    .layer8_out_18_val(layer8_out_8_reg_2876),
    .layer8_out_21_val(layer8_out_9_reg_2881),
    .layer8_out_24_val(layer8_out_10_reg_2886),
    .layer8_out_28_val(layer8_out_11_reg_2891),
    .layer8_out_31_val(layer8_out_12_reg_2896),
    .ap_return_0(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_0),
    .ap_return_1(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_1),
    .ap_return_2(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_2),
    .ap_return_3(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_3),
    .ap_return_4(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_4),
    .ap_return_5(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_5),
    .ap_return_6(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_6),
    .ap_return_7(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_7),
    .ap_return_8(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_8),
    .ap_return_9(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_9),
    .ap_return_10(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_10),
    .ap_return_11(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_11),
    .ap_return_12(call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_12),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .conv8_i_i_i594_i(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i594_i),
    .conv8_i_i_i562_i(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i562_i),
    .conv_i_i_i531_i(layer12_out_3_reg_2916),
    .conv_i_i_i503_i315(layer12_out_8_reg_2921),
    .conv8_i_i_i478_i(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i478_i),
    .p_0_0_01776(layer11_out_13_reg_2901),
    .conv8_i_i_i364_i(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i364_i),
    .conv8_i_i_i306_i(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i306_i),
    .conv_i_i_i248_i(layer12_out_11_reg_2941),
    .conv8_i_i_i196_i(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i196_i),
    .conv8_i_i_i138_i(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i138_i),
    .conv8_i_i_i66_i(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i66_i),
    .conv8_i_i_i_i453(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i_i453),
    .ap_return_0(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_8),
    .ap_return_9(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_9),
    .ap_return_10(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_10),
    .ap_return_11(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_11),
    .ap_ce(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_ce)
);

myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423(
    .ap_ready(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_ready),
    .layer13_out_0_val(layer13_out_reg_3011),
    .layer13_out_5_val(layer13_out_1_reg_3016),
    .layer13_out_9_val(layer13_out_2_reg_3021),
    .layer13_out_11_val(layer13_out_3_reg_3026),
    .layer13_out_12_val(layer13_out_4_reg_3031),
    .layer13_out_14_val(layer13_out_5_reg_3036),
    .layer13_out_15_val(layer13_out_6_reg_3041),
    .layer13_out_16_val(layer13_out_7_reg_3046),
    .layer13_out_19_val(layer13_out_8_reg_3051),
    .layer13_out_27_val(layer13_out_9_reg_3056),
    .layer13_out_28_val(layer13_out_10_reg_3061),
    .layer13_out_31_val(layer13_out_11_reg_3066),
    .ap_return_0(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_0),
    .ap_return_1(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_1),
    .ap_return_2(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_2),
    .ap_return_3(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_3),
    .ap_return_4(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_4),
    .ap_return_5(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_5),
    .ap_return_6(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_6),
    .ap_return_7(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_7),
    .ap_return_8(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_8),
    .ap_return_9(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_9),
    .ap_return_10(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_10),
    .ap_return_11(call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_11),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_val(layer17_out_reg_3076),
    .data_5_val(layer17_out_1_reg_3081),
    .data_9_val(layer17_out_2_reg_3086),
    .data_11_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_11_val),
    .data_12_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_12_val),
    .data_14_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_14_val),
    .data_15_val(layer16_out_12_reg_3071),
    .data_16_val(layer17_out_7_reg_3106),
    .data_19_val(layer17_out_8_reg_3111),
    .data_27_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_27_val),
    .data_28_val(layer17_out_10_reg_3121),
    .data_31_val(layer17_out_11_reg_3126),
    .ap_return_0(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_4),
    .ap_ce(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_1_ap_vld_preg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            input_1_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_1_ap_vld == 1'b1))) begin
            input_1_ap_vld_preg <= input_1_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_1_preg <= 208'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_1_ap_vld == 1'b1))) begin
            input_1_preg <= input_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        add_ln30_reg_2266 <= add_ln30_fu_477_p2;
        add_ln31_reg_2271 <= add_ln31_fu_505_p2;
        add_ln32_reg_2276 <= add_ln32_fu_533_p2;
        add_ln33_reg_2281 <= add_ln33_fu_561_p2;
        add_ln34_reg_2286 <= add_ln34_fu_589_p2;
        add_ln35_reg_2291 <= add_ln35_fu_617_p2;
        add_ln36_reg_2296 <= add_ln36_fu_645_p2;
        add_ln37_reg_2301 <= add_ln37_fu_673_p2;
        add_ln38_reg_2306 <= add_ln38_fu_701_p2;
        add_ln39_reg_2311 <= add_ln39_fu_729_p2;
        add_ln40_reg_2316 <= add_ln40_fu_757_p2;
        add_ln41_reg_2321 <= add_ln41_fu_785_p2;
        add_ln42_reg_2326 <= add_ln42_fu_813_p2;
        add_ln43_reg_2331 <= add_ln43_fu_841_p2;
        add_ln45_reg_2341 <= add_ln45_fu_897_p2;
        layer2_out_15_reg_2336 <= layer2_out_15_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        layer11_out_13_reg_2901 <= call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_5;
        layer12_out_11_reg_2941 <= layer12_out_11_fu_1883_p1;
        layer12_out_3_reg_2916 <= layer12_out_3_fu_1845_p1;
        layer12_out_8_reg_2921 <= layer12_out_8_fu_1849_p1;
        layer13_out_10_reg_3061 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_10;
        layer13_out_11_reg_3066 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_11;
        layer13_out_1_reg_3016 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_1;
        layer13_out_2_reg_3021 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_2;
        layer13_out_3_reg_3026 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_3;
        layer13_out_4_reg_3031 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_4;
        layer13_out_5_reg_3036 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_5;
        layer13_out_6_reg_3041 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_6;
        layer13_out_7_reg_3046 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_7;
        layer13_out_8_reg_3051 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_8;
        layer13_out_9_reg_3056 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_9;
        layer13_out_reg_3011 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_return_0;
        layer16_out_12_reg_3071 <= call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_6;
        layer17_out_10_reg_3121 <= layer17_out_10_fu_2155_p1;
        layer17_out_11_reg_3126 <= layer17_out_11_fu_2159_p1;
        layer17_out_1_reg_3081 <= layer17_out_1_fu_2099_p1;
        layer17_out_2_reg_3086 <= layer17_out_2_fu_2103_p1;
        layer17_out_7_reg_3106 <= layer17_out_7_fu_2137_p1;
        layer17_out_8_reg_3111 <= layer17_out_8_fu_2141_p1;
        layer17_out_reg_3076 <= layer17_out_fu_2095_p1;
        layer3_out_10_reg_2471 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_10;
        layer3_out_11_reg_2476 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_11;
        layer3_out_12_reg_2481 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_12;
        layer3_out_13_reg_2486 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_13;
        layer3_out_14_reg_2491 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_14;
        layer3_out_15_reg_2496 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_15;
        layer3_out_16_reg_2501 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_16;
        layer3_out_17_reg_2506 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_17;
        layer3_out_18_reg_2511 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_18;
        layer3_out_19_reg_2516 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_19;
        layer3_out_1_reg_2426 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_1;
        layer3_out_20_reg_2521 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_20;
        layer3_out_21_reg_2526 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_21;
        layer3_out_22_reg_2531 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_22;
        layer3_out_23_reg_2536 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_23;
        layer3_out_24_reg_2541 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_24;
        layer3_out_25_reg_2546 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_25;
        layer3_out_26_reg_2551 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_26;
        layer3_out_27_reg_2556 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_27;
        layer3_out_28_reg_2561 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_28;
        layer3_out_2_reg_2431 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_2;
        layer3_out_3_reg_2436 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_3;
        layer3_out_4_reg_2441 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_4;
        layer3_out_5_reg_2446 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_5;
        layer3_out_6_reg_2451 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_6;
        layer3_out_7_reg_2456 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_7;
        layer3_out_8_reg_2461 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_8;
        layer3_out_9_reg_2466 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_9;
        layer3_out_reg_2421 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_return_0;
        layer7_out_24_reg_2581 <= layer7_out_24_fu_1285_p1;
        layer7_out_25_reg_2586 <= layer7_out_25_fu_1289_p1;
        layer7_out_27_reg_2621 <= layer7_out_27_fu_1353_p1;
        layer7_out_28_reg_2691 <= layer7_out_28_fu_1487_p1;
        layer8_out_10_reg_2886 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_10;
        layer8_out_11_reg_2891 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_11;
        layer8_out_12_reg_2896 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_12;
        layer8_out_1_reg_2841 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_1;
        layer8_out_2_reg_2846 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_2;
        layer8_out_3_reg_2851 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_3;
        layer8_out_4_reg_2856 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_4;
        layer8_out_5_reg_2861 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_5;
        layer8_out_6_reg_2866 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_6;
        layer8_out_7_reg_2871 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_7;
        layer8_out_8_reg_2876 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_8;
        layer8_out_9_reg_2881 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_9;
        layer8_out_reg_2836 <= grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_return_0;
        tmp_15_reg_2571 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_1[6:2]}};
        tmp_16_reg_2576 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_2[6:4]}};
        tmp_17_reg_2591 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_5[7:2]}};
        tmp_18_reg_2596 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_6[5:3]}};
        tmp_19_reg_2601 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_7[8:3]}};
        tmp_20_reg_2606 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_8[7:2]}};
        tmp_21_reg_2611 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_9[9:1]}};
        tmp_22_reg_2616 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_10[6:2]}};
        tmp_23_reg_2626 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_12[6:2]}};
        tmp_24_reg_2631 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_13[6:3]}};
        tmp_25_reg_2636 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_14[6:2]}};
        tmp_26_reg_2641 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_15[6:1]}};
        tmp_27_reg_2646 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_16[7:1]}};
        tmp_28_reg_2651 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_17[7:3]}};
        tmp_29_reg_2656 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_18[7:1]}};
        tmp_30_reg_2661 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_19[7:2]}};
        tmp_31_reg_2666 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_20[8:2]}};
        tmp_32_reg_2671 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_21[7:3]}};
        tmp_33_reg_2676 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_22[8:2]}};
        tmp_34_reg_2681 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_23[6:1]}};
        tmp_35_reg_2686 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_24[7:3]}};
        tmp_36_reg_2696 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_26[6:2]}};
        tmp_37_reg_2701 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_27[7:2]}};
        tmp_38_reg_2706 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_28[6:2]}};
        tmp_39_reg_2906 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_0[6:1]}};
        tmp_40_reg_2911 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_1[5:1]}};
        tmp_41_reg_2926 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_4[6:2]}};
        tmp_42_reg_2931 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_6[5:2]}};
        tmp_43_reg_2936 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_7[7:2]}};
        tmp_44_reg_2946 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_9[8:2]}};
        tmp_45_reg_2951 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_10[7:1]}};
        tmp_46_reg_2956 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_11[5:1]}};
        tmp_47_reg_2961 <= {{call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_12[8:1]}};
        tmp_48_reg_3091 <= {{call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_3[6:1]}};
        tmp_49_reg_3096 <= {{call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_4[6:1]}};
        tmp_50_reg_3101 <= {{call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_5[5:1]}};
        tmp_51_reg_3116 <= {{call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_9[5:1]}};
        tmp_s_reg_2566 <= {{call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_0[7:3]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) 
    & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) 
    & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to40 = 1'b1;
    end else begin
        ap_idle_pp0_0to40 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to40 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123_grp0))) begin
        grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp249_grp0))) begin
        grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp308_grp0))) begin
        grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp354_grp0))) begin
        grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((input_1_ap_vld == 1'b1)) begin
        input_1_ap_vld_in_sig = input_1_ap_vld;
    end else begin
        input_1_ap_vld_in_sig = input_1_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        input_1_blk_n = input_1_ap_vld;
    end else begin
        input_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((input_1_ap_vld == 1'b1)) begin
        input_1_in_sig = input_1;
    end else begin
        input_1_in_sig = input_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        layer20_out_0_ap_vld = 1'b1;
    end else begin
        layer20_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        layer20_out_1_ap_vld = 1'b1;
    end else begin
        layer20_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        layer20_out_2_ap_vld = 1'b1;
    end else begin
        layer20_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        layer20_out_3_ap_vld = 1'b1;
    end else begin
        layer20_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        layer20_out_4_ap_vld = 1'b1;
    end else begin
        layer20_out_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_fu_477_p2 = (trunc_ln30_1_fu_455_p4 + zext_ln30_fu_473_p1);

assign add_ln31_fu_505_p2 = (trunc_ln_fu_483_p4 + zext_ln31_fu_501_p1);

assign add_ln32_fu_533_p2 = (trunc_ln1_fu_511_p4 + zext_ln32_fu_529_p1);

assign add_ln33_fu_561_p2 = (trunc_ln2_fu_539_p4 + zext_ln33_fu_557_p1);

assign add_ln34_fu_589_p2 = (trunc_ln3_fu_567_p4 + zext_ln34_fu_585_p1);

assign add_ln35_fu_617_p2 = (trunc_ln4_fu_595_p4 + zext_ln35_fu_613_p1);

assign add_ln36_fu_645_p2 = (trunc_ln5_fu_623_p4 + zext_ln36_fu_641_p1);

assign add_ln37_fu_673_p2 = (trunc_ln6_fu_651_p4 + zext_ln37_fu_669_p1);

assign add_ln38_fu_701_p2 = (trunc_ln7_fu_679_p4 + zext_ln38_fu_697_p1);

assign add_ln39_fu_729_p2 = (trunc_ln8_fu_707_p4 + zext_ln39_fu_725_p1);

assign add_ln40_fu_757_p2 = (trunc_ln9_fu_735_p4 + zext_ln40_fu_753_p1);

assign add_ln41_fu_785_p2 = (trunc_ln10_fu_763_p4 + zext_ln41_fu_781_p1);

assign add_ln42_fu_813_p2 = (trunc_ln11_fu_791_p4 + zext_ln42_fu_809_p1);

assign add_ln43_fu_841_p2 = (trunc_ln12_fu_819_p4 + zext_ln43_fu_837_p1);

assign add_ln45_fu_897_p2 = (trunc_ln14_fu_875_p4 + zext_ln45_fu_893_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & (input_1_ap_vld_in_sig == 1'b0));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_start == 1'b1) & (input_1_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp123 = ((ap_start == 1'b1) & (input_1_ap_vld_in_sig == 1'b0));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp123_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp249 = ((ap_start == 1'b1) & (input_1_ap_vld_in_sig == 1'b0));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp249_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp308 = ((ap_start == 1'b1) & (input_1_ap_vld_in_sig == 1'b0));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp308_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp354 = ((ap_start == 1'b1) & (input_1_ap_vld_in_sig == 1'b0));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp354_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp123_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp165_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp249_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp273_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp308_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp326_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp354_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & (input_1_ap_vld_in_sig == 1'b0));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i114_i = {{add_ln42_reg_2326}, {4'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i153_i = {{add_ln41_reg_2321}, {3'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i192_i = {{add_ln40_reg_2316}, {3'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i233_i = {{add_ln39_reg_2311}, {3'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i274_i = {{add_ln38_reg_2306}, {6'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i313_i = {{add_ln37_reg_2301}, {5'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i352_i = {{add_ln36_reg_2296}, {5'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i393_i = {{add_ln35_reg_2291}, {4'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i430_i = {{add_ln34_reg_2286}, {2'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i469_i = {{add_ln33_reg_2281}, {1'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i508_i = {{add_ln32_reg_2276}, {1'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i549_i = {{add_ln31_reg_2271}, {3'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i588_i = {{add_ln30_reg_2266}, {3'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i75_i = {{add_ln43_reg_2331}, {6'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303_conv8_i_i_i_i = {{add_ln45_reg_2341}, {3'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1009_i = {{tmp_21_reg_2611}, {1'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1053_i = {{tmp_20_reg_2606}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1099_i = {{tmp_19_reg_2601}, {3'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i110_i = {{tmp_36_reg_2696}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1129_i = {{tmp_18_reg_2596}, {3'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1159_i = {{tmp_17_reg_2591}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1259_i = {{tmp_16_reg_2576}, {4'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1303_i = {{tmp_15_reg_2571}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i1349_i = {{tmp_s_reg_2566}, {3'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i264_i = {{tmp_35_reg_2686}, {3'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i295_i = {{tmp_34_reg_2681}, {1'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i325_i = {{tmp_33_reg_2676}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i383_i = {{tmp_32_reg_2671}, {3'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i415_i = {{tmp_31_reg_2666}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i475_i = {{tmp_30_reg_2661}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i535_i = {{tmp_29_reg_2656}, {1'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i579_i = {{tmp_28_reg_2651}, {3'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i611_i = {{tmp_27_reg_2646}, {1'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i671_i = {{tmp_26_reg_2641}, {1'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i731_i = {{tmp_25_reg_2636}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i763_i = {{tmp_24_reg_2631}, {3'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i793_i = {{tmp_23_reg_2626}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i80_i = {{tmp_37_reg_2701}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i865_i = {{tmp_22_reg_2616}, {2'd0}};

assign grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356_conv8_i_i_i_i86 = {{tmp_38_reg_2706}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i138_i = {{tmp_45_reg_2951}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i196_i = {{tmp_44_reg_2946}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i306_i = {{tmp_43_reg_2936}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i364_i = {{tmp_42_reg_2931}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i478_i = {{tmp_41_reg_2926}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i562_i = {{tmp_40_reg_2911}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i594_i = {{tmp_39_reg_2906}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i66_i = {{tmp_46_reg_2956}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406_conv8_i_i_i_i453 = {{tmp_47_reg_2961}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_11_val = {{tmp_48_reg_3091}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_12_val = {{tmp_49_reg_3096}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_14_val = {{tmp_50_reg_3101}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_data_27_val = {{tmp_51_reg_3116}, {1'd0}};

assign layer12_out_11_fu_1883_p1 = call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_8[5:0];

assign layer12_out_3_fu_1845_p1 = call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_2[6:0];

assign layer12_out_8_fu_1849_p1 = call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389_ap_return_3[5:0];

assign layer17_out_10_fu_2155_p1 = call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_10[5:0];

assign layer17_out_11_fu_2159_p1 = call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_11[5:0];

assign layer17_out_1_fu_2099_p1 = call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_1[5:0];

assign layer17_out_2_fu_2103_p1 = call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_2[5:0];

assign layer17_out_7_fu_2137_p1 = call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_7[5:0];

assign layer17_out_8_fu_2141_p1 = call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_8[5:0];

assign layer17_out_fu_2095_p1 = call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423_ap_return_0[6:0];

assign layer20_out_0 = grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_0;

assign layer20_out_1 = $signed(trunc_ln199_fu_2216_p1);

assign layer20_out_2 = $signed(trunc_ln200_fu_2225_p1);

assign layer20_out_3 = $signed(shl_ln_fu_2244_p3);

assign layer20_out_4 = $signed(trunc_ln202_fu_2257_p1);

assign layer2_out_15_fu_869_p2 = (trunc_ln13_fu_847_p4 + zext_ln44_fu_865_p1);

assign layer7_out_24_fu_1285_p1 = call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_3[8:0];

assign layer7_out_25_fu_1289_p1 = call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_4[8:0];

assign layer7_out_27_fu_1353_p1 = call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_11[7:0];

assign layer7_out_28_fu_1487_p1 = call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323_ap_return_25[6:0];

assign shl_ln_fu_2244_p3 = {{tmp_52_fu_2234_p4}, {1'd0}};

assign tmp_10_fu_745_p3 = input_1_in_sig[208'd133];

assign tmp_11_fu_773_p3 = input_1_in_sig[208'd146];

assign tmp_12_fu_801_p3 = input_1_in_sig[208'd160];

assign tmp_13_fu_829_p3 = input_1_in_sig[208'd175];

assign tmp_14_fu_857_p3 = input_1_in_sig[208'd182];

assign tmp_1_fu_493_p3 = input_1_in_sig[208'd16];

assign tmp_2_fu_521_p3 = input_1_in_sig[208'd27];

assign tmp_3_fu_549_p3 = input_1_in_sig[208'd40];

assign tmp_4_fu_577_p3 = input_1_in_sig[208'd54];

assign tmp_52_fu_2234_p4 = {{grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_3[10:1]}};

assign tmp_54_fu_885_p3 = input_1_in_sig[208'd198];

assign tmp_5_fu_605_p3 = input_1_in_sig[208'd69];

assign tmp_6_fu_633_p3 = input_1_in_sig[208'd83];

assign tmp_7_fu_661_p3 = input_1_in_sig[208'd96];

assign tmp_8_fu_689_p3 = input_1_in_sig[208'd110];

assign tmp_9_fu_717_p3 = input_1_in_sig[208'd120];

assign tmp_fu_465_p3 = input_1_in_sig[32'd3];

assign trunc_ln10_fu_763_p4 = {{input_1_in_sig[153:147]}};

assign trunc_ln11_fu_791_p4 = {{input_1_in_sig[166:161]}};

assign trunc_ln12_fu_819_p4 = {{input_1_in_sig[179:176]}};

assign trunc_ln13_fu_847_p4 = {{input_1_in_sig[194:183]}};

assign trunc_ln14_fu_875_p4 = {{input_1_in_sig[206:199]}};

assign trunc_ln199_fu_2216_p1 = grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_1[10:0];

assign trunc_ln1_fu_511_p4 = {{input_1_in_sig[37:28]}};

assign trunc_ln200_fu_2225_p1 = grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_2[10:0];

assign trunc_ln202_fu_2257_p1 = grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439_ap_return_4[10:0];

assign trunc_ln2_fu_539_p4 = {{input_1_in_sig[50:41]}};

assign trunc_ln30_1_fu_455_p4 = {{input_1_in_sig[11:4]}};

assign trunc_ln3_fu_567_p4 = {{input_1_in_sig[63:55]}};

assign trunc_ln4_fu_595_p4 = {{input_1_in_sig[77:70]}};

assign trunc_ln5_fu_623_p4 = {{input_1_in_sig[89:84]}};

assign trunc_ln6_fu_651_p4 = {{input_1_in_sig[102:97]}};

assign trunc_ln7_fu_679_p4 = {{input_1_in_sig[115:111]}};

assign trunc_ln8_fu_707_p4 = {{input_1_in_sig[127:121]}};

assign trunc_ln9_fu_735_p4 = {{input_1_in_sig[140:134]}};

assign trunc_ln_fu_483_p4 = {{input_1_in_sig[24:17]}};

assign zext_ln30_fu_473_p1 = tmp_fu_465_p3;

assign zext_ln31_fu_501_p1 = tmp_1_fu_493_p3;

assign zext_ln32_fu_529_p1 = tmp_2_fu_521_p3;

assign zext_ln33_fu_557_p1 = tmp_3_fu_549_p3;

assign zext_ln34_fu_585_p1 = tmp_4_fu_577_p3;

assign zext_ln35_fu_613_p1 = tmp_5_fu_605_p3;

assign zext_ln36_fu_641_p1 = tmp_6_fu_633_p3;

assign zext_ln37_fu_669_p1 = tmp_7_fu_661_p3;

assign zext_ln38_fu_697_p1 = tmp_8_fu_689_p3;

assign zext_ln39_fu_725_p1 = tmp_9_fu_717_p3;

assign zext_ln40_fu_753_p1 = tmp_10_fu_745_p3;

assign zext_ln41_fu_781_p1 = tmp_11_fu_773_p3;

assign zext_ln42_fu_809_p1 = tmp_12_fu_801_p3;

assign zext_ln43_fu_837_p1 = tmp_13_fu_829_p3;

assign zext_ln44_fu_865_p1 = tmp_14_fu_857_p3;

assign zext_ln45_fu_893_p1 = tmp_54_fu_885_p3;

endmodule //myproject
