# 0 "arch/arm64/boot/dts/microchip/sparx5_pcb135.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/microchip/sparx5_pcb135.dts"





/dts-v1/;
# 1 "arch/arm64/boot/dts/microchip/sparx5_pcb135_board.dtsi" 1





/dts-v1/;
# 1 "arch/arm64/boot/dts/microchip/sparx5_pcb_common.dtsi" 1





/dts-v1/;
# 1 "arch/arm64/boot/dts/microchip/sparx5.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 7 "arch/arm64/boot/dts/microchip/sparx5.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "arch/arm64/boot/dts/microchip/sparx5.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/microchip,sparx5.h" 1
# 9 "arch/arm64/boot/dts/microchip/sparx5.dtsi" 2

/ {
 compatible = "microchip,sparx5";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <1>;

 aliases {
  spi0 = &spi0;
  serial0 = &uart0;
  serial1 = &uart1;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
   };
  };
  cpu0: cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
  };
  cpu1: cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x1>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
  };
  L2_0: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>;
 };

 psci: psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 lcpll_clk: lcpll-clk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <2500000000>;
 };

 clks: clock-controller@61110000c {
  compatible = "microchip,sparx5-dpll";
  #clock-cells = <1>;
  clocks = <&lcpll_clk>;
  reg = <0x6 0x1110000c 0x24>;
 };

 ahb_clk: ahb-clk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <250000000>;
 };

 sys_clk: sys-clk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <625000000>;
 };

 axi: axi@600000000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  gic: interrupt-controller@600300000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   #address-cells = <2>;
   #size-cells = <2>;
   interrupt-controller;
   reg = <0x6 0x00300000 0x10000>,
         <0x6 0x00340000 0xc0000>,
         <0x6 0x00200000 0x2000>,
         <0x6 0x00210000 0x2000>,
         <0x6 0x00220000 0x2000>;
   interrupts = <1 9 4>;
  };

  cpu_ctrl: syscon@600000000 {
   compatible = "microchip,sparx5-cpu-syscon", "syscon",
         "simple-mfd";
   reg = <0x6 0x00000000 0xd0>;
   mux: mux-controller {
    compatible = "mmio-mux";
    #mux-control-cells = <0>;





    mux-reg-masks = <0x88 0xf0>;
   };
  };

  reset: reset-controller@611010008 {
   compatible = "microchip,sparx5-switch-reset";
   reg = <0x6 0x11010008 0x4>;
   reg-names = "gcb";
   #reset-cells = <1>;
   cpu-syscon = <&cpu_ctrl>;
  };

  uart0: serial@600100000 {
   pinctrl-0 = <&uart_pins>;
   pinctrl-names = "default";
   compatible = "ns16550a";
   reg = <0x6 0x00100000 0x20>;
   clocks = <&ahb_clk>;
   reg-io-width = <4>;
   reg-shift = <2>;
   interrupts = <0 9 4>;

   status = "disabled";
  };

  uart1: serial@600102000 {
   pinctrl-0 = <&uart2_pins>;
   pinctrl-names = "default";
   compatible = "ns16550a";
   reg = <0x6 0x00102000 0x20>;
   clocks = <&ahb_clk>;
   reg-io-width = <4>;
   reg-shift = <2>;
   interrupts = <0 10 4>;

   status = "disabled";
  };

  spi0: spi@600104000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "microchip,sparx5-spi";
   reg = <0x6 0x00104000 0x40>;
   num-cs = <16>;
   reg-io-width = <4>;
   reg-shift = <2>;
   clocks = <&ahb_clk>;
   interrupts = <0 13 4>;
   status = "disabled";
  };

  timer1: timer@600105000 {
   compatible = "snps,dw-apb-timer";
   reg = <0x6 0x00105000 0x1000>;
   clocks = <&ahb_clk>;
   clock-names = "timer";
   interrupts = <0 6 4>;
  };

  sdhci0: mmc@600800000 {
   compatible = "microchip,dw-sparx5-sdhci";
   status = "disabled";
   reg = <0x6 0x00800000 0x1000>;
   pinctrl-0 = <&emmc_pins>;
   pinctrl-names = "default";
   clocks = <&clks 4>;
   clock-names = "core";
   assigned-clocks = <&clks 4>;
   assigned-clock-rates = <800000000>;
   interrupts = <0 4 4>;
   bus-width = <8>;
  };

  gpio: pinctrl@6110101e0 {
   compatible = "microchip,sparx5-pinctrl";
   reg = <0x6 0x110101e0 0x90>, <0x6 0x10508010 0x100>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&gpio 0 0 64>;
   interrupt-controller;
   interrupts = <0 20 4>;
   #interrupt-cells = <2>;

   cs1_pins: cs1-pins {
    pins = "GPIO_16";
    function = "si";
   };

   cs2_pins: cs2-pins {
    pins = "GPIO_17";
    function = "si";
   };

   cs3_pins: cs3-pins {
    pins = "GPIO_18";
    function = "si";
   };

   si2_pins: si2-pins {
    pins = "GPIO_39", "GPIO_40", "GPIO_41";
    function = "si2";
   };

   sgpio0_pins: sgpio-pins {
    pins = "GPIO_0", "GPIO_1", "GPIO_2", "GPIO_3";
    function = "sg0";
   };

   sgpio1_pins: sgpio1-pins {
    pins = "GPIO_4", "GPIO_5", "GPIO_12", "GPIO_13";
    function = "sg1";
   };

   sgpio2_pins: sgpio2-pins {
    pins = "GPIO_30", "GPIO_31", "GPIO_32",
           "GPIO_33";
    function = "sg2";
   };

   uart_pins: uart-pins {
    pins = "GPIO_10", "GPIO_11";
    function = "uart";
   };

   uart2_pins: uart2-pins {
    pins = "GPIO_26", "GPIO_27";
    function = "uart2";
   };

   i2c_pins: i2c-pins {
    pins = "GPIO_14", "GPIO_15";
    function = "twi";
   };

   i2c2_pins: i2c2-pins {
    pins = "GPIO_28", "GPIO_29";
    function = "twi2";
   };

   emmc_pins: emmc-pins {
    pins = "GPIO_34", "GPIO_35", "GPIO_36",
     "GPIO_37", "GPIO_38", "GPIO_39",
     "GPIO_40", "GPIO_41", "GPIO_42",
     "GPIO_43", "GPIO_44", "GPIO_45",
     "GPIO_46", "GPIO_47";
    function = "emmc";
   };

   miim1_pins: miim1-pins {
    pins = "GPIO_56", "GPIO_57";
    function = "miim";
   };

   miim2_pins: miim2-pins {
    pins = "GPIO_58", "GPIO_59";
    function = "miim";
   };

   miim3_pins: miim3-pins {
    pins = "GPIO_52", "GPIO_53";
    function = "miim";
   };
  };

  sgpio0: gpio@61101036c {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "microchip,sparx5-sgpio";
   status = "disabled";
   clocks = <&sys_clk>;
   pinctrl-0 = <&sgpio0_pins>;
   pinctrl-names = "default";
   resets = <&reset 0>;
   reset-names = "switch";
   reg = <0x6 0x1101036c 0x100>;
   sgpio_in0: gpio@0 {
    compatible = "microchip,sparx5-sgpio-bank";
    reg = <0>;
    gpio-controller;
    #gpio-cells = <3>;
    ngpios = <96>;
    interrupts = <0 17 4>;
    interrupt-controller;
    #interrupt-cells = <3>;
   };
   sgpio_out0: gpio@1 {
    compatible = "microchip,sparx5-sgpio-bank";
    reg = <1>;
    gpio-controller;
    #gpio-cells = <3>;
    ngpios = <96>;
   };
  };

  sgpio1: gpio@611010484 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "microchip,sparx5-sgpio";
   status = "disabled";
   clocks = <&sys_clk>;
   pinctrl-0 = <&sgpio1_pins>;
   pinctrl-names = "default";
   resets = <&reset 0>;
   reset-names = "switch";
   reg = <0x6 0x11010484 0x100>;
   sgpio_in1: gpio@0 {
    compatible = "microchip,sparx5-sgpio-bank";
    reg = <0>;
    gpio-controller;
    #gpio-cells = <3>;
    ngpios = <96>;
    interrupts = <0 18 4>;
    interrupt-controller;
    #interrupt-cells = <3>;
   };
   sgpio_out1: gpio@1 {
    compatible = "microchip,sparx5-sgpio-bank";
    reg = <1>;
    gpio-controller;
    #gpio-cells = <3>;
    ngpios = <96>;
   };
  };

  sgpio2: gpio@61101059c {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "microchip,sparx5-sgpio";
   status = "disabled";
   clocks = <&sys_clk>;
   pinctrl-0 = <&sgpio2_pins>;
   pinctrl-names = "default";
   resets = <&reset 0>;
   reset-names = "switch";
   reg = <0x6 0x1101059c 0x100>;
   sgpio_in2: gpio@0 {
    reg = <0>;
    compatible = "microchip,sparx5-sgpio-bank";
    gpio-controller;
    #gpio-cells = <3>;
    ngpios = <96>;
    interrupts = <0 19 4>;
    interrupt-controller;
    #interrupt-cells = <3>;
   };
   sgpio_out2: gpio@1 {
    compatible = "microchip,sparx5-sgpio-bank";
    reg = <1>;
    gpio-controller;
    #gpio-cells = <3>;
    ngpios = <96>;
   };
  };

  i2c0: i2c@600101000 {
   compatible = "snps,designware-i2c";
   status = "disabled";
   pinctrl-0 = <&i2c_pins>;
   pinctrl-names = "default";
   reg = <0x6 0x00101000 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 11 4>;
   i2c-sda-hold-time-ns = <300>;
   clock-frequency = <100000>;
   clocks = <&ahb_clk>;
  };

  i2c1: i2c@600103000 {
   compatible = "snps,designware-i2c";
   status = "disabled";
   pinctrl-0 = <&i2c2_pins>;
   pinctrl-names = "default";
   reg = <0x6 0x00103000 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 12 4>;
   i2c-sda-hold-time-ns = <300>;
   clock-frequency = <100000>;
   clocks = <&ahb_clk>;
  };

  tmon0: tmon@610508110 {
   compatible = "microchip,sparx5-temp";
   reg = <0x6 0x10508110 0xc>;
   #thermal-sensor-cells = <0>;
   clocks = <&ahb_clk>;
  };

  mdio0: mdio@6110102b0 {
   compatible = "mscc,ocelot-miim";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x6 0x110102b0 0x24>;
  };

  mdio1: mdio@6110102d4 {
   compatible = "mscc,ocelot-miim";
   status = "disabled";
   pinctrl-0 = <&miim1_pins>;
   pinctrl-names = "default";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x6 0x110102d4 0x24>;
  };

  mdio2: mdio@6110102f8 {
   compatible = "mscc,ocelot-miim";
   status = "disabled";
   pinctrl-0 = <&miim2_pins>;
   pinctrl-names = "default";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x6 0x110102d4 0x24>;
  };

  mdio3: mdio@61101031c {
   compatible = "mscc,ocelot-miim";
   status = "disabled";
   pinctrl-0 = <&miim3_pins>;
   pinctrl-names = "default";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x6 0x1101031c 0x24>;
  };

  serdes: serdes@10808000 {
   compatible = "microchip,sparx5-serdes";
   #phy-cells = <1>;
   clocks = <&sys_clk>;
   reg = <0x6 0x10808000 0x5d0000>;
  };

  switch: switch@600000000 {
   compatible = "microchip,sparx5-switch";
   reg = <0x6 0 0x401000>,
         <0x6 0x10004000 0x7fc000>,
         <0x6 0x11010000 0xaf0000>;
   reg-names = "cpu", "dev", "gcb";
   interrupt-names = "xtr", "fdma", "ptp";
   interrupts = <0 30 4>,
         <0 25 4>,
         <0 27 4>;
   resets = <&reset 0>;
   reset-names = "switch";
  };
 };
};
# 8 "arch/arm64/boot/dts/microchip/sparx5_pcb_common.dtsi" 2

&psci {
 status = "disabled";
};

&cpu0 {
 enable-method = "spin-table";
};

&cpu1 {
 enable-method = "spin-table";
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&i2c0 {
 status = "okay";
};
# 8 "arch/arm64/boot/dts/microchip/sparx5_pcb135_board.dtsi" 2

/{
 gpio-restart {
  compatible = "gpio-restart";
  gpios = <&gpio 37 1>;
  priority = <200>;
 };

 leds {
  compatible = "gpio-leds";
  led@0 {
   label = "eth60:yellow";
   gpios = <&sgpio_out1 28 0 1>;
   default-state = "off";
  };
  led@1 {
   label = "eth60:green";
   gpios = <&sgpio_out1 28 1 1>;
   default-state = "off";
  };
  led@2 {
   label = "eth61:yellow";
   gpios = <&sgpio_out1 29 0 1>;
   default-state = "off";
  };
  led@3 {
   label = "eth61:green";
   gpios = <&sgpio_out1 29 1 1>;
   default-state = "off";
  };
  led@4 {
   label = "eth62:yellow";
   gpios = <&sgpio_out1 30 0 1>;
   default-state = "off";
  };
  led@5 {
   label = "eth62:green";
   gpios = <&sgpio_out1 30 1 1>;
   default-state = "off";
  };
  led@6 {
   label = "eth63:yellow";
   gpios = <&sgpio_out1 31 0 1>;
   default-state = "off";
  };
  led@7 {
   label = "eth63:green";
   gpios = <&sgpio_out1 31 1 1>;
   default-state = "off";
  };
 };
};

&gpio {
 i2cmux_pins_i: i2cmux-pins {
        pins = "GPIO_35", "GPIO_36",
        "GPIO_50", "GPIO_51";
  function = "twi_scl_m";
  output-low;
 };
 i2cmux_s29: i2cmux-0-pins {
  pins = "GPIO_35";
  function = "twi_scl_m";
  output-high;
 };
 i2cmux_s30: i2cmux-1-pins {
  pins = "GPIO_36";
  function = "twi_scl_m";
  output-high;
 };
 i2cmux_s31: i2cmux-2-pins {
  pins = "GPIO_50";
  function = "twi_scl_m";
  output-high;
 };
 i2cmux_s32: i2cmux-3-pins {
  pins = "GPIO_51";
  function = "twi_scl_m";
  output-high;
 };
};

&spi0 {
 status = "okay";
 flash@0 {
  compatible = "jedec,spi-nor";
  spi-max-frequency = <8000000>;
  reg = <0>;
 };
};

&spi0 {
 status = "okay";
 spi@0 {
  compatible = "spi-mux";
  mux-controls = <&mux>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0>;
  flash@9 {
   compatible = "jedec,spi-nor";
   spi-max-frequency = <8000000>;
   reg = <0x9>;
  };
 };
};

&sgpio1 {
 status = "okay";
 microchip,sgpio-port-ranges = <24 31>;
 gpio@0 {
  ngpios = <64>;
 };
 gpio@1 {
  ngpios = <64>;
 };
};

&sgpio2 {
 status = "okay";
 microchip,sgpio-port-ranges = <0 0>, <16 18>, <28 31>;
};

&axi {
 i2c0_imux: i2c0-imux@0 {
  compatible = "i2c-mux-pinctrl";
  #address-cells = <1>;
  #size-cells = <0>;
  i2c-parent = <&i2c0>;
 };
};

&i2c0_imux {
 pinctrl-names =
  "i2c_sfp1", "i2c_sfp2", "i2c_sfp3", "i2c_sfp4",
  "idle";
 pinctrl-0 = <&i2cmux_s29>;
 pinctrl-1 = <&i2cmux_s30>;
 pinctrl-2 = <&i2cmux_s31>;
 pinctrl-3 = <&i2cmux_s32>;
 pinctrl-4 = <&i2cmux_pins_i>;
 i2c_sfp1: i2c_sfp1 {
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
 i2c_sfp2: i2c_sfp2 {
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
 i2c_sfp3: i2c_sfp3 {
  reg = <0x2>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
 i2c_sfp4: i2c_sfp4 {
  reg = <0x3>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};

&axi {
 sfp_eth60: sfp-eth60 {
  compatible = "sff,sfp";
  i2c-bus = <&i2c_sfp1>;
  tx-disable-gpios = <&sgpio_out2 28 0 1>;
  rate-select0-gpios = <&sgpio_out2 28 1 0>;
  los-gpios = <&sgpio_in2 28 0 0>;
  mod-def0-gpios = <&sgpio_in2 28 1 1>;
  tx-fault-gpios = <&sgpio_in2 28 2 0>;
 };
 sfp_eth61: sfp-eth61 {
  compatible = "sff,sfp";
  i2c-bus = <&i2c_sfp2>;
  tx-disable-gpios = <&sgpio_out2 29 0 1>;
  rate-select0-gpios = <&sgpio_out2 29 1 0>;
  los-gpios = <&sgpio_in2 29 0 0>;
  mod-def0-gpios = <&sgpio_in2 29 1 1>;
  tx-fault-gpios = <&sgpio_in2 29 2 0>;
 };
 sfp_eth62: sfp-eth62 {
  compatible = "sff,sfp";
  i2c-bus = <&i2c_sfp3>;
  tx-disable-gpios = <&sgpio_out2 30 0 1>;
  rate-select0-gpios = <&sgpio_out2 30 1 0>;
  los-gpios = <&sgpio_in2 30 0 0>;
  mod-def0-gpios = <&sgpio_in2 30 1 1>;
  tx-fault-gpios = <&sgpio_in2 30 2 0>;
 };
 sfp_eth63: sfp-eth63 {
  compatible = "sff,sfp";
  i2c-bus = <&i2c_sfp4>;
  tx-disable-gpios = <&sgpio_out2 31 0 1>;
  rate-select0-gpios = <&sgpio_out2 31 1 0>;
  los-gpios = <&sgpio_in2 31 0 0>;
  mod-def0-gpios = <&sgpio_in2 31 1 1>;
  tx-fault-gpios = <&sgpio_in2 31 2 0>;
 };
};

&mdio0 {
 status = "okay";
 phy0: ethernet-phy@0 {
  reg = <0>;
 };
 phy1: ethernet-phy@1 {
  reg = <1>;
 };
 phy2: ethernet-phy@2 {
  reg = <2>;
 };
 phy3: ethernet-phy@3 {
  reg = <3>;
 };
 phy4: ethernet-phy@4 {
  reg = <4>;
 };
 phy5: ethernet-phy@5 {
  reg = <5>;
 };
 phy6: ethernet-phy@6 {
  reg = <6>;
 };
 phy7: ethernet-phy@7 {
  reg = <7>;
 };
 phy8: ethernet-phy@8 {
  reg = <8>;
 };
 phy9: ethernet-phy@9 {
  reg = <9>;
 };
 phy10: ethernet-phy@10 {
  reg = <10>;
 };
 phy11: ethernet-phy@11 {
  reg = <11>;
 };
 phy12: ethernet-phy@12 {
  reg = <12>;
 };
 phy13: ethernet-phy@13 {
  reg = <13>;
 };
 phy14: ethernet-phy@14 {
  reg = <14>;
 };
 phy15: ethernet-phy@15 {
  reg = <15>;
 };
 phy16: ethernet-phy@16 {
  reg = <16>;
 };
 phy17: ethernet-phy@17 {
  reg = <17>;
 };
 phy18: ethernet-phy@18 {
  reg = <18>;
 };
 phy19: ethernet-phy@19 {
  reg = <19>;
 };
 phy20: ethernet-phy@20 {
  reg = <20>;
 };
 phy21: ethernet-phy@21 {
  reg = <21>;
 };
 phy22: ethernet-phy@22 {
  reg = <22>;
 };
 phy23: ethernet-phy@23 {
  reg = <23>;
 };
};

&mdio1 {
 status = "okay";
 phy24: ethernet-phy@24 {
  reg = <0>;
 };
 phy25: ethernet-phy@25 {
  reg = <1>;
 };
 phy26: ethernet-phy@26 {
  reg = <2>;
 };
 phy27: ethernet-phy@27 {
  reg = <3>;
 };
 phy28: ethernet-phy@28 {
  reg = <4>;
 };
 phy29: ethernet-phy@29 {
  reg = <5>;
 };
 phy30: ethernet-phy@30 {
  reg = <6>;
 };
 phy31: ethernet-phy@31 {
  reg = <7>;
 };
 phy32: ethernet-phy@32 {
  reg = <8>;
 };
 phy33: ethernet-phy@33 {
  reg = <9>;
 };
 phy34: ethernet-phy@34 {
  reg = <10>;
 };
 phy35: ethernet-phy@35 {
  reg = <11>;
 };
 phy36: ethernet-phy@36 {
  reg = <12>;
 };
 phy37: ethernet-phy@37 {
  reg = <13>;
 };
 phy38: ethernet-phy@38 {
  reg = <14>;
 };
 phy39: ethernet-phy@39 {
  reg = <15>;
 };
 phy40: ethernet-phy@40 {
  reg = <16>;
 };
 phy41: ethernet-phy@41 {
  reg = <17>;
 };
 phy42: ethernet-phy@42 {
  reg = <18>;
 };
 phy43: ethernet-phy@43 {
  reg = <19>;
 };
 phy44: ethernet-phy@44 {
  reg = <20>;
 };
 phy45: ethernet-phy@45 {
  reg = <21>;
 };
 phy46: ethernet-phy@46 {
  reg = <22>;
 };
 phy47: ethernet-phy@47 {
  reg = <23>;
 };
};

&mdio3 {
 status = "okay";
 phy64: ethernet-phy@64 {
  reg = <28>;
 };
};

&switch {
 ethernet-ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port0: port@0 {
   reg = <0>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 13>;
   phy-handle = <&phy0>;
   phy-mode = "qsgmii";
  };
  port1: port@1 {
   reg = <1>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 13>;
   phy-handle = <&phy1>;
   phy-mode = "qsgmii";
  };
  port2: port@2 {
   reg = <2>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 13>;
   phy-handle = <&phy2>;
   phy-mode = "qsgmii";
  };
  port3: port@3 {
   reg = <3>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 13>;
   phy-handle = <&phy3>;
   phy-mode = "qsgmii";
  };
  port4: port@4 {
   reg = <4>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 14>;
   phy-handle = <&phy4>;
   phy-mode = "qsgmii";
  };
  port5: port@5 {
   reg = <5>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 14>;
   phy-handle = <&phy5>;
   phy-mode = "qsgmii";
  };
  port6: port@6 {
   reg = <6>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 14>;
   phy-handle = <&phy6>;
   phy-mode = "qsgmii";
  };
  port7: port@7 {
   reg = <7>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 14>;
   phy-handle = <&phy7>;
   phy-mode = "qsgmii";
  };
  port8: port@8 {
   reg = <8>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 15>;
   phy-handle = <&phy8>;
   phy-mode = "qsgmii";
  };
  port9: port@9 {
   reg = <9>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 15>;
   phy-handle = <&phy9>;
   phy-mode = "qsgmii";
  };
  port10: port@10 {
   reg = <10>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 15>;
   phy-handle = <&phy10>;
   phy-mode = "qsgmii";
  };
  port11: port@11 {
   reg = <11>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 15>;
   phy-handle = <&phy11>;
   phy-mode = "qsgmii";
  };
  port12: port@12 {
   reg = <12>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 16>;
   phy-handle = <&phy12>;
   phy-mode = "qsgmii";
  };
  port13: port@13 {
   reg = <13>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 16>;
   phy-handle = <&phy13>;
   phy-mode = "qsgmii";
  };
  port14: port@14 {
   reg = <14>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 16>;
   phy-handle = <&phy14>;
   phy-mode = "qsgmii";
  };
  port15: port@15 {
   reg = <15>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 16>;
   phy-handle = <&phy15>;
   phy-mode = "qsgmii";
  };
  port16: port@16 {
   reg = <16>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 17>;
   phy-handle = <&phy16>;
   phy-mode = "qsgmii";
  };
  port17: port@17 {
   reg = <17>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 17>;
   phy-handle = <&phy17>;
   phy-mode = "qsgmii";
  };
  port18: port@18 {
   reg = <18>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 17>;
   phy-handle = <&phy18>;
   phy-mode = "qsgmii";
  };
  port19: port@19 {
   reg = <19>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 17>;
   phy-handle = <&phy19>;
   phy-mode = "qsgmii";
  };
  port20: port@20 {
   reg = <20>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 18>;
   phy-handle = <&phy20>;
   phy-mode = "qsgmii";
  };
  port21: port@21 {
   reg = <21>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 18>;
   phy-handle = <&phy21>;
   phy-mode = "qsgmii";
  };
  port22: port@22 {
   reg = <22>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 18>;
   phy-handle = <&phy22>;
   phy-mode = "qsgmii";
  };
  port23: port@23 {
   reg = <23>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 18>;
   phy-handle = <&phy23>;
   phy-mode = "qsgmii";
  };
  port24: port@24 {
   reg = <24>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 19>;
   phy-handle = <&phy24>;
   phy-mode = "qsgmii";
  };
  port25: port@25 {
   reg = <25>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 19>;
   phy-handle = <&phy25>;
   phy-mode = "qsgmii";
  };
  port26: port@26 {
   reg = <26>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 19>;
   phy-handle = <&phy26>;
   phy-mode = "qsgmii";
  };
  port27: port@27 {
   reg = <27>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 19>;
   phy-handle = <&phy27>;
   phy-mode = "qsgmii";
  };
  port28: port@28 {
   reg = <28>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 20>;
   phy-handle = <&phy28>;
   phy-mode = "qsgmii";
  };
  port29: port@29 {
   reg = <29>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 20>;
   phy-handle = <&phy29>;
   phy-mode = "qsgmii";
  };
  port30: port@30 {
   reg = <30>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 20>;
   phy-handle = <&phy30>;
   phy-mode = "qsgmii";
  };
  port31: port@31 {
   reg = <31>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 20>;
   phy-handle = <&phy31>;
   phy-mode = "qsgmii";
  };
  port32: port@32 {
   reg = <32>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 21>;
   phy-handle = <&phy32>;
   phy-mode = "qsgmii";
  };
  port33: port@33 {
   reg = <33>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 21>;
   phy-handle = <&phy33>;
   phy-mode = "qsgmii";
  };
  port34: port@34 {
   reg = <34>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 21>;
   phy-handle = <&phy34>;
   phy-mode = "qsgmii";
  };
  port35: port@35 {
   reg = <35>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 21>;
   phy-handle = <&phy35>;
   phy-mode = "qsgmii";
  };
  port36: port@36 {
   reg = <36>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 22>;
   phy-handle = <&phy36>;
   phy-mode = "qsgmii";
  };
  port37: port@37 {
   reg = <37>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 22>;
   phy-handle = <&phy37>;
   phy-mode = "qsgmii";
  };
  port38: port@38 {
   reg = <38>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 22>;
   phy-handle = <&phy38>;
   phy-mode = "qsgmii";
  };
  port39: port@39 {
   reg = <39>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 22>;
   phy-handle = <&phy39>;
   phy-mode = "qsgmii";
  };
  port40: port@40 {
   reg = <40>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 23>;
   phy-handle = <&phy40>;
   phy-mode = "qsgmii";
  };
  port41: port@41 {
   reg = <41>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 23>;
   phy-handle = <&phy41>;
   phy-mode = "qsgmii";
  };
  port42: port@42 {
   reg = <42>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 23>;
   phy-handle = <&phy42>;
   phy-mode = "qsgmii";
  };
  port43: port@43 {
   reg = <43>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 23>;
   phy-handle = <&phy43>;
   phy-mode = "qsgmii";
  };
  port44: port@44 {
   reg = <44>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 24>;
   phy-handle = <&phy44>;
   phy-mode = "qsgmii";
  };
  port45: port@45 {
   reg = <45>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 24>;
   phy-handle = <&phy45>;
   phy-mode = "qsgmii";
  };
  port46: port@46 {
   reg = <46>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 24>;
   phy-handle = <&phy46>;
   phy-mode = "qsgmii";
  };
  port47: port@47 {
   reg = <47>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 24>;
   phy-handle = <&phy47>;
   phy-mode = "qsgmii";
  };

  port60: port@60 {
   reg = <60>;
   microchip,bandwidth = <25000>;
   phys = <&serdes 29>;
   phy-mode = "10gbase-r";
   sfp = <&sfp_eth60>;
   managed = "in-band-status";
  };
  port61: port@61 {
   reg = <61>;
   microchip,bandwidth = <25000>;
   phys = <&serdes 30>;
   phy-mode = "10gbase-r";
   sfp = <&sfp_eth61>;
   managed = "in-band-status";
  };
  port62: port@62 {
   reg = <62>;
   microchip,bandwidth = <25000>;
   phys = <&serdes 31>;
   phy-mode = "10gbase-r";
   sfp = <&sfp_eth62>;
   managed = "in-band-status";
  };
  port63: port@63 {
   reg = <63>;
   microchip,bandwidth = <25000>;
   phys = <&serdes 32>;
   phy-mode = "10gbase-r";
   sfp = <&sfp_eth63>;
   managed = "in-band-status";
  };

  port64: port@64 {
   reg = <64>;
   microchip,bandwidth = <1000>;
   phys = <&serdes 0>;
   phy-handle = <&phy64>;
   phy-mode = "sgmii";
  };
 };
};
# 8 "arch/arm64/boot/dts/microchip/sparx5_pcb135.dts" 2
# 1 "arch/arm64/boot/dts/microchip/sparx5_nand.dtsi" 1





&gpio {
 cs14_pins: cs14-pins {
  pins = "GPIO_44";
  function = "si";
 };
};

&spi0 {
 pinctrl-0 = <&si2_pins>;
 pinctrl-names = "default";
 spi@e {
  compatible = "spi-mux";
  mux-controls = <&mux>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <14>;
  flash@6 {
   compatible = "spi-nand";
   pinctrl-0 = <&cs14_pins>;
   pinctrl-names = "default";
   reg = <0x6>;
   spi-max-frequency = <42000000>;
   rx-sample-delay-ns = <7>;
  };
 };
};
# 9 "arch/arm64/boot/dts/microchip/sparx5_pcb135.dts" 2

/ {
 model = "Sparx5 PCB135 Reference Board (NAND)";
 compatible = "microchip,sparx5-pcb135", "microchip,sparx5";

 memory@0 {
  device_type = "memory";
  reg = <0x00000000 0x00000000 0x10000000>;
 };
};
