Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  3 11:00:24 2019
| Host         : L-1V1ZTY1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.646        0.000                      0                 3773        0.057        0.000                      0                 3773        3.650        0.000                       0                  1740  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK12MHZ                {0.000 41.666}       83.333          12.000          
  clk_MMCM_108MHZ       {0.000 4.630}        9.259           108.000         
  clkfbout_MMCM_108MHZ  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK12MHZ                                                                                                                                                                 16.667        0.000                       0                     1  
  clk_MMCM_108MHZ             0.646        0.000                      0                 3773        0.057        0.000                      0                 3773        3.650        0.000                       0                  1736  
  clkfbout_MMCM_108MHZ                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK12MHZ
  To Clock:  CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_MMCM_108MHZ
  To Clock:  clk_MMCM_108MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.680ns (32.093%)  route 5.671ns (67.907%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 7.718 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.620    -0.876    U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X3Y24          FDCE                                         r  U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[1][0]/Q
                         net (fo=20, routed)          0.872     0.452    U_VGA_interface/EQ_level_dout[5]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     0.576 r  U_VGA_interface/draw_vol_d_i_356/O
                         net (fo=1, routed)           0.000     0.576    U_VGA_interface/draw_vol_d_i_356_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.156 f  U_VGA_interface/draw_vol_d_reg_i_331/O[2]
                         net (fo=6, routed)           0.993     2.149    U_VGA_interface/multOp12[5]
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.302     2.451 r  U_VGA_interface/draw_vol_d_i_237/O
                         net (fo=2, routed)           0.858     3.309    U_VGA_interface/draw_vol_d_i_237_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     3.433 r  U_VGA_interface/draw_vol_d_i_128/O
                         net (fo=1, routed)           0.651     4.084    U_VGA_interface/draw_vol_d_i_128_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.610 r  U_VGA_interface/draw_vol_d_reg_i_60/CO[3]
                         net (fo=1, routed)           1.159     5.770    U_VGA_interface/draw_vol211_in
    SLICE_X11Y25         LUT5 (Prop_lut5_I2_O)        0.118     5.888 f  U_VGA_interface/draw_vol_d_i_17/O
                         net (fo=1, routed)           0.560     6.448    U_VGA_interface/draw_vol_d_i_17_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.774 r  U_VGA_interface/draw_vol_d_i_4/O
                         net (fo=1, routed)           0.577     7.351    U_VGA_interface/draw_vol_d_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.475 r  U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     7.475    U_VGA_interface/draw_vol
    SLICE_X12Y26         FDCE                                         r  U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.438     7.718    U_VGA_interface/clk
    SLICE_X12Y26         FDCE                                         r  U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.562     8.280    
                         clock uncertainty           -0.240     8.040    
    SLICE_X12Y26         FDCE (Setup_fdce_C_D)        0.081     8.121    U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_addr_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.821ns (37.910%)  route 4.620ns (62.090%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 7.719 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.560    -0.936    U_VGA_controller/clk
    SLICE_X8Y31          FDCE                                         r  U_VGA_controller/v_addr_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  U_VGA_controller/v_addr_counter_reg[10]/Q
                         net (fo=16, routed)          0.825     0.406    U_VGA_interface/VGA_v_add[10]
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.063 r  U_VGA_interface/VU_inbound_d_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000     1.063    U_VGA_interface/VU_inbound_d_reg_i_63_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.282 f  U_VGA_interface/VU_inbound_d_reg_i_62/O[0]
                         net (fo=32, routed)          1.325     2.608    U_VGA_interface/minusOp[13]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.295     2.903 r  U_VGA_interface/VU_inbound_d_i_70/O
                         net (fo=1, routed)           0.000     2.903    U_VGA_interface/VU_inbound_d_i_70_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.477 r  U_VGA_interface/VU_inbound_d_reg_i_38/CO[2]
                         net (fo=1, routed)           1.081     4.557    U_VGA_interface/VU_inbound_d_reg_i_38_n_1
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.310     4.867 r  U_VGA_interface/VU_inbound_d_i_15/O
                         net (fo=1, routed)           0.784     5.651    U_VGA_interface/VU_inbound_d_i_15_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.775 r  U_VGA_interface/VU_inbound_d_i_3/O
                         net (fo=1, routed)           0.606     6.381    U_VGA_interface/VU_inbound_d_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.505 r  U_VGA_interface/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     6.505    U_VGA_interface/VU_inbound
    SLICE_X12Y27         FDCE                                         r  U_VGA_interface/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.439     7.719    U_VGA_interface/clk
    SLICE_X12Y27         FDCE                                         r  U_VGA_interface/VU_inbound_d_reg/C
                         clock pessimism              0.562     8.281    
                         clock uncertainty           -0.240     8.041    
    SLICE_X12Y27         FDCE (Setup_fdce_C_D)        0.077     8.118    U_VGA_interface/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 3.603ns (48.540%)  route 3.820ns (51.460%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 7.801 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.571    -0.925    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X10Y46         FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/Q
                         net (fo=4, routed)           1.183     0.776    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.124     0.900 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     0.900    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.432 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.432    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.546 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.547    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.010 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor_CARRY4/O[0]
                         net (fo=31, routed)          0.783     2.793    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/S[14]
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.299     3.092 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/inst_i_12/O
                         net (fo=2, routed)           0.925     4.017    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y49          LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     4.141    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.691 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     4.691    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.805    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.919    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.267 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=17, routed)          0.927     6.195    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/rem_inc[17]
    SLICE_X5Y48          LUT3 (Prop_lut3_I1_O)        0.303     6.498 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.498    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]_0
    SLICE_X5Y48          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.521     7.801    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y48          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.562     8.363    
                         clock uncertainty           -0.240     8.123    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)        0.029     8.152    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 U_WAV_Player/sample_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 0.828ns (12.204%)  route 5.956ns (87.796%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 7.775 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.633    -0.863    U_WAV_Player/clk
    SLICE_X0Y34          FDCE                                         r  U_WAV_Player/sample_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.456    -0.407 f  U_WAV_Player/sample_counter_reg[7]/Q
                         net (fo=2, routed)           0.861     0.454    U_WAV_Player/sample_counter_reg[7]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.578 r  U_WAV_Player/WAV_read_INST_0_i_1/O
                         net (fo=1, routed)           0.810     1.388    U_WAV_Player/WAV_read_INST_0_i_1_n_0
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     1.512 r  U_WAV_Player/WAV_read_INST_0/O
                         net (fo=143, routed)         3.953     5.465    U_FIR_interface/FIR_start
    SLICE_X48Y7          LUT4 (Prop_lut4_I3_O)        0.124     5.589 r  U_FIR_interface/RAM.U_RAM_i_1/O
                         net (fo=1, routed)           0.332     5.921    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y3          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.496     7.775    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.490     8.266    
                         clock uncertainty           -0.240     8.025    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.582    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 3.597ns (48.498%)  route 3.820ns (51.502%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 7.801 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.571    -0.925    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X10Y46         FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/Q
                         net (fo=4, routed)           1.183     0.776    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.124     0.900 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     0.900    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.432 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.432    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.546 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.547    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.010 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor_CARRY4/O[0]
                         net (fo=31, routed)          0.783     2.793    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/S[14]
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.299     3.092 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/inst_i_12/O
                         net (fo=2, routed)           0.925     4.017    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y49          LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     4.141    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.691 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     4.691    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.805    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.919    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.267 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=17, routed)          0.927     6.195    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/rem_inc[17]
    SLICE_X5Y48          LUT3 (Prop_lut3_I1_O)        0.297     6.492 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.492    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]_0
    SLICE_X5Y48          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.521     7.801    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y48          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.562     8.363    
                         clock uncertainty           -0.240     8.123    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)        0.075     8.198    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.726ns (25.901%)  route 4.938ns (74.099%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 7.776 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.631    -0.865    U_VGA_controller/clk
    SLICE_X2Y32          FDCE                                         r  U_VGA_controller/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.478    -0.387 r  U_VGA_controller/h_counter_reg[5]/Q
                         net (fo=6, routed)           0.843     0.456    U_VGA_controller/h_counter_reg_n_0_[5]
    SLICE_X4Y32          LUT5 (Prop_lut5_I2_O)        0.322     0.778 r  U_VGA_controller/VGA_read_INST_0_i_3/O
                         net (fo=1, routed)           0.650     1.428    U_VGA_controller/VGA_read_INST_0_i_3_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.352     1.780 f  U_VGA_controller/VGA_read_INST_0_i_1/O
                         net (fo=19, routed)          0.798     2.578    U_VGA_controller/VGA_read_INST_0_i_1_n_0
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.326     2.904 r  U_VGA_controller/VGA_read_INST_0/O
                         net (fo=2, routed)           0.413     3.317    U_VGA_interface/VGA_read
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.441 r  U_VGA_interface/FFT_read_INST_0/O
                         net (fo=36, routed)          1.146     4.587    U_FFT_Wrapper/U_FFT_FSM/FFT_read
    SLICE_X15Y40         LUT5 (Prop_lut5_I1_O)        0.124     4.711 r  U_FFT_Wrapper/U_FFT_FSM/RAM1.U_RAM_FFTA_i_3/O
                         net (fo=1, routed)           1.088     5.799    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.497     7.776    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.562     8.339    
                         clock uncertainty           -0.240     8.098    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     7.532    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.532    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 3.603ns (49.206%)  route 3.719ns (50.794%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 7.801 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.571    -0.925    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X10Y46         FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]/Q
                         net (fo=4, routed)           1.183     0.776    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.124     0.900 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     0.900    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.432 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.432    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.546 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.547    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.010 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor_CARRY4/O[0]
                         net (fo=31, routed)          0.783     2.793    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/S[14]
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.299     3.092 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/inst_i_12/O
                         net (fo=2, routed)           0.925     4.017    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y49          LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     4.141    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.691 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     4.691    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.805    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.919    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.267 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=17, routed)          0.827     6.094    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/rem_inc[17]
    SLICE_X5Y48          LUT5 (Prop_lut5_I3_O)        0.303     6.397 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.397    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]_0
    SLICE_X5Y48          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.521     7.801    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y48          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism              0.562     8.363    
                         clock uncertainty           -0.240     8.123    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)        0.031     8.154    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 U_EQ_stage/counter_channel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_EQ_stage/U_Mult/mult_out/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.413ns (20.851%)  route 5.364ns (79.149%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.635    -0.861    U_EQ_stage/clk
    SLICE_X6Y10          FDCE                                         r  U_EQ_stage/counter_channel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.478    -0.383 r  U_EQ_stage/counter_channel_reg[7]/Q
                         net (fo=8, routed)           0.869     0.486    U_EQ_stage/U_Mult/EQ_dout_reg[56][7]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.295     0.781 r  U_EQ_stage/U_Mult/EQ_dout[62]_i_3/O
                         net (fo=73, routed)          2.301     3.082    U_EQ_stage/U_Mult/counter_channel_reg[7]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.206 r  U_EQ_stage/U_Mult/mult_out_i_24/O
                         net (fo=1, routed)           0.000     3.206    U_EQ_stage/U_Mult/mult_out_i_24_n_0
    SLICE_X53Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     3.423 r  U_EQ_stage/U_Mult/mult_out_i_13/O
                         net (fo=1, routed)           1.651     5.074    U_EQ_stage/U_Mult/mult_out_i_13_n_0
    SLICE_X13Y7          LUT5 (Prop_lut5_I4_O)        0.299     5.373 r  U_EQ_stage/U_Mult/mult_out_i_3/O
                         net (fo=1, routed)           0.542     5.915    U_EQ_stage/U_Mult/Volume_data[5]
    DSP48_X0Y2           DSP48E1                                      r  U_EQ_stage/U_Mult/mult_out/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.544     7.823    U_EQ_stage/U_Mult/clk
    DSP48_X0Y2           DSP48E1                                      r  U_EQ_stage/U_Mult/mult_out/CLK
                         clock pessimism              0.562     8.386    
                         clock uncertainty           -0.240     8.145    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.695    U_EQ_stage/U_Mult/mult_out
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 U_RAM_Wrapper/RAM1.U_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 3.089ns (47.867%)  route 3.364ns (52.133%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 7.775 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.608    -0.889    U_RAM_Wrapper/RAM1.U_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM_Wrapper/RAM1.U_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.565 r  U_RAM_Wrapper/RAM1.U_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.545     3.111    U_RAM_Wrapper/RAM1.U_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_1[1]
    SLICE_X49Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.235 r  U_RAM_Wrapper/RAM1.U_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.235    U_RAM_Wrapper/RAM1.U_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X49Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     3.447 r  U_RAM_Wrapper/RAM1.U_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.853     4.300    U_RAM_Wrapper/RAM1_dout[1]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.299     4.599 r  U_RAM_Wrapper/RAM_dout[1]_INST_0/O
                         net (fo=2, routed)           0.966     5.565    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y3          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.496     7.775    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.562     8.338    
                         clock uncertainty           -0.240     8.097    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     7.360    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 U_EQ_stage/counter_channel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_EQ_stage/U_Mult/mult_out/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.413ns (20.917%)  route 5.342ns (79.083%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.635    -0.861    U_EQ_stage/clk
    SLICE_X6Y10          FDCE                                         r  U_EQ_stage/counter_channel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.478    -0.383 r  U_EQ_stage/counter_channel_reg[7]/Q
                         net (fo=8, routed)           0.869     0.486    U_EQ_stage/U_Mult/EQ_dout_reg[56][7]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.295     0.781 r  U_EQ_stage/U_Mult/EQ_dout[62]_i_3/O
                         net (fo=73, routed)          2.271     3.052    U_EQ_stage/U_Mult/counter_channel_reg[7]
    SLICE_X53Y8          LUT5 (Prop_lut5_I3_O)        0.124     3.176 r  U_EQ_stage/U_Mult/mult_out_i_26/O
                         net (fo=1, routed)           0.000     3.176    U_EQ_stage/U_Mult/mult_out_i_26_n_0
    SLICE_X53Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.393 r  U_EQ_stage/U_Mult/mult_out_i_14/O
                         net (fo=1, routed)           1.642     5.035    U_EQ_stage/U_Mult/mult_out_i_14_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I4_O)        0.299     5.334 r  U_EQ_stage/U_Mult/mult_out_i_4/O
                         net (fo=1, routed)           0.560     5.894    U_EQ_stage/U_Mult/Volume_data[4]
    DSP48_X0Y2           DSP48E1                                      r  U_EQ_stage/U_Mult/mult_out/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        1.544     7.823    U_EQ_stage/U_Mult/clk
    DSP48_X0Y2           DSP48E1                                      r  U_EQ_stage/U_Mult/mult_out/CLK
                         clock pessimism              0.562     8.386    
                         clock uncertainty           -0.240     8.145    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.695    U_EQ_stage/U_Mult/mult_out
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  1.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.801%)  route 0.239ns (56.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.563    -0.614    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X13Y50         FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=4, routed)           0.239    -0.235    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg_reg[9]_0[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]_0
    SLICE_X9Y49          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.839    -0.846    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X9Y49          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism              0.507    -0.338    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092    -0.246    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.526%)  route 0.293ns (67.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X15Y41         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[3]/Q
                         net (fo=2, routed)           0.293    -0.177    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.879    -0.805    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.532    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    -0.236    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.119%)  route 0.272ns (65.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.592    -0.585    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X3Y50          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=3, routed)           0.272    -0.172    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/B[1]
    SLICE_X3Y43          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.868    -0.817    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X3Y43          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/C
                         clock pessimism              0.507    -0.309    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.066    -0.243    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.704%)  route 0.263ns (67.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.568    -0.609    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X15Y43         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.128    -0.481 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[9]/Q
                         net (fo=2, routed)           0.263    -0.218    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[25]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.879    -0.805    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.532    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.242    -0.290    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.317%)  route 0.268ns (67.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X15Y41         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[8]/Q
                         net (fo=2, routed)           0.268    -0.214    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.879    -0.805    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.532    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243    -0.289    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.944%)  route 0.273ns (68.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X15Y41         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[4]/Q
                         net (fo=2, routed)           0.273    -0.210    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.879    -0.805    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.532    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.242    -0.290    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.690%)  route 0.276ns (68.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X15Y42         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[6]/Q
                         net (fo=2, routed)           0.276    -0.206    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[22]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.880    -0.804    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.531    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.243    -0.288    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.614%)  route 0.277ns (68.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.568    -0.609    U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/clk
    SLICE_X13Y46         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.481 r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][7]/Q
                         net (fo=2, routed)           0.277    -0.205    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.881    -0.803    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.530    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.287    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.452%)  route 0.274ns (62.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.589    -0.588    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X6Y54          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=3, routed)           0.274    -0.150    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[2]
    SLICE_X4Y47          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.867    -0.818    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X4Y47          FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/C
                         clock pessimism              0.507    -0.310    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.075    -0.235    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.222%)  route 0.302ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/clk
    SLICE_X14Y42         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][1]/Q
                         net (fo=2, routed)           0.302    -0.145    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1734, routed)        0.880    -0.804    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.531    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.235    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_MMCM_108MHZ
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.259       5.375      DSP48_X0Y2       U_EQ_stage/U_Mult/mult_out/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y2      U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y2      U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y1      U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y1      U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y3      U_FIR_interface/GEN_FILTER[5].U_FIR_filter/ROM5.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y49     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y49     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y49     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y49     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y48     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y48     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y48     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y48     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y47      U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y47      U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y40      U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y50     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y50     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y46     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y46     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y50     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y50     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y51     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y51     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y45     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_108MHZ
  To Clock:  clkfbout_MMCM_108MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_108MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y17   MMCM.U_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT



