<module name="VDMA_ICONT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VDMA_REVISION" acronym="VDMA_REVISION" offset="0x0" width="32" description="IP revision identifier.">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI Internal Data" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="VDMA_SYSCONFIG" acronym="VDMA_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Configuration of the local initiator state management mode. By definition, initiator can generate read/write transaction as long as it is out of STANDBY state." range="" rwaccess="RW">
      <bitenum value="0" id="0x0" token="STANDBYMODE_0" description="Force-standby mode: local initiator is unconditionally placed in standby state."/>
      <bitenum value="1" id="0x1" token="STANDBYMODE_1" description="No-standby mode: local initiator is unconditionally placed out of standby state."/>
      <bitenum value="2" id="0x2" token="STANDBYMODE_2" description="Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator."/>
      <bitenum value="3" id="0x3" token="STANDBYMODE_3" description="Smart-standby wakeup-capable mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator."/>
    </bitfield>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state." range="" rwaccess="RW">
      <bitenum value="0" id="0x3" token="IDLEMODE_0" description="N/A"/>
      <bitenum value="1" id="N/A" token="IDLEMODE_1" description="N/A"/>
      <bitenum value="2" id="0x2" token="IDLEMODE_2" description="Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements."/>
      <bitenum value="3" id="N/A" token="IDLEMODE_3" description="N/A"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset. Read 0: Software reset done, no pending action Write 0: No action Write 1: Initiate software reset Read 1: Software reset ongoing" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_IRQSTATUS_RAW_0" acronym="VDMA_IRQSTATUS_RAW_0" offset="0x24" width="32" description="Per-end of group (31 down to 0) internal signaling raw interrupt status vector, line #0. Raw status is set even if end of group (31 down to 0) interrupt is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="ICONT1_END_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Settable raw status for port1 end of group 31 to 0 Write 0: No action Read 0: No event pending Read 1: Event pending Write 1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="VDMA_IRQSTATUS_0" acronym="VDMA_IRQSTATUS_0" offset="0x28" width="32" description="Per-end of group (31 down to 0) internal signaling 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="ICONT1_END_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Write 0: No action Read 0: No (enabled) event pending Read 1: Event pending Write 1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="VDMA_IRQENABLE_SET_0" acronym="VDMA_IRQENABLE_SET_0" offset="0x2C" width="32" description="Per-end of group (31 down to 0) internal event interrupt enable bit vector, line 0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="ENABLE_SET_ICONT1_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Enable for end_of_port1_group31 to 0 interrupts Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Enable interrupt" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="VDMA_IRQENABLE_CLR_0" acronym="VDMA_IRQENABLE_CLR_0" offset="0x30" width="32" description="Per-end of group (31 down to 0) internal event interrupt enable bit vector, line #0. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="ENABLE_CLR_ICONT1_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Disable interrupt" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="VDMA_IRQSTATUS_RAW_1" acronym="VDMA_IRQSTATUS_RAW_1" offset="0x34" width="32" description="Per-end of group (31 down to 0) internal signaling raw interrupt status vector, line 1. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="ICONT2_END_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Settable raw status for port2 end of group 31 to 0 Write 0: No action Read 0: No event pending Read 1: Event pending Write 1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="VDMA_IRQSTATUS_1" acronym="VDMA_IRQSTATUS_1" offset="0x38" width="32" description="Per-end of group (31 down to 0) internal signaling 'enabled' interrupt status vector, line #1. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="ICONT2_END_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Write 0: No action Read 0: No (enabled) event pending Read 1: Event pending Write 1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="VDMA_IRQENABLE_SET_1" acronym="VDMA_IRQENABLE_SET_1" offset="0x3C" width="32" description="Per-end of group (31 down to 0) internal event interrupt enable bit vector, line #1. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="ENABLE_SET_ICONT2_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Enable for end_of_group31 to 0 interrupts Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Enable interrupt" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="VDMA_IRQENABLE_CLR_1" acronym="VDMA_IRQENABLE_CLR_1" offset="0x40" width="32" description="Per-end of group (31 down to 0) internal event interrupt enable bit vector, line #1. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="ENABLE_CLR_ICONT2_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Disable interrupt" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="VDMA_IRQSTATUS_RAW_2" acronym="VDMA_IRQSTATUS_RAW_2" offset="0x44" width="32" description="Per-error event raw interrupt status vector, line 2. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. Write 0: No action Read 0: No evt pend. Read 1: Event pend. Write 1: Set event">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASTER_SRESPERR" width="1" begin="3" end="3" resetval="0" description="Interrupt fires when one VDMA OCP master port (SL2R, SL2W, or L3_MAIN) received Sresp=ERR from platform. Note that corresponding context does (did) not abort corresponding transaction neither corresponding group transfer and does (did) not re-submit transaction." range="" rwaccess="RW W1toSet"/>
    <bitfield id="DIR_INTERLEAVE" width="1" begin="2" end="2" resetval="0" description="Interrupt fires (if enabled) in case U/V bit is set and DIR field is different from 0b10." range="" rwaccess="RW W1toSet"/>
    <bitfield id="TRIGGER_TWICE" width="1" begin="1" end="1" resetval="0" description="From software user perspective: interrupt fires when same group has been triggered twice without having received end of corresponding group signaling in between. From hardware design perspective the actual condition for this interrupt to fire is that same group trigger has been pushed twice in trigger queue, without the first one being popped out of queue in between. Note that this error signalling does not contain the faulty group Id information." range="" rwaccess="RW W1toSet"/>
    <bitfield id="COHERENCY_ERROR" width="1" begin="0" end="0" resetval="0" description="Interrupt fires (if enabled) in case descriptors pushed into lists (either asynchronous or synchronous) do not match with current group being scheduled. Reasons that can generate such a situation are: - several hosts 'concurrently' write descriptors through configuration port, without synchronisation between each other; since interconnect does not ensure initiator atomicity, this might lead to group interleaved descriptors into non deterministic descriptor FIFO - 'blocks' of descriptors to be pushed through transversal port might have been improperly prepared and then potentially contain several interleaved groups - same comment as above for deterministic memory configuration." range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="VDMA_IRQSTATUS_2" acronym="VDMA_IRQSTATUS_2" offset="0x48" width="32" description="Per-error event 'enabled' interrupt status vector, line #2. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, ithat is, even if not enabled). Write 0: No action Read 0: No (enabled) event pending Read 1: Event pending Write 1: Clear (raw) event">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASTER_SRESPERR" width="1" begin="3" end="3" resetval="0" description="Interrupt fires when one VDMA OCP master port (SL2R, SL2W, or L3_MAIN) received Sresp=ERR from platform. Note that corresponding context does (did) not abort corresponding transaction neither corresponding group transfer and does (did) not re-submit transaction." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIR_INTERLEAVE" width="1" begin="2" end="2" resetval="0" description="Interrupt fires (if enabled) in case U/V bit is set and DIR field is different from 0b10." range="" rwaccess="RW W1toClr"/>
    <bitfield id="TRIGGER_TWICE" width="1" begin="1" end="1" resetval="0" description="From software user perspective: interrupt fires when same group has been triggered twice without having received end of corresponding group signaling in between. From hardware design perspective the actual condition for this interrupt to fire is that same group trigger has been pushed twice in trigger queue, without the first one being popped out of queue in between. Note that this error signalling does not contain the faulty group Id information." range="" rwaccess="RW W1toClr"/>
    <bitfield id="COHERENCY_ERROR" width="1" begin="0" end="0" resetval="0" description="Interrupt fires (if enabled) in case descriptors pushed into lists (either asynchronous or synchronous) do not match with current group being scheduled. Reasons that can generate such a situation are: - several hosts 'concurrently' write descriptors through configuration port, without synchronisation between each other; since interconnect does not ensure initiator atomicity, this might lead to group interleaved descriptors into non deterministic descriptor FIFO - 'blocks' of descriptors to be pushed through transversal port migth have been improperly prepared and then potentially contain several interleaved groups - same comment as above for deterministic memory configuration." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="VDMA_IRQENABLE_SET_2" acronym="VDMA_IRQENABLE_SET_2" offset="0x4C" width="32" description="Per-error event interrupt enable bit vector, line #2. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. Enable for end_of_group31 to 0 interrupts Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Enable interrupt">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASTER_SRESPERR" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW W1toSet"/>
    <bitfield id="DIR_INTERLEAVE" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toSet"/>
    <bitfield id="TRIGGER_TWICE" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toSet"/>
    <bitfield id="COHERENCY_ERROR" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="VDMA_IRQENABLE_CLR_2" acronym="VDMA_IRQENABLE_CLR_2" offset="0x50" width="32" description="Per-error event interrupt enable bit vector, line #2. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Disable interrupt">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASTER_SRESPERR" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIR_INTERLEAVE" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="TRIGGER_TWICE" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="COHERENCY_ERROR" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="VDMA_SYNCHR_LIST_LEVEL" acronym="VDMA_SYNCHR_LIST_LEVEL" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LEVEL" width="4" begin="3" end="0" resetval="0x0" description="Indicates number of pending (that is, which have been pushed into and wait for breakdown logic to pick them from list) entries of synchronous transfer list. One entry contains one uniquified format descriptor." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_ASYNCHR_LIST_LEVEL" acronym="VDMA_ASYNCHR_LIST_LEVEL" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LEVEL" width="4" begin="3" end="0" resetval="0x0" description="Indicates number of pending (that is, which have been pushed into and wait for breakdown logic to pick them from list) entries of asynchronous transfer list. One entry contains one uniquified format descriptor." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_NON_DETERM_FIFO_LEVEL" acronym="VDMA_NON_DETERM_FIFO_LEVEL" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LEVEL" width="8" begin="7" end="0" resetval="0x00" description="Indicates number of pending (that is, which have been pushed into and wait for read address generator to pick them from list) entries of nondeterministic object descriptor FIFO. Note that it does not reflect the number of descriptors present into this FIFO given there can be short and/or long descriptors. Bit field size TBC" range="" rwaccess="R"/>
  </register>
  <register id="VDMA_TBA" acronym="VDMA_TBA" offset="0x60" width="32" description="TILER address mapping. This register shall only be set statically, that is, at early VDMA configuration time, before any transfer is ever triggered.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OCP_3MSB" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_CONTEXT_STATUS" acronym="VDMA_CONTEXT_STATUS" offset="0x64" width="32" description="When individual bit is reset, corresponding context is available. When individual bit is set, corresponding context is allocated.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CONTEXT15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CONTEXT0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_TRIGGER" acronym="VDMA_GROUP_TRIGGER" offset="0x68" width="32" description="Register entry for software user to trigger deterministic (only) groups through CPU writes. Write '1' to desired bit triggers corresponding group (which SHALL be defined as deterministic through GROUP_DEFINITION register set). Writing '1' to a group defined as non deterministic leads to VDMA undefined behavior. write '0' has no effect.">
    <bitfield id="CPU_TRIGGER_GROUP0_31" width="32" begin="31" end="0" resetval="0x0000 0000" description="MS bit applies to group 31 LS bit applies to Group 0" range="" rwaccess="W"/>
  </register>
  <register id="VDMA_MAX_CONTEXT_SYNCHR" acronym="VDMA_MAX_CONTEXT_SYNCHR" offset="0x6C" width="32" description="Software user configurable maximum number of context synchronous list can get benefit of. This register should only be set statically, that is, at early VDMA configuration time, before any transfer is ever triggered. Should it be set with another value at run time, software user shall ensure that there is no pending trigger, no pending descriptors in nondeterministic FIFO, no pending descriptors in asynchronous nor synchronous list and no pending transactions on master ports.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAX_VALUE" width="4" begin="3" end="0" resetval="0xF" description="(max_value + 1) is the actual number of context allocatable to synchronous list." range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_MAX_CONTEXT_ASYNCHR" acronym="VDMA_MAX_CONTEXT_ASYNCHR" offset="0x70" width="32" description="Software user configurable maximum number of context asynchronous list can get benefit of. This register should only be set statically, that is, at early VDMA configuration time, before any transfer is ever triggered. Should it be set with another value at run time, software user shall ensure that there is no pending trigger, no pending descriptors in nondeterministic FIFO, no pending descriptors in asynchronous nor synchronous list and no pending transactions on master ports.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAX_VALUE" width="4" begin="3" end="0" resetval="0x0" description="(max_value + 1) is the actual number of context allocatable to asynchronous list." range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_IRQ_NEOG" acronym="VDMA_IRQ_NEOG" offset="0x74" width="32" description="Sets whether end of group signaling should be set through external hardware lines (like the deterministic group triggers) or wrap into interrupt line.">
    <bitfield id="IRQ_NEOG_GROUP31_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="when set, corresponding end of group signaling is propagated as interrupt source to both interrupt line 0 and 1. Software user is expected in that case to enable corresponding interrupt. When reset, corresponding end of group signaling is propagated to end of group port." range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_0" acronym="VDMA_GROUP_STATUS_j_0" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_1" acronym="VDMA_GROUP_STATUS_j_1" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_2" acronym="VDMA_GROUP_STATUS_j_2" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_3" acronym="VDMA_GROUP_STATUS_j_3" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_4" acronym="VDMA_GROUP_STATUS_j_4" offset="0x88" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_5" acronym="VDMA_GROUP_STATUS_j_5" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_6" acronym="VDMA_GROUP_STATUS_j_6" offset="0x90" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_7" acronym="VDMA_GROUP_STATUS_j_7" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_8" acronym="VDMA_GROUP_STATUS_j_8" offset="0x98" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_9" acronym="VDMA_GROUP_STATUS_j_9" offset="0x9C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_10" acronym="VDMA_GROUP_STATUS_j_10" offset="0xA0" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_11" acronym="VDMA_GROUP_STATUS_j_11" offset="0xA4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_12" acronym="VDMA_GROUP_STATUS_j_12" offset="0xA8" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_13" acronym="VDMA_GROUP_STATUS_j_13" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_14" acronym="VDMA_GROUP_STATUS_j_14" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_15" acronym="VDMA_GROUP_STATUS_j_15" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_16" acronym="VDMA_GROUP_STATUS_j_16" offset="0xB8" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_17" acronym="VDMA_GROUP_STATUS_j_17" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_18" acronym="VDMA_GROUP_STATUS_j_18" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_19" acronym="VDMA_GROUP_STATUS_j_19" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_20" acronym="VDMA_GROUP_STATUS_j_20" offset="0xC8" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_21" acronym="VDMA_GROUP_STATUS_j_21" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_22" acronym="VDMA_GROUP_STATUS_j_22" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_23" acronym="VDMA_GROUP_STATUS_j_23" offset="0xD4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_24" acronym="VDMA_GROUP_STATUS_j_24" offset="0xD8" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_25" acronym="VDMA_GROUP_STATUS_j_25" offset="0xDC" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_26" acronym="VDMA_GROUP_STATUS_j_26" offset="0xE0" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_27" acronym="VDMA_GROUP_STATUS_j_27" offset="0xE4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_28" acronym="VDMA_GROUP_STATUS_j_28" offset="0xE8" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_29" acronym="VDMA_GROUP_STATUS_j_29" offset="0xEC" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_30" acronym="VDMA_GROUP_STATUS_j_30" offset="0xF0" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_STATUS_j_31" acronym="VDMA_GROUP_STATUS_j_31" offset="0xF4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LAST" width="1" begin="11" end="11" resetval="0" description="When set, means that last breakdown of last descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="FIRST" width="1" begin="10" end="10" resetval="0" description="When set, means that first breakdown of first descriptor of group has been attributed to one context. Bit is automatically cleared by hardware when group transfer completes." range="" rwaccess="R"/>
    <bitfield id="PENDING_DATA_PROCESSING" width="5" begin="9" end="5" resetval="0x00" description="Current number of data chunks (each of 128 bytes max) that will require some data processing. Which kind of processing is not reflected." range="" rwaccess="R"/>
    <bitfield id="SERVICING_CONTEXTS" width="5" begin="4" end="0" resetval="0x00" description="Number of contexts currently allocated to service this group." range="" rwaccess="R"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_0" acronym="VDMA_GROUP_DEFINITION_j_0" offset="0xF8" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_1" acronym="VDMA_GROUP_DEFINITION_j_1" offset="0xFC" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_2" acronym="VDMA_GROUP_DEFINITION_j_2" offset="0x100" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_3" acronym="VDMA_GROUP_DEFINITION_j_3" offset="0x104" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_4" acronym="VDMA_GROUP_DEFINITION_j_4" offset="0x108" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_5" acronym="VDMA_GROUP_DEFINITION_j_5" offset="0x10C" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_6" acronym="VDMA_GROUP_DEFINITION_j_6" offset="0x110" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_7" acronym="VDMA_GROUP_DEFINITION_j_7" offset="0x114" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_8" acronym="VDMA_GROUP_DEFINITION_j_8" offset="0x118" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_9" acronym="VDMA_GROUP_DEFINITION_j_9" offset="0x11C" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_10" acronym="VDMA_GROUP_DEFINITION_j_10" offset="0x120" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_11" acronym="VDMA_GROUP_DEFINITION_j_11" offset="0x124" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_12" acronym="VDMA_GROUP_DEFINITION_j_12" offset="0x128" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_13" acronym="VDMA_GROUP_DEFINITION_j_13" offset="0x12C" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_14" acronym="VDMA_GROUP_DEFINITION_j_14" offset="0x130" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_15" acronym="VDMA_GROUP_DEFINITION_j_15" offset="0x134" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_16" acronym="VDMA_GROUP_DEFINITION_j_16" offset="0x138" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_17" acronym="VDMA_GROUP_DEFINITION_j_17" offset="0x13C" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_18" acronym="VDMA_GROUP_DEFINITION_j_18" offset="0x140" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_19" acronym="VDMA_GROUP_DEFINITION_j_19" offset="0x144" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_20" acronym="VDMA_GROUP_DEFINITION_j_20" offset="0x148" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_21" acronym="VDMA_GROUP_DEFINITION_j_21" offset="0x14C" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_22" acronym="VDMA_GROUP_DEFINITION_j_22" offset="0x150" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_23" acronym="VDMA_GROUP_DEFINITION_j_23" offset="0x154" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_24" acronym="VDMA_GROUP_DEFINITION_j_24" offset="0x158" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_25" acronym="VDMA_GROUP_DEFINITION_j_25" offset="0x15C" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_26" acronym="VDMA_GROUP_DEFINITION_j_26" offset="0x160" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_27" acronym="VDMA_GROUP_DEFINITION_j_27" offset="0x164" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_28" acronym="VDMA_GROUP_DEFINITION_j_28" offset="0x168" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_29" acronym="VDMA_GROUP_DEFINITION_j_29" offset="0x16C" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_30" acronym="VDMA_GROUP_DEFINITION_j_30" offset="0x170" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_GROUP_DEFINITION_j_31" acronym="VDMA_GROUP_DEFINITION_j_31" offset="0x174" width="32" description="Group_definition register set is the software user entry to define groups mapping and routing into and through event engine: - throw group into synchronous or asynchronous list - pick descriptors from nondeterministic or deterministic memory - start address of descriptors when belonging to a deterministic group.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NON_DETERM_DETERM" width="1" begin="13" end="13" resetval="0" description="Group is made of nondeterministic object descriptors when reset, and of deterministic object descriptors when set." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHR_SYNCHR" width="1" begin="12" end="12" resetval="0" description="When reset indicates that this (these) group descriptor(s) are to be pushed into asynchronous transfer queue, when set into synchronous transfer queue." range="" rwaccess="RW"/>
    <bitfield id="START_ADDRESS" width="12" begin="11" end="0" resetval="0x000" description="In case of deterministic transfers shall be the very first descriptor address of group. Note that this field shall be filled-in with the 12 least significant bits of VDMA_L_DETERM_31_0_i address offsets (X being the one among 128 entry that contains the first descriptor of considered group). In case of nondeterministic transfer this field is N/A" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_NON_DETERM_k_0" acronym="VDMA_NON_DETERM_k_0" offset="0x178" width="32" description="Non deterministic descriptor FIFO width being 128b and configuration port width being 32b, four OCP write commands into four different (incremental) addresses to create one (short) nondeterministic descriptor. Least significant 32b word of (short) descriptor shall be written at 0x178h. Most significant 32b word of (short) descriptor shall be written at 0x184h. Write command order has no importance. When a long descriptor is required, four write commands (above) sequence should be repeated. Note that the first four write command sequence shall set the most significant 128b of the 256b descriptor to respect the requirement of pushing the 128b part containing the descriptor header field first.">
    <bitfield id="ONE_OUT_OF_FOUR_32B_WORD" width="32" begin="31" end="0" resetval="0x0000 0000" description="if address offset is 0x0178h data will be mapped into descriptor entry bits [31..0] if address offset is 0x017Ch data will be mapped into descriptor entry bits [63..32] if address offset is 0x0180h data will be mapped into descriptor entry bits [95..64] if address offset is 0x0184h data will be mapped into descriptor entry bits [127..96]" range="" rwaccess="W"/>
  </register>
  <register id="VDMA_NON_DETERM_k_1" acronym="VDMA_NON_DETERM_k_1" offset="0x17C" width="32" description="Non deterministic descriptor FIFO width being 128b and configuration port width being 32b, four OCP write commands into four different (incremental) addresses to create one (short) nondeterministic descriptor. Least significant 32b word of (short) descriptor shall be written at 0x178h. Most significant 32b word of (short) descriptor shall be written at 0x184h. Write command order has no importance. When a long descriptor is required, four write commands (above) sequence should be repeated. Note that the first four write command sequence shall set the most significant 128b of the 256b descriptor to respect the requirement of pushing the 128b part containing the descriptor header field first.">
    <bitfield id="ONE_OUT_OF_FOUR_32B_WORD" width="32" begin="31" end="0" resetval="0x0000 0000" description="if address offset is 0x0178h data will be mapped into descriptor entry bits [31..0] if address offset is 0x017Ch data will be mapped into descriptor entry bits [63..32] if address offset is 0x0180h data will be mapped into descriptor entry bits [95..64] if address offset is 0x0184h data will be mapped into descriptor entry bits [127..96]" range="" rwaccess="W"/>
  </register>
  <register id="VDMA_NON_DETERM_k_2" acronym="VDMA_NON_DETERM_k_2" offset="0x180" width="32" description="Non deterministic descriptor FIFO width being 128b and configuration port width being 32b, four OCP write commands into four different (incremental) addresses to create one (short) nondeterministic descriptor. Least significant 32b word of (short) descriptor shall be written at 0x178h. Most significant 32b word of (short) descriptor shall be written at 0x184h. Write command order has no importance. When a long descriptor is required, four write commands (above) sequence should be repeated. Note that the first four write command sequence shall set the most significant 128b of the 256b descriptor to respect the requirement of pushing the 128b part containing the descriptor header field first.">
    <bitfield id="ONE_OUT_OF_FOUR_32B_WORD" width="32" begin="31" end="0" resetval="0x0000 0000" description="if address offset is 0x0178h data will be mapped into descriptor entry bits [31..0] if address offset is 0x017Ch data will be mapped into descriptor entry bits [63..32] if address offset is 0x0180h data will be mapped into descriptor entry bits [95..64] if address offset is 0x0184h data will be mapped into descriptor entry bits [127..96]" range="" rwaccess="W"/>
  </register>
  <register id="VDMA_NON_DETERM_k_3" acronym="VDMA_NON_DETERM_k_3" offset="0x184" width="32" description="Non deterministic descriptor FIFO width being 128b and configuration port width being 32b, four OCP write commands into four different (incremental) addresses to create one (short) nondeterministic descriptor. Least significant 32b word of (short) descriptor shall be written at 0x178h. Most significant 32b word of (short) descriptor shall be written at 0x184h. Write command order has no importance. When a long descriptor is required, four write commands (above) sequence should be repeated. Note that the first four write command sequence shall set the most significant 128b of the 256b descriptor to respect the requirement of pushing the 128b part containing the descriptor header field first.">
    <bitfield id="ONE_OUT_OF_FOUR_32B_WORD" width="32" begin="31" end="0" resetval="0x0000 0000" description="if address offset is 0x0178h data will be mapped into descriptor entry bits [31..0] if address offset is 0x017Ch data will be mapped into descriptor entry bits [63..32] if address offset is 0x0180h data will be mapped into descriptor entry bits [95..64] if address offset is 0x0184h data will be mapped into descriptor entry bits [127..96]" range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_0" acronym="VDMA_TRIGGER_COUNTER_i_0" offset="0x800" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_1" acronym="VDMA_TRIGGER_COUNTER_i_1" offset="0x804" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_2" acronym="VDMA_TRIGGER_COUNTER_i_2" offset="0x808" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_3" acronym="VDMA_TRIGGER_COUNTER_i_3" offset="0x80C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_4" acronym="VDMA_TRIGGER_COUNTER_i_4" offset="0x810" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_5" acronym="VDMA_TRIGGER_COUNTER_i_5" offset="0x814" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_6" acronym="VDMA_TRIGGER_COUNTER_i_6" offset="0x818" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_7" acronym="VDMA_TRIGGER_COUNTER_i_7" offset="0x81C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_8" acronym="VDMA_TRIGGER_COUNTER_i_8" offset="0x820" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_9" acronym="VDMA_TRIGGER_COUNTER_i_9" offset="0x824" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_10" acronym="VDMA_TRIGGER_COUNTER_i_10" offset="0x828" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_11" acronym="VDMA_TRIGGER_COUNTER_i_11" offset="0x82C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_12" acronym="VDMA_TRIGGER_COUNTER_i_12" offset="0x830" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_13" acronym="VDMA_TRIGGER_COUNTER_i_13" offset="0x834" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_14" acronym="VDMA_TRIGGER_COUNTER_i_14" offset="0x838" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_15" acronym="VDMA_TRIGGER_COUNTER_i_15" offset="0x83C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_16" acronym="VDMA_TRIGGER_COUNTER_i_16" offset="0x840" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_17" acronym="VDMA_TRIGGER_COUNTER_i_17" offset="0x844" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_18" acronym="VDMA_TRIGGER_COUNTER_i_18" offset="0x848" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_19" acronym="VDMA_TRIGGER_COUNTER_i_19" offset="0x84C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_20" acronym="VDMA_TRIGGER_COUNTER_i_20" offset="0x850" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_21" acronym="VDMA_TRIGGER_COUNTER_i_21" offset="0x854" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_22" acronym="VDMA_TRIGGER_COUNTER_i_22" offset="0x858" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_23" acronym="VDMA_TRIGGER_COUNTER_i_23" offset="0x85C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_24" acronym="VDMA_TRIGGER_COUNTER_i_24" offset="0x860" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_25" acronym="VDMA_TRIGGER_COUNTER_i_25" offset="0x864" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_26" acronym="VDMA_TRIGGER_COUNTER_i_26" offset="0x868" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_27" acronym="VDMA_TRIGGER_COUNTER_i_27" offset="0x86C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_28" acronym="VDMA_TRIGGER_COUNTER_i_28" offset="0x870" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_29" acronym="VDMA_TRIGGER_COUNTER_i_29" offset="0x874" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_30" acronym="VDMA_TRIGGER_COUNTER_i_30" offset="0x878" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_31" acronym="VDMA_TRIGGER_COUNTER_i_31" offset="0x87C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_32" acronym="VDMA_TRIGGER_COUNTER_i_32" offset="0x880" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_33" acronym="VDMA_TRIGGER_COUNTER_i_33" offset="0x884" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_34" acronym="VDMA_TRIGGER_COUNTER_i_34" offset="0x888" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_35" acronym="VDMA_TRIGGER_COUNTER_i_35" offset="0x88C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_36" acronym="VDMA_TRIGGER_COUNTER_i_36" offset="0x890" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_37" acronym="VDMA_TRIGGER_COUNTER_i_37" offset="0x894" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_38" acronym="VDMA_TRIGGER_COUNTER_i_38" offset="0x898" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_39" acronym="VDMA_TRIGGER_COUNTER_i_39" offset="0x89C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_40" acronym="VDMA_TRIGGER_COUNTER_i_40" offset="0x8A0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_41" acronym="VDMA_TRIGGER_COUNTER_i_41" offset="0x8A4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_42" acronym="VDMA_TRIGGER_COUNTER_i_42" offset="0x8A8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_43" acronym="VDMA_TRIGGER_COUNTER_i_43" offset="0x8AC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_44" acronym="VDMA_TRIGGER_COUNTER_i_44" offset="0x8B0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_45" acronym="VDMA_TRIGGER_COUNTER_i_45" offset="0x8B4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_46" acronym="VDMA_TRIGGER_COUNTER_i_46" offset="0x8B8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_47" acronym="VDMA_TRIGGER_COUNTER_i_47" offset="0x8BC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_48" acronym="VDMA_TRIGGER_COUNTER_i_48" offset="0x8C0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_49" acronym="VDMA_TRIGGER_COUNTER_i_49" offset="0x8C4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_50" acronym="VDMA_TRIGGER_COUNTER_i_50" offset="0x8C8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_51" acronym="VDMA_TRIGGER_COUNTER_i_51" offset="0x8CC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_52" acronym="VDMA_TRIGGER_COUNTER_i_52" offset="0x8D0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_53" acronym="VDMA_TRIGGER_COUNTER_i_53" offset="0x8D4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_54" acronym="VDMA_TRIGGER_COUNTER_i_54" offset="0x8D8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_55" acronym="VDMA_TRIGGER_COUNTER_i_55" offset="0x8DC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_56" acronym="VDMA_TRIGGER_COUNTER_i_56" offset="0x8E0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_57" acronym="VDMA_TRIGGER_COUNTER_i_57" offset="0x8E4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_58" acronym="VDMA_TRIGGER_COUNTER_i_58" offset="0x8E8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_59" acronym="VDMA_TRIGGER_COUNTER_i_59" offset="0x8EC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_60" acronym="VDMA_TRIGGER_COUNTER_i_60" offset="0x8F0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_61" acronym="VDMA_TRIGGER_COUNTER_i_61" offset="0x8F4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_62" acronym="VDMA_TRIGGER_COUNTER_i_62" offset="0x8F8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_63" acronym="VDMA_TRIGGER_COUNTER_i_63" offset="0x8FC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_64" acronym="VDMA_TRIGGER_COUNTER_i_64" offset="0x900" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_65" acronym="VDMA_TRIGGER_COUNTER_i_65" offset="0x904" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_66" acronym="VDMA_TRIGGER_COUNTER_i_66" offset="0x908" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_67" acronym="VDMA_TRIGGER_COUNTER_i_67" offset="0x90C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_68" acronym="VDMA_TRIGGER_COUNTER_i_68" offset="0x910" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_69" acronym="VDMA_TRIGGER_COUNTER_i_69" offset="0x914" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_70" acronym="VDMA_TRIGGER_COUNTER_i_70" offset="0x918" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_71" acronym="VDMA_TRIGGER_COUNTER_i_71" offset="0x91C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_72" acronym="VDMA_TRIGGER_COUNTER_i_72" offset="0x920" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_73" acronym="VDMA_TRIGGER_COUNTER_i_73" offset="0x924" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_74" acronym="VDMA_TRIGGER_COUNTER_i_74" offset="0x928" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_75" acronym="VDMA_TRIGGER_COUNTER_i_75" offset="0x92C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_76" acronym="VDMA_TRIGGER_COUNTER_i_76" offset="0x930" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_77" acronym="VDMA_TRIGGER_COUNTER_i_77" offset="0x934" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_78" acronym="VDMA_TRIGGER_COUNTER_i_78" offset="0x938" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_79" acronym="VDMA_TRIGGER_COUNTER_i_79" offset="0x93C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_80" acronym="VDMA_TRIGGER_COUNTER_i_80" offset="0x940" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_81" acronym="VDMA_TRIGGER_COUNTER_i_81" offset="0x944" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_82" acronym="VDMA_TRIGGER_COUNTER_i_82" offset="0x948" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_83" acronym="VDMA_TRIGGER_COUNTER_i_83" offset="0x94C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_84" acronym="VDMA_TRIGGER_COUNTER_i_84" offset="0x950" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_85" acronym="VDMA_TRIGGER_COUNTER_i_85" offset="0x954" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_86" acronym="VDMA_TRIGGER_COUNTER_i_86" offset="0x958" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_87" acronym="VDMA_TRIGGER_COUNTER_i_87" offset="0x95C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_88" acronym="VDMA_TRIGGER_COUNTER_i_88" offset="0x960" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_89" acronym="VDMA_TRIGGER_COUNTER_i_89" offset="0x964" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_90" acronym="VDMA_TRIGGER_COUNTER_i_90" offset="0x968" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_91" acronym="VDMA_TRIGGER_COUNTER_i_91" offset="0x96C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_92" acronym="VDMA_TRIGGER_COUNTER_i_92" offset="0x970" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_93" acronym="VDMA_TRIGGER_COUNTER_i_93" offset="0x974" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_94" acronym="VDMA_TRIGGER_COUNTER_i_94" offset="0x978" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_95" acronym="VDMA_TRIGGER_COUNTER_i_95" offset="0x97C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_96" acronym="VDMA_TRIGGER_COUNTER_i_96" offset="0x980" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_97" acronym="VDMA_TRIGGER_COUNTER_i_97" offset="0x984" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_98" acronym="VDMA_TRIGGER_COUNTER_i_98" offset="0x988" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_99" acronym="VDMA_TRIGGER_COUNTER_i_99" offset="0x98C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_100" acronym="VDMA_TRIGGER_COUNTER_i_100" offset="0x990" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_101" acronym="VDMA_TRIGGER_COUNTER_i_101" offset="0x994" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_102" acronym="VDMA_TRIGGER_COUNTER_i_102" offset="0x998" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_103" acronym="VDMA_TRIGGER_COUNTER_i_103" offset="0x99C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_104" acronym="VDMA_TRIGGER_COUNTER_i_104" offset="0x9A0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_105" acronym="VDMA_TRIGGER_COUNTER_i_105" offset="0x9A4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_106" acronym="VDMA_TRIGGER_COUNTER_i_106" offset="0x9A8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_107" acronym="VDMA_TRIGGER_COUNTER_i_107" offset="0x9AC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_108" acronym="VDMA_TRIGGER_COUNTER_i_108" offset="0x9B0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_109" acronym="VDMA_TRIGGER_COUNTER_i_109" offset="0x9B4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_110" acronym="VDMA_TRIGGER_COUNTER_i_110" offset="0x9B8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_111" acronym="VDMA_TRIGGER_COUNTER_i_111" offset="0x9BC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_112" acronym="VDMA_TRIGGER_COUNTER_i_112" offset="0x9C0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_113" acronym="VDMA_TRIGGER_COUNTER_i_113" offset="0x9C4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_114" acronym="VDMA_TRIGGER_COUNTER_i_114" offset="0x9C8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_115" acronym="VDMA_TRIGGER_COUNTER_i_115" offset="0x9CC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_116" acronym="VDMA_TRIGGER_COUNTER_i_116" offset="0x9D0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_117" acronym="VDMA_TRIGGER_COUNTER_i_117" offset="0x9D4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_118" acronym="VDMA_TRIGGER_COUNTER_i_118" offset="0x9D8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_119" acronym="VDMA_TRIGGER_COUNTER_i_119" offset="0x9DC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_120" acronym="VDMA_TRIGGER_COUNTER_i_120" offset="0x9E0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_121" acronym="VDMA_TRIGGER_COUNTER_i_121" offset="0x9E4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_122" acronym="VDMA_TRIGGER_COUNTER_i_122" offset="0x9E8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_123" acronym="VDMA_TRIGGER_COUNTER_i_123" offset="0x9EC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_124" acronym="VDMA_TRIGGER_COUNTER_i_124" offset="0x9F0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_125" acronym="VDMA_TRIGGER_COUNTER_i_125" offset="0x9F4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_126" acronym="VDMA_TRIGGER_COUNTER_i_126" offset="0x9F8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_TRIGGER_COUNTER_i_127" acronym="VDMA_TRIGGER_COUNTER_i_127" offset="0x9FC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="DESTINATION" width="8" begin="15" end="8" resetval="0x00" description="Byte slot to write intended counter value to start with for the destination side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the destination (and the source) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
    <bitfield id="SOURCE" width="8" begin="7" end="0" resetval="0x00" description="Byte slot to write intended counter value to start with for the source side of the transfer. Note that when corresponding (same index) deterministic descriptor is written (even partially) the source (and the destination) trigger counter is automatically reset to 0 by hardware." range="" rwaccess="W"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_0" acronym="VDMA_L_DETERM_31_0_i_0" offset="0x1000" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_1" acronym="VDMA_L_DETERM_31_0_i_1" offset="0x1020" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_2" acronym="VDMA_L_DETERM_31_0_i_2" offset="0x1040" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_3" acronym="VDMA_L_DETERM_31_0_i_3" offset="0x1060" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_4" acronym="VDMA_L_DETERM_31_0_i_4" offset="0x1080" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_5" acronym="VDMA_L_DETERM_31_0_i_5" offset="0x10A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_6" acronym="VDMA_L_DETERM_31_0_i_6" offset="0x10C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_7" acronym="VDMA_L_DETERM_31_0_i_7" offset="0x10E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_8" acronym="VDMA_L_DETERM_31_0_i_8" offset="0x1100" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_9" acronym="VDMA_L_DETERM_31_0_i_9" offset="0x1120" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_10" acronym="VDMA_L_DETERM_31_0_i_10" offset="0x1140" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_11" acronym="VDMA_L_DETERM_31_0_i_11" offset="0x1160" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_12" acronym="VDMA_L_DETERM_31_0_i_12" offset="0x1180" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_13" acronym="VDMA_L_DETERM_31_0_i_13" offset="0x11A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_14" acronym="VDMA_L_DETERM_31_0_i_14" offset="0x11C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_15" acronym="VDMA_L_DETERM_31_0_i_15" offset="0x11E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_16" acronym="VDMA_L_DETERM_31_0_i_16" offset="0x1200" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_17" acronym="VDMA_L_DETERM_31_0_i_17" offset="0x1220" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_18" acronym="VDMA_L_DETERM_31_0_i_18" offset="0x1240" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_19" acronym="VDMA_L_DETERM_31_0_i_19" offset="0x1260" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_20" acronym="VDMA_L_DETERM_31_0_i_20" offset="0x1280" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_21" acronym="VDMA_L_DETERM_31_0_i_21" offset="0x12A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_22" acronym="VDMA_L_DETERM_31_0_i_22" offset="0x12C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_23" acronym="VDMA_L_DETERM_31_0_i_23" offset="0x12E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_24" acronym="VDMA_L_DETERM_31_0_i_24" offset="0x1300" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_25" acronym="VDMA_L_DETERM_31_0_i_25" offset="0x1320" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_26" acronym="VDMA_L_DETERM_31_0_i_26" offset="0x1340" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_27" acronym="VDMA_L_DETERM_31_0_i_27" offset="0x1360" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_28" acronym="VDMA_L_DETERM_31_0_i_28" offset="0x1380" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_29" acronym="VDMA_L_DETERM_31_0_i_29" offset="0x13A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_30" acronym="VDMA_L_DETERM_31_0_i_30" offset="0x13C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_31" acronym="VDMA_L_DETERM_31_0_i_31" offset="0x13E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_32" acronym="VDMA_L_DETERM_31_0_i_32" offset="0x1400" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_33" acronym="VDMA_L_DETERM_31_0_i_33" offset="0x1420" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_34" acronym="VDMA_L_DETERM_31_0_i_34" offset="0x1440" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_35" acronym="VDMA_L_DETERM_31_0_i_35" offset="0x1460" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_36" acronym="VDMA_L_DETERM_31_0_i_36" offset="0x1480" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_37" acronym="VDMA_L_DETERM_31_0_i_37" offset="0x14A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_38" acronym="VDMA_L_DETERM_31_0_i_38" offset="0x14C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_39" acronym="VDMA_L_DETERM_31_0_i_39" offset="0x14E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_40" acronym="VDMA_L_DETERM_31_0_i_40" offset="0x1500" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_41" acronym="VDMA_L_DETERM_31_0_i_41" offset="0x1520" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_42" acronym="VDMA_L_DETERM_31_0_i_42" offset="0x1540" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_43" acronym="VDMA_L_DETERM_31_0_i_43" offset="0x1560" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_44" acronym="VDMA_L_DETERM_31_0_i_44" offset="0x1580" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_45" acronym="VDMA_L_DETERM_31_0_i_45" offset="0x15A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_46" acronym="VDMA_L_DETERM_31_0_i_46" offset="0x15C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_47" acronym="VDMA_L_DETERM_31_0_i_47" offset="0x15E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_48" acronym="VDMA_L_DETERM_31_0_i_48" offset="0x1600" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_49" acronym="VDMA_L_DETERM_31_0_i_49" offset="0x1620" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_50" acronym="VDMA_L_DETERM_31_0_i_50" offset="0x1640" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_51" acronym="VDMA_L_DETERM_31_0_i_51" offset="0x1660" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_52" acronym="VDMA_L_DETERM_31_0_i_52" offset="0x1680" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_53" acronym="VDMA_L_DETERM_31_0_i_53" offset="0x16A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_54" acronym="VDMA_L_DETERM_31_0_i_54" offset="0x16C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_55" acronym="VDMA_L_DETERM_31_0_i_55" offset="0x16E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_56" acronym="VDMA_L_DETERM_31_0_i_56" offset="0x1700" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_57" acronym="VDMA_L_DETERM_31_0_i_57" offset="0x1720" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_58" acronym="VDMA_L_DETERM_31_0_i_58" offset="0x1740" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_59" acronym="VDMA_L_DETERM_31_0_i_59" offset="0x1760" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_60" acronym="VDMA_L_DETERM_31_0_i_60" offset="0x1780" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_61" acronym="VDMA_L_DETERM_31_0_i_61" offset="0x17A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_62" acronym="VDMA_L_DETERM_31_0_i_62" offset="0x17C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_63" acronym="VDMA_L_DETERM_31_0_i_63" offset="0x17E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_64" acronym="VDMA_L_DETERM_31_0_i_64" offset="0x1800" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_65" acronym="VDMA_L_DETERM_31_0_i_65" offset="0x1820" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_66" acronym="VDMA_L_DETERM_31_0_i_66" offset="0x1840" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_67" acronym="VDMA_L_DETERM_31_0_i_67" offset="0x1860" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_68" acronym="VDMA_L_DETERM_31_0_i_68" offset="0x1880" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_69" acronym="VDMA_L_DETERM_31_0_i_69" offset="0x18A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_70" acronym="VDMA_L_DETERM_31_0_i_70" offset="0x18C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_71" acronym="VDMA_L_DETERM_31_0_i_71" offset="0x18E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_72" acronym="VDMA_L_DETERM_31_0_i_72" offset="0x1900" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_73" acronym="VDMA_L_DETERM_31_0_i_73" offset="0x1920" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_74" acronym="VDMA_L_DETERM_31_0_i_74" offset="0x1940" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_75" acronym="VDMA_L_DETERM_31_0_i_75" offset="0x1960" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_76" acronym="VDMA_L_DETERM_31_0_i_76" offset="0x1980" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_77" acronym="VDMA_L_DETERM_31_0_i_77" offset="0x19A0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_78" acronym="VDMA_L_DETERM_31_0_i_78" offset="0x19C0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_79" acronym="VDMA_L_DETERM_31_0_i_79" offset="0x19E0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_80" acronym="VDMA_L_DETERM_31_0_i_80" offset="0x1A00" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_81" acronym="VDMA_L_DETERM_31_0_i_81" offset="0x1A20" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_82" acronym="VDMA_L_DETERM_31_0_i_82" offset="0x1A40" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_83" acronym="VDMA_L_DETERM_31_0_i_83" offset="0x1A60" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_84" acronym="VDMA_L_DETERM_31_0_i_84" offset="0x1A80" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_85" acronym="VDMA_L_DETERM_31_0_i_85" offset="0x1AA0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_86" acronym="VDMA_L_DETERM_31_0_i_86" offset="0x1AC0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_87" acronym="VDMA_L_DETERM_31_0_i_87" offset="0x1AE0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_88" acronym="VDMA_L_DETERM_31_0_i_88" offset="0x1B00" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_89" acronym="VDMA_L_DETERM_31_0_i_89" offset="0x1B20" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_90" acronym="VDMA_L_DETERM_31_0_i_90" offset="0x1B40" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_91" acronym="VDMA_L_DETERM_31_0_i_91" offset="0x1B60" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_92" acronym="VDMA_L_DETERM_31_0_i_92" offset="0x1B80" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_93" acronym="VDMA_L_DETERM_31_0_i_93" offset="0x1BA0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_94" acronym="VDMA_L_DETERM_31_0_i_94" offset="0x1BC0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_95" acronym="VDMA_L_DETERM_31_0_i_95" offset="0x1BE0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_96" acronym="VDMA_L_DETERM_31_0_i_96" offset="0x1C00" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_97" acronym="VDMA_L_DETERM_31_0_i_97" offset="0x1C20" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_98" acronym="VDMA_L_DETERM_31_0_i_98" offset="0x1C40" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_99" acronym="VDMA_L_DETERM_31_0_i_99" offset="0x1C60" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_100" acronym="VDMA_L_DETERM_31_0_i_100" offset="0x1C80" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_101" acronym="VDMA_L_DETERM_31_0_i_101" offset="0x1CA0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_102" acronym="VDMA_L_DETERM_31_0_i_102" offset="0x1CC0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_103" acronym="VDMA_L_DETERM_31_0_i_103" offset="0x1CE0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_104" acronym="VDMA_L_DETERM_31_0_i_104" offset="0x1D00" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_105" acronym="VDMA_L_DETERM_31_0_i_105" offset="0x1D20" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_106" acronym="VDMA_L_DETERM_31_0_i_106" offset="0x1D40" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_107" acronym="VDMA_L_DETERM_31_0_i_107" offset="0x1D60" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_108" acronym="VDMA_L_DETERM_31_0_i_108" offset="0x1D80" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_109" acronym="VDMA_L_DETERM_31_0_i_109" offset="0x1DA0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_110" acronym="VDMA_L_DETERM_31_0_i_110" offset="0x1DC0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_111" acronym="VDMA_L_DETERM_31_0_i_111" offset="0x1DE0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_112" acronym="VDMA_L_DETERM_31_0_i_112" offset="0x1E00" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_113" acronym="VDMA_L_DETERM_31_0_i_113" offset="0x1E20" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_114" acronym="VDMA_L_DETERM_31_0_i_114" offset="0x1E40" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_115" acronym="VDMA_L_DETERM_31_0_i_115" offset="0x1E60" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_116" acronym="VDMA_L_DETERM_31_0_i_116" offset="0x1E80" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_117" acronym="VDMA_L_DETERM_31_0_i_117" offset="0x1EA0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_118" acronym="VDMA_L_DETERM_31_0_i_118" offset="0x1EC0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_119" acronym="VDMA_L_DETERM_31_0_i_119" offset="0x1EE0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_120" acronym="VDMA_L_DETERM_31_0_i_120" offset="0x1F00" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_121" acronym="VDMA_L_DETERM_31_0_i_121" offset="0x1F20" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_122" acronym="VDMA_L_DETERM_31_0_i_122" offset="0x1F40" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_123" acronym="VDMA_L_DETERM_31_0_i_123" offset="0x1F60" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_124" acronym="VDMA_L_DETERM_31_0_i_124" offset="0x1F80" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_125" acronym="VDMA_L_DETERM_31_0_i_125" offset="0x1FA0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_126" acronym="VDMA_L_DETERM_31_0_i_126" offset="0x1FC0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_31_0_i_127" acronym="VDMA_L_DETERM_31_0_i_127" offset="0x1FE0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_31_TO_0" width="32" begin="31" end="0" resetval="0x--------" description="Least significant 32b word of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_0" acronym="VDMA_L_DETERM_63_32_i_0" offset="0x1004" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_1" acronym="VDMA_L_DETERM_63_32_i_1" offset="0x1024" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_2" acronym="VDMA_L_DETERM_63_32_i_2" offset="0x1044" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_3" acronym="VDMA_L_DETERM_63_32_i_3" offset="0x1064" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_4" acronym="VDMA_L_DETERM_63_32_i_4" offset="0x1084" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_5" acronym="VDMA_L_DETERM_63_32_i_5" offset="0x10A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_6" acronym="VDMA_L_DETERM_63_32_i_6" offset="0x10C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_7" acronym="VDMA_L_DETERM_63_32_i_7" offset="0x10E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_8" acronym="VDMA_L_DETERM_63_32_i_8" offset="0x1104" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_9" acronym="VDMA_L_DETERM_63_32_i_9" offset="0x1124" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_10" acronym="VDMA_L_DETERM_63_32_i_10" offset="0x1144" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_11" acronym="VDMA_L_DETERM_63_32_i_11" offset="0x1164" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_12" acronym="VDMA_L_DETERM_63_32_i_12" offset="0x1184" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_13" acronym="VDMA_L_DETERM_63_32_i_13" offset="0x11A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_14" acronym="VDMA_L_DETERM_63_32_i_14" offset="0x11C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_15" acronym="VDMA_L_DETERM_63_32_i_15" offset="0x11E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_16" acronym="VDMA_L_DETERM_63_32_i_16" offset="0x1204" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_17" acronym="VDMA_L_DETERM_63_32_i_17" offset="0x1224" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_18" acronym="VDMA_L_DETERM_63_32_i_18" offset="0x1244" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_19" acronym="VDMA_L_DETERM_63_32_i_19" offset="0x1264" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_20" acronym="VDMA_L_DETERM_63_32_i_20" offset="0x1284" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_21" acronym="VDMA_L_DETERM_63_32_i_21" offset="0x12A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_22" acronym="VDMA_L_DETERM_63_32_i_22" offset="0x12C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_23" acronym="VDMA_L_DETERM_63_32_i_23" offset="0x12E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_24" acronym="VDMA_L_DETERM_63_32_i_24" offset="0x1304" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_25" acronym="VDMA_L_DETERM_63_32_i_25" offset="0x1324" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_26" acronym="VDMA_L_DETERM_63_32_i_26" offset="0x1344" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_27" acronym="VDMA_L_DETERM_63_32_i_27" offset="0x1364" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_28" acronym="VDMA_L_DETERM_63_32_i_28" offset="0x1384" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_29" acronym="VDMA_L_DETERM_63_32_i_29" offset="0x13A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_30" acronym="VDMA_L_DETERM_63_32_i_30" offset="0x13C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_31" acronym="VDMA_L_DETERM_63_32_i_31" offset="0x13E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_32" acronym="VDMA_L_DETERM_63_32_i_32" offset="0x1404" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_33" acronym="VDMA_L_DETERM_63_32_i_33" offset="0x1424" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_34" acronym="VDMA_L_DETERM_63_32_i_34" offset="0x1444" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_35" acronym="VDMA_L_DETERM_63_32_i_35" offset="0x1464" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_36" acronym="VDMA_L_DETERM_63_32_i_36" offset="0x1484" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_37" acronym="VDMA_L_DETERM_63_32_i_37" offset="0x14A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_38" acronym="VDMA_L_DETERM_63_32_i_38" offset="0x14C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_39" acronym="VDMA_L_DETERM_63_32_i_39" offset="0x14E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_40" acronym="VDMA_L_DETERM_63_32_i_40" offset="0x1504" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_41" acronym="VDMA_L_DETERM_63_32_i_41" offset="0x1524" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_42" acronym="VDMA_L_DETERM_63_32_i_42" offset="0x1544" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_43" acronym="VDMA_L_DETERM_63_32_i_43" offset="0x1564" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_44" acronym="VDMA_L_DETERM_63_32_i_44" offset="0x1584" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_45" acronym="VDMA_L_DETERM_63_32_i_45" offset="0x15A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_46" acronym="VDMA_L_DETERM_63_32_i_46" offset="0x15C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_47" acronym="VDMA_L_DETERM_63_32_i_47" offset="0x15E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_48" acronym="VDMA_L_DETERM_63_32_i_48" offset="0x1604" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_49" acronym="VDMA_L_DETERM_63_32_i_49" offset="0x1624" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_50" acronym="VDMA_L_DETERM_63_32_i_50" offset="0x1644" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_51" acronym="VDMA_L_DETERM_63_32_i_51" offset="0x1664" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_52" acronym="VDMA_L_DETERM_63_32_i_52" offset="0x1684" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_53" acronym="VDMA_L_DETERM_63_32_i_53" offset="0x16A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_54" acronym="VDMA_L_DETERM_63_32_i_54" offset="0x16C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_55" acronym="VDMA_L_DETERM_63_32_i_55" offset="0x16E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_56" acronym="VDMA_L_DETERM_63_32_i_56" offset="0x1704" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_57" acronym="VDMA_L_DETERM_63_32_i_57" offset="0x1724" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_58" acronym="VDMA_L_DETERM_63_32_i_58" offset="0x1744" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_59" acronym="VDMA_L_DETERM_63_32_i_59" offset="0x1764" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_60" acronym="VDMA_L_DETERM_63_32_i_60" offset="0x1784" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_61" acronym="VDMA_L_DETERM_63_32_i_61" offset="0x17A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_62" acronym="VDMA_L_DETERM_63_32_i_62" offset="0x17C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_63" acronym="VDMA_L_DETERM_63_32_i_63" offset="0x17E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_64" acronym="VDMA_L_DETERM_63_32_i_64" offset="0x1804" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_65" acronym="VDMA_L_DETERM_63_32_i_65" offset="0x1824" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_66" acronym="VDMA_L_DETERM_63_32_i_66" offset="0x1844" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_67" acronym="VDMA_L_DETERM_63_32_i_67" offset="0x1864" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_68" acronym="VDMA_L_DETERM_63_32_i_68" offset="0x1884" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_69" acronym="VDMA_L_DETERM_63_32_i_69" offset="0x18A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_70" acronym="VDMA_L_DETERM_63_32_i_70" offset="0x18C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_71" acronym="VDMA_L_DETERM_63_32_i_71" offset="0x18E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_72" acronym="VDMA_L_DETERM_63_32_i_72" offset="0x1904" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_73" acronym="VDMA_L_DETERM_63_32_i_73" offset="0x1924" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_74" acronym="VDMA_L_DETERM_63_32_i_74" offset="0x1944" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_75" acronym="VDMA_L_DETERM_63_32_i_75" offset="0x1964" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_76" acronym="VDMA_L_DETERM_63_32_i_76" offset="0x1984" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_77" acronym="VDMA_L_DETERM_63_32_i_77" offset="0x19A4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_78" acronym="VDMA_L_DETERM_63_32_i_78" offset="0x19C4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_79" acronym="VDMA_L_DETERM_63_32_i_79" offset="0x19E4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_80" acronym="VDMA_L_DETERM_63_32_i_80" offset="0x1A04" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_81" acronym="VDMA_L_DETERM_63_32_i_81" offset="0x1A24" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_82" acronym="VDMA_L_DETERM_63_32_i_82" offset="0x1A44" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_83" acronym="VDMA_L_DETERM_63_32_i_83" offset="0x1A64" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_84" acronym="VDMA_L_DETERM_63_32_i_84" offset="0x1A84" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_85" acronym="VDMA_L_DETERM_63_32_i_85" offset="0x1AA4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_86" acronym="VDMA_L_DETERM_63_32_i_86" offset="0x1AC4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_87" acronym="VDMA_L_DETERM_63_32_i_87" offset="0x1AE4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_88" acronym="VDMA_L_DETERM_63_32_i_88" offset="0x1B04" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_89" acronym="VDMA_L_DETERM_63_32_i_89" offset="0x1B24" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_90" acronym="VDMA_L_DETERM_63_32_i_90" offset="0x1B44" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_91" acronym="VDMA_L_DETERM_63_32_i_91" offset="0x1B64" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_92" acronym="VDMA_L_DETERM_63_32_i_92" offset="0x1B84" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_93" acronym="VDMA_L_DETERM_63_32_i_93" offset="0x1BA4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_94" acronym="VDMA_L_DETERM_63_32_i_94" offset="0x1BC4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_95" acronym="VDMA_L_DETERM_63_32_i_95" offset="0x1BE4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_96" acronym="VDMA_L_DETERM_63_32_i_96" offset="0x1C04" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_97" acronym="VDMA_L_DETERM_63_32_i_97" offset="0x1C24" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_98" acronym="VDMA_L_DETERM_63_32_i_98" offset="0x1C44" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_99" acronym="VDMA_L_DETERM_63_32_i_99" offset="0x1C64" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_100" acronym="VDMA_L_DETERM_63_32_i_100" offset="0x1C84" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_101" acronym="VDMA_L_DETERM_63_32_i_101" offset="0x1CA4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_102" acronym="VDMA_L_DETERM_63_32_i_102" offset="0x1CC4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_103" acronym="VDMA_L_DETERM_63_32_i_103" offset="0x1CE4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_104" acronym="VDMA_L_DETERM_63_32_i_104" offset="0x1D04" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_105" acronym="VDMA_L_DETERM_63_32_i_105" offset="0x1D24" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_106" acronym="VDMA_L_DETERM_63_32_i_106" offset="0x1D44" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_107" acronym="VDMA_L_DETERM_63_32_i_107" offset="0x1D64" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_108" acronym="VDMA_L_DETERM_63_32_i_108" offset="0x1D84" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_109" acronym="VDMA_L_DETERM_63_32_i_109" offset="0x1DA4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_110" acronym="VDMA_L_DETERM_63_32_i_110" offset="0x1DC4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_111" acronym="VDMA_L_DETERM_63_32_i_111" offset="0x1DE4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_112" acronym="VDMA_L_DETERM_63_32_i_112" offset="0x1E04" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_113" acronym="VDMA_L_DETERM_63_32_i_113" offset="0x1E24" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_114" acronym="VDMA_L_DETERM_63_32_i_114" offset="0x1E44" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_115" acronym="VDMA_L_DETERM_63_32_i_115" offset="0x1E64" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_116" acronym="VDMA_L_DETERM_63_32_i_116" offset="0x1E84" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_117" acronym="VDMA_L_DETERM_63_32_i_117" offset="0x1EA4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_118" acronym="VDMA_L_DETERM_63_32_i_118" offset="0x1EC4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_119" acronym="VDMA_L_DETERM_63_32_i_119" offset="0x1EE4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_120" acronym="VDMA_L_DETERM_63_32_i_120" offset="0x1F04" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_121" acronym="VDMA_L_DETERM_63_32_i_121" offset="0x1F24" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_122" acronym="VDMA_L_DETERM_63_32_i_122" offset="0x1F44" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_123" acronym="VDMA_L_DETERM_63_32_i_123" offset="0x1F64" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_124" acronym="VDMA_L_DETERM_63_32_i_124" offset="0x1F84" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_125" acronym="VDMA_L_DETERM_63_32_i_125" offset="0x1FA4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_126" acronym="VDMA_L_DETERM_63_32_i_126" offset="0x1FC4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_63_32_i_127" acronym="VDMA_L_DETERM_63_32_i_127" offset="0x1FE4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_63_TO_32" width="32" begin="31" end="0" resetval="0x--------" description="bits [63..32] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_0" acronym="VDMA_L_DETERM_95_64_i_0" offset="0x1008" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_1" acronym="VDMA_L_DETERM_95_64_i_1" offset="0x1028" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_2" acronym="VDMA_L_DETERM_95_64_i_2" offset="0x1048" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_3" acronym="VDMA_L_DETERM_95_64_i_3" offset="0x1068" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_4" acronym="VDMA_L_DETERM_95_64_i_4" offset="0x1088" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_5" acronym="VDMA_L_DETERM_95_64_i_5" offset="0x10A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_6" acronym="VDMA_L_DETERM_95_64_i_6" offset="0x10C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_7" acronym="VDMA_L_DETERM_95_64_i_7" offset="0x10E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_8" acronym="VDMA_L_DETERM_95_64_i_8" offset="0x1108" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_9" acronym="VDMA_L_DETERM_95_64_i_9" offset="0x1128" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_10" acronym="VDMA_L_DETERM_95_64_i_10" offset="0x1148" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_11" acronym="VDMA_L_DETERM_95_64_i_11" offset="0x1168" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_12" acronym="VDMA_L_DETERM_95_64_i_12" offset="0x1188" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_13" acronym="VDMA_L_DETERM_95_64_i_13" offset="0x11A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_14" acronym="VDMA_L_DETERM_95_64_i_14" offset="0x11C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_15" acronym="VDMA_L_DETERM_95_64_i_15" offset="0x11E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_16" acronym="VDMA_L_DETERM_95_64_i_16" offset="0x1208" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_17" acronym="VDMA_L_DETERM_95_64_i_17" offset="0x1228" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_18" acronym="VDMA_L_DETERM_95_64_i_18" offset="0x1248" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_19" acronym="VDMA_L_DETERM_95_64_i_19" offset="0x1268" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_20" acronym="VDMA_L_DETERM_95_64_i_20" offset="0x1288" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_21" acronym="VDMA_L_DETERM_95_64_i_21" offset="0x12A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_22" acronym="VDMA_L_DETERM_95_64_i_22" offset="0x12C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_23" acronym="VDMA_L_DETERM_95_64_i_23" offset="0x12E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_24" acronym="VDMA_L_DETERM_95_64_i_24" offset="0x1308" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_25" acronym="VDMA_L_DETERM_95_64_i_25" offset="0x1328" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_26" acronym="VDMA_L_DETERM_95_64_i_26" offset="0x1348" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_27" acronym="VDMA_L_DETERM_95_64_i_27" offset="0x1368" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_28" acronym="VDMA_L_DETERM_95_64_i_28" offset="0x1388" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_29" acronym="VDMA_L_DETERM_95_64_i_29" offset="0x13A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_30" acronym="VDMA_L_DETERM_95_64_i_30" offset="0x13C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_31" acronym="VDMA_L_DETERM_95_64_i_31" offset="0x13E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_32" acronym="VDMA_L_DETERM_95_64_i_32" offset="0x1408" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_33" acronym="VDMA_L_DETERM_95_64_i_33" offset="0x1428" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_34" acronym="VDMA_L_DETERM_95_64_i_34" offset="0x1448" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_35" acronym="VDMA_L_DETERM_95_64_i_35" offset="0x1468" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_36" acronym="VDMA_L_DETERM_95_64_i_36" offset="0x1488" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_37" acronym="VDMA_L_DETERM_95_64_i_37" offset="0x14A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_38" acronym="VDMA_L_DETERM_95_64_i_38" offset="0x14C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_39" acronym="VDMA_L_DETERM_95_64_i_39" offset="0x14E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_40" acronym="VDMA_L_DETERM_95_64_i_40" offset="0x1508" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_41" acronym="VDMA_L_DETERM_95_64_i_41" offset="0x1528" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_42" acronym="VDMA_L_DETERM_95_64_i_42" offset="0x1548" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_43" acronym="VDMA_L_DETERM_95_64_i_43" offset="0x1568" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_44" acronym="VDMA_L_DETERM_95_64_i_44" offset="0x1588" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_45" acronym="VDMA_L_DETERM_95_64_i_45" offset="0x15A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_46" acronym="VDMA_L_DETERM_95_64_i_46" offset="0x15C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_47" acronym="VDMA_L_DETERM_95_64_i_47" offset="0x15E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_48" acronym="VDMA_L_DETERM_95_64_i_48" offset="0x1608" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_49" acronym="VDMA_L_DETERM_95_64_i_49" offset="0x1628" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_50" acronym="VDMA_L_DETERM_95_64_i_50" offset="0x1648" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_51" acronym="VDMA_L_DETERM_95_64_i_51" offset="0x1668" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_52" acronym="VDMA_L_DETERM_95_64_i_52" offset="0x1688" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_53" acronym="VDMA_L_DETERM_95_64_i_53" offset="0x16A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_54" acronym="VDMA_L_DETERM_95_64_i_54" offset="0x16C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_55" acronym="VDMA_L_DETERM_95_64_i_55" offset="0x16E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_56" acronym="VDMA_L_DETERM_95_64_i_56" offset="0x1708" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_57" acronym="VDMA_L_DETERM_95_64_i_57" offset="0x1728" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_58" acronym="VDMA_L_DETERM_95_64_i_58" offset="0x1748" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_59" acronym="VDMA_L_DETERM_95_64_i_59" offset="0x1768" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_60" acronym="VDMA_L_DETERM_95_64_i_60" offset="0x1788" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_61" acronym="VDMA_L_DETERM_95_64_i_61" offset="0x17A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_62" acronym="VDMA_L_DETERM_95_64_i_62" offset="0x17C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_63" acronym="VDMA_L_DETERM_95_64_i_63" offset="0x17E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_64" acronym="VDMA_L_DETERM_95_64_i_64" offset="0x1808" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_65" acronym="VDMA_L_DETERM_95_64_i_65" offset="0x1828" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_66" acronym="VDMA_L_DETERM_95_64_i_66" offset="0x1848" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_67" acronym="VDMA_L_DETERM_95_64_i_67" offset="0x1868" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_68" acronym="VDMA_L_DETERM_95_64_i_68" offset="0x1888" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_69" acronym="VDMA_L_DETERM_95_64_i_69" offset="0x18A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_70" acronym="VDMA_L_DETERM_95_64_i_70" offset="0x18C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_71" acronym="VDMA_L_DETERM_95_64_i_71" offset="0x18E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_72" acronym="VDMA_L_DETERM_95_64_i_72" offset="0x1908" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_73" acronym="VDMA_L_DETERM_95_64_i_73" offset="0x1928" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_74" acronym="VDMA_L_DETERM_95_64_i_74" offset="0x1948" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_75" acronym="VDMA_L_DETERM_95_64_i_75" offset="0x1968" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_76" acronym="VDMA_L_DETERM_95_64_i_76" offset="0x1988" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_77" acronym="VDMA_L_DETERM_95_64_i_77" offset="0x19A8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_78" acronym="VDMA_L_DETERM_95_64_i_78" offset="0x19C8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_79" acronym="VDMA_L_DETERM_95_64_i_79" offset="0x19E8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_80" acronym="VDMA_L_DETERM_95_64_i_80" offset="0x1A08" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_81" acronym="VDMA_L_DETERM_95_64_i_81" offset="0x1A28" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_82" acronym="VDMA_L_DETERM_95_64_i_82" offset="0x1A48" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_83" acronym="VDMA_L_DETERM_95_64_i_83" offset="0x1A68" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_84" acronym="VDMA_L_DETERM_95_64_i_84" offset="0x1A88" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_85" acronym="VDMA_L_DETERM_95_64_i_85" offset="0x1AA8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_86" acronym="VDMA_L_DETERM_95_64_i_86" offset="0x1AC8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_87" acronym="VDMA_L_DETERM_95_64_i_87" offset="0x1AE8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_88" acronym="VDMA_L_DETERM_95_64_i_88" offset="0x1B08" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_89" acronym="VDMA_L_DETERM_95_64_i_89" offset="0x1B28" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_90" acronym="VDMA_L_DETERM_95_64_i_90" offset="0x1B48" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_91" acronym="VDMA_L_DETERM_95_64_i_91" offset="0x1B68" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_92" acronym="VDMA_L_DETERM_95_64_i_92" offset="0x1B88" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_93" acronym="VDMA_L_DETERM_95_64_i_93" offset="0x1BA8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_94" acronym="VDMA_L_DETERM_95_64_i_94" offset="0x1BC8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_95" acronym="VDMA_L_DETERM_95_64_i_95" offset="0x1BE8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_96" acronym="VDMA_L_DETERM_95_64_i_96" offset="0x1C08" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_97" acronym="VDMA_L_DETERM_95_64_i_97" offset="0x1C28" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_98" acronym="VDMA_L_DETERM_95_64_i_98" offset="0x1C48" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_99" acronym="VDMA_L_DETERM_95_64_i_99" offset="0x1C68" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_100" acronym="VDMA_L_DETERM_95_64_i_100" offset="0x1C88" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_101" acronym="VDMA_L_DETERM_95_64_i_101" offset="0x1CA8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_102" acronym="VDMA_L_DETERM_95_64_i_102" offset="0x1CC8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_103" acronym="VDMA_L_DETERM_95_64_i_103" offset="0x1CE8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_104" acronym="VDMA_L_DETERM_95_64_i_104" offset="0x1D08" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_105" acronym="VDMA_L_DETERM_95_64_i_105" offset="0x1D28" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_106" acronym="VDMA_L_DETERM_95_64_i_106" offset="0x1D48" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_107" acronym="VDMA_L_DETERM_95_64_i_107" offset="0x1D68" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_108" acronym="VDMA_L_DETERM_95_64_i_108" offset="0x1D88" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_109" acronym="VDMA_L_DETERM_95_64_i_109" offset="0x1DA8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_110" acronym="VDMA_L_DETERM_95_64_i_110" offset="0x1DC8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_111" acronym="VDMA_L_DETERM_95_64_i_111" offset="0x1DE8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_112" acronym="VDMA_L_DETERM_95_64_i_112" offset="0x1E08" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_113" acronym="VDMA_L_DETERM_95_64_i_113" offset="0x1E28" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_114" acronym="VDMA_L_DETERM_95_64_i_114" offset="0x1E48" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_115" acronym="VDMA_L_DETERM_95_64_i_115" offset="0x1E68" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_116" acronym="VDMA_L_DETERM_95_64_i_116" offset="0x1E88" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_117" acronym="VDMA_L_DETERM_95_64_i_117" offset="0x1EA8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_118" acronym="VDMA_L_DETERM_95_64_i_118" offset="0x1EC8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_119" acronym="VDMA_L_DETERM_95_64_i_119" offset="0x1EE8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_120" acronym="VDMA_L_DETERM_95_64_i_120" offset="0x1F08" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_121" acronym="VDMA_L_DETERM_95_64_i_121" offset="0x1F28" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_122" acronym="VDMA_L_DETERM_95_64_i_122" offset="0x1F48" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_123" acronym="VDMA_L_DETERM_95_64_i_123" offset="0x1F68" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_124" acronym="VDMA_L_DETERM_95_64_i_124" offset="0x1F88" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_125" acronym="VDMA_L_DETERM_95_64_i_125" offset="0x1FA8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_126" acronym="VDMA_L_DETERM_95_64_i_126" offset="0x1FC8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_95_64_i_127" acronym="VDMA_L_DETERM_95_64_i_127" offset="0x1FE8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_95_TO_64" width="32" begin="31" end="0" resetval="0x--------" description="bits [95..64] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_0" acronym="VDMA_L_DETERM_127_96_i_0" offset="0x100C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_1" acronym="VDMA_L_DETERM_127_96_i_1" offset="0x102C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_2" acronym="VDMA_L_DETERM_127_96_i_2" offset="0x104C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_3" acronym="VDMA_L_DETERM_127_96_i_3" offset="0x106C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_4" acronym="VDMA_L_DETERM_127_96_i_4" offset="0x108C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_5" acronym="VDMA_L_DETERM_127_96_i_5" offset="0x10AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_6" acronym="VDMA_L_DETERM_127_96_i_6" offset="0x10CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_7" acronym="VDMA_L_DETERM_127_96_i_7" offset="0x10EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_8" acronym="VDMA_L_DETERM_127_96_i_8" offset="0x110C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_9" acronym="VDMA_L_DETERM_127_96_i_9" offset="0x112C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_10" acronym="VDMA_L_DETERM_127_96_i_10" offset="0x114C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_11" acronym="VDMA_L_DETERM_127_96_i_11" offset="0x116C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_12" acronym="VDMA_L_DETERM_127_96_i_12" offset="0x118C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_13" acronym="VDMA_L_DETERM_127_96_i_13" offset="0x11AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_14" acronym="VDMA_L_DETERM_127_96_i_14" offset="0x11CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_15" acronym="VDMA_L_DETERM_127_96_i_15" offset="0x11EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_16" acronym="VDMA_L_DETERM_127_96_i_16" offset="0x120C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_17" acronym="VDMA_L_DETERM_127_96_i_17" offset="0x122C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_18" acronym="VDMA_L_DETERM_127_96_i_18" offset="0x124C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_19" acronym="VDMA_L_DETERM_127_96_i_19" offset="0x126C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_20" acronym="VDMA_L_DETERM_127_96_i_20" offset="0x128C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_21" acronym="VDMA_L_DETERM_127_96_i_21" offset="0x12AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_22" acronym="VDMA_L_DETERM_127_96_i_22" offset="0x12CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_23" acronym="VDMA_L_DETERM_127_96_i_23" offset="0x12EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_24" acronym="VDMA_L_DETERM_127_96_i_24" offset="0x130C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_25" acronym="VDMA_L_DETERM_127_96_i_25" offset="0x132C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_26" acronym="VDMA_L_DETERM_127_96_i_26" offset="0x134C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_27" acronym="VDMA_L_DETERM_127_96_i_27" offset="0x136C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_28" acronym="VDMA_L_DETERM_127_96_i_28" offset="0x138C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_29" acronym="VDMA_L_DETERM_127_96_i_29" offset="0x13AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_30" acronym="VDMA_L_DETERM_127_96_i_30" offset="0x13CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_31" acronym="VDMA_L_DETERM_127_96_i_31" offset="0x13EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_32" acronym="VDMA_L_DETERM_127_96_i_32" offset="0x140C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_33" acronym="VDMA_L_DETERM_127_96_i_33" offset="0x142C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_34" acronym="VDMA_L_DETERM_127_96_i_34" offset="0x144C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_35" acronym="VDMA_L_DETERM_127_96_i_35" offset="0x146C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_36" acronym="VDMA_L_DETERM_127_96_i_36" offset="0x148C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_37" acronym="VDMA_L_DETERM_127_96_i_37" offset="0x14AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_38" acronym="VDMA_L_DETERM_127_96_i_38" offset="0x14CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_39" acronym="VDMA_L_DETERM_127_96_i_39" offset="0x14EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_40" acronym="VDMA_L_DETERM_127_96_i_40" offset="0x150C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_41" acronym="VDMA_L_DETERM_127_96_i_41" offset="0x152C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_42" acronym="VDMA_L_DETERM_127_96_i_42" offset="0x154C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_43" acronym="VDMA_L_DETERM_127_96_i_43" offset="0x156C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_44" acronym="VDMA_L_DETERM_127_96_i_44" offset="0x158C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_45" acronym="VDMA_L_DETERM_127_96_i_45" offset="0x15AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_46" acronym="VDMA_L_DETERM_127_96_i_46" offset="0x15CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_47" acronym="VDMA_L_DETERM_127_96_i_47" offset="0x15EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_48" acronym="VDMA_L_DETERM_127_96_i_48" offset="0x160C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_49" acronym="VDMA_L_DETERM_127_96_i_49" offset="0x162C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_50" acronym="VDMA_L_DETERM_127_96_i_50" offset="0x164C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_51" acronym="VDMA_L_DETERM_127_96_i_51" offset="0x166C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_52" acronym="VDMA_L_DETERM_127_96_i_52" offset="0x168C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_53" acronym="VDMA_L_DETERM_127_96_i_53" offset="0x16AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_54" acronym="VDMA_L_DETERM_127_96_i_54" offset="0x16CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_55" acronym="VDMA_L_DETERM_127_96_i_55" offset="0x16EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_56" acronym="VDMA_L_DETERM_127_96_i_56" offset="0x170C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_57" acronym="VDMA_L_DETERM_127_96_i_57" offset="0x172C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_58" acronym="VDMA_L_DETERM_127_96_i_58" offset="0x174C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_59" acronym="VDMA_L_DETERM_127_96_i_59" offset="0x176C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_60" acronym="VDMA_L_DETERM_127_96_i_60" offset="0x178C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_61" acronym="VDMA_L_DETERM_127_96_i_61" offset="0x17AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_62" acronym="VDMA_L_DETERM_127_96_i_62" offset="0x17CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_63" acronym="VDMA_L_DETERM_127_96_i_63" offset="0x17EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_64" acronym="VDMA_L_DETERM_127_96_i_64" offset="0x180C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_65" acronym="VDMA_L_DETERM_127_96_i_65" offset="0x182C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_66" acronym="VDMA_L_DETERM_127_96_i_66" offset="0x184C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_67" acronym="VDMA_L_DETERM_127_96_i_67" offset="0x186C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_68" acronym="VDMA_L_DETERM_127_96_i_68" offset="0x188C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_69" acronym="VDMA_L_DETERM_127_96_i_69" offset="0x18AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_70" acronym="VDMA_L_DETERM_127_96_i_70" offset="0x18CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_71" acronym="VDMA_L_DETERM_127_96_i_71" offset="0x18EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_72" acronym="VDMA_L_DETERM_127_96_i_72" offset="0x190C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_73" acronym="VDMA_L_DETERM_127_96_i_73" offset="0x192C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_74" acronym="VDMA_L_DETERM_127_96_i_74" offset="0x194C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_75" acronym="VDMA_L_DETERM_127_96_i_75" offset="0x196C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_76" acronym="VDMA_L_DETERM_127_96_i_76" offset="0x198C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_77" acronym="VDMA_L_DETERM_127_96_i_77" offset="0x19AC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_78" acronym="VDMA_L_DETERM_127_96_i_78" offset="0x19CC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_79" acronym="VDMA_L_DETERM_127_96_i_79" offset="0x19EC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_80" acronym="VDMA_L_DETERM_127_96_i_80" offset="0x1A0C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_81" acronym="VDMA_L_DETERM_127_96_i_81" offset="0x1A2C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_82" acronym="VDMA_L_DETERM_127_96_i_82" offset="0x1A4C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_83" acronym="VDMA_L_DETERM_127_96_i_83" offset="0x1A6C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_84" acronym="VDMA_L_DETERM_127_96_i_84" offset="0x1A8C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_85" acronym="VDMA_L_DETERM_127_96_i_85" offset="0x1AAC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_86" acronym="VDMA_L_DETERM_127_96_i_86" offset="0x1ACC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_87" acronym="VDMA_L_DETERM_127_96_i_87" offset="0x1AEC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_88" acronym="VDMA_L_DETERM_127_96_i_88" offset="0x1B0C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_89" acronym="VDMA_L_DETERM_127_96_i_89" offset="0x1B2C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_90" acronym="VDMA_L_DETERM_127_96_i_90" offset="0x1B4C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_91" acronym="VDMA_L_DETERM_127_96_i_91" offset="0x1B6C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_92" acronym="VDMA_L_DETERM_127_96_i_92" offset="0x1B8C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_93" acronym="VDMA_L_DETERM_127_96_i_93" offset="0x1BAC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_94" acronym="VDMA_L_DETERM_127_96_i_94" offset="0x1BCC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_95" acronym="VDMA_L_DETERM_127_96_i_95" offset="0x1BEC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_96" acronym="VDMA_L_DETERM_127_96_i_96" offset="0x1C0C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_97" acronym="VDMA_L_DETERM_127_96_i_97" offset="0x1C2C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_98" acronym="VDMA_L_DETERM_127_96_i_98" offset="0x1C4C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_99" acronym="VDMA_L_DETERM_127_96_i_99" offset="0x1C6C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_100" acronym="VDMA_L_DETERM_127_96_i_100" offset="0x1C8C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_101" acronym="VDMA_L_DETERM_127_96_i_101" offset="0x1CAC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_102" acronym="VDMA_L_DETERM_127_96_i_102" offset="0x1CCC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_103" acronym="VDMA_L_DETERM_127_96_i_103" offset="0x1CEC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_104" acronym="VDMA_L_DETERM_127_96_i_104" offset="0x1D0C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_105" acronym="VDMA_L_DETERM_127_96_i_105" offset="0x1D2C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_106" acronym="VDMA_L_DETERM_127_96_i_106" offset="0x1D4C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_107" acronym="VDMA_L_DETERM_127_96_i_107" offset="0x1D6C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_108" acronym="VDMA_L_DETERM_127_96_i_108" offset="0x1D8C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_109" acronym="VDMA_L_DETERM_127_96_i_109" offset="0x1DAC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_110" acronym="VDMA_L_DETERM_127_96_i_110" offset="0x1DCC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_111" acronym="VDMA_L_DETERM_127_96_i_111" offset="0x1DEC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_112" acronym="VDMA_L_DETERM_127_96_i_112" offset="0x1E0C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_113" acronym="VDMA_L_DETERM_127_96_i_113" offset="0x1E2C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_114" acronym="VDMA_L_DETERM_127_96_i_114" offset="0x1E4C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_115" acronym="VDMA_L_DETERM_127_96_i_115" offset="0x1E6C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_116" acronym="VDMA_L_DETERM_127_96_i_116" offset="0x1E8C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_117" acronym="VDMA_L_DETERM_127_96_i_117" offset="0x1EAC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_118" acronym="VDMA_L_DETERM_127_96_i_118" offset="0x1ECC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_119" acronym="VDMA_L_DETERM_127_96_i_119" offset="0x1EEC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_120" acronym="VDMA_L_DETERM_127_96_i_120" offset="0x1F0C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_121" acronym="VDMA_L_DETERM_127_96_i_121" offset="0x1F2C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_122" acronym="VDMA_L_DETERM_127_96_i_122" offset="0x1F4C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_123" acronym="VDMA_L_DETERM_127_96_i_123" offset="0x1F6C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_124" acronym="VDMA_L_DETERM_127_96_i_124" offset="0x1F8C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_125" acronym="VDMA_L_DETERM_127_96_i_125" offset="0x1FAC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_126" acronym="VDMA_L_DETERM_127_96_i_126" offset="0x1FCC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_L_DETERM_127_96_i_127" acronym="VDMA_L_DETERM_127_96_i_127" offset="0x1FEC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of least significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_127_TO_96" width="32" begin="31" end="0" resetval="0x--------" description="bits [127..96] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_0" acronym="VDMA_H_DETERM_31_0_i_0" offset="0x1010" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_1" acronym="VDMA_H_DETERM_31_0_i_1" offset="0x1030" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_2" acronym="VDMA_H_DETERM_31_0_i_2" offset="0x1050" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_3" acronym="VDMA_H_DETERM_31_0_i_3" offset="0x1070" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_4" acronym="VDMA_H_DETERM_31_0_i_4" offset="0x1090" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_5" acronym="VDMA_H_DETERM_31_0_i_5" offset="0x10B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_6" acronym="VDMA_H_DETERM_31_0_i_6" offset="0x10D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_7" acronym="VDMA_H_DETERM_31_0_i_7" offset="0x10F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_8" acronym="VDMA_H_DETERM_31_0_i_8" offset="0x1110" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_9" acronym="VDMA_H_DETERM_31_0_i_9" offset="0x1130" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_10" acronym="VDMA_H_DETERM_31_0_i_10" offset="0x1150" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_11" acronym="VDMA_H_DETERM_31_0_i_11" offset="0x1170" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_12" acronym="VDMA_H_DETERM_31_0_i_12" offset="0x1190" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_13" acronym="VDMA_H_DETERM_31_0_i_13" offset="0x11B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_14" acronym="VDMA_H_DETERM_31_0_i_14" offset="0x11D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_15" acronym="VDMA_H_DETERM_31_0_i_15" offset="0x11F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_16" acronym="VDMA_H_DETERM_31_0_i_16" offset="0x1210" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_17" acronym="VDMA_H_DETERM_31_0_i_17" offset="0x1230" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_18" acronym="VDMA_H_DETERM_31_0_i_18" offset="0x1250" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_19" acronym="VDMA_H_DETERM_31_0_i_19" offset="0x1270" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_20" acronym="VDMA_H_DETERM_31_0_i_20" offset="0x1290" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_21" acronym="VDMA_H_DETERM_31_0_i_21" offset="0x12B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_22" acronym="VDMA_H_DETERM_31_0_i_22" offset="0x12D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_23" acronym="VDMA_H_DETERM_31_0_i_23" offset="0x12F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_24" acronym="VDMA_H_DETERM_31_0_i_24" offset="0x1310" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_25" acronym="VDMA_H_DETERM_31_0_i_25" offset="0x1330" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_26" acronym="VDMA_H_DETERM_31_0_i_26" offset="0x1350" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_27" acronym="VDMA_H_DETERM_31_0_i_27" offset="0x1370" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_28" acronym="VDMA_H_DETERM_31_0_i_28" offset="0x1390" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_29" acronym="VDMA_H_DETERM_31_0_i_29" offset="0x13B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_30" acronym="VDMA_H_DETERM_31_0_i_30" offset="0x13D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_31" acronym="VDMA_H_DETERM_31_0_i_31" offset="0x13F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_32" acronym="VDMA_H_DETERM_31_0_i_32" offset="0x1410" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_33" acronym="VDMA_H_DETERM_31_0_i_33" offset="0x1430" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_34" acronym="VDMA_H_DETERM_31_0_i_34" offset="0x1450" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_35" acronym="VDMA_H_DETERM_31_0_i_35" offset="0x1470" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_36" acronym="VDMA_H_DETERM_31_0_i_36" offset="0x1490" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_37" acronym="VDMA_H_DETERM_31_0_i_37" offset="0x14B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_38" acronym="VDMA_H_DETERM_31_0_i_38" offset="0x14D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_39" acronym="VDMA_H_DETERM_31_0_i_39" offset="0x14F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_40" acronym="VDMA_H_DETERM_31_0_i_40" offset="0x1510" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_41" acronym="VDMA_H_DETERM_31_0_i_41" offset="0x1530" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_42" acronym="VDMA_H_DETERM_31_0_i_42" offset="0x1550" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_43" acronym="VDMA_H_DETERM_31_0_i_43" offset="0x1570" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_44" acronym="VDMA_H_DETERM_31_0_i_44" offset="0x1590" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_45" acronym="VDMA_H_DETERM_31_0_i_45" offset="0x15B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_46" acronym="VDMA_H_DETERM_31_0_i_46" offset="0x15D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_47" acronym="VDMA_H_DETERM_31_0_i_47" offset="0x15F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_48" acronym="VDMA_H_DETERM_31_0_i_48" offset="0x1610" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_49" acronym="VDMA_H_DETERM_31_0_i_49" offset="0x1630" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_50" acronym="VDMA_H_DETERM_31_0_i_50" offset="0x1650" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_51" acronym="VDMA_H_DETERM_31_0_i_51" offset="0x1670" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_52" acronym="VDMA_H_DETERM_31_0_i_52" offset="0x1690" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_53" acronym="VDMA_H_DETERM_31_0_i_53" offset="0x16B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_54" acronym="VDMA_H_DETERM_31_0_i_54" offset="0x16D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_55" acronym="VDMA_H_DETERM_31_0_i_55" offset="0x16F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_56" acronym="VDMA_H_DETERM_31_0_i_56" offset="0x1710" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_57" acronym="VDMA_H_DETERM_31_0_i_57" offset="0x1730" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_58" acronym="VDMA_H_DETERM_31_0_i_58" offset="0x1750" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_59" acronym="VDMA_H_DETERM_31_0_i_59" offset="0x1770" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_60" acronym="VDMA_H_DETERM_31_0_i_60" offset="0x1790" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_61" acronym="VDMA_H_DETERM_31_0_i_61" offset="0x17B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_62" acronym="VDMA_H_DETERM_31_0_i_62" offset="0x17D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_63" acronym="VDMA_H_DETERM_31_0_i_63" offset="0x17F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_64" acronym="VDMA_H_DETERM_31_0_i_64" offset="0x1810" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_65" acronym="VDMA_H_DETERM_31_0_i_65" offset="0x1830" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_66" acronym="VDMA_H_DETERM_31_0_i_66" offset="0x1850" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_67" acronym="VDMA_H_DETERM_31_0_i_67" offset="0x1870" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_68" acronym="VDMA_H_DETERM_31_0_i_68" offset="0x1890" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_69" acronym="VDMA_H_DETERM_31_0_i_69" offset="0x18B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_70" acronym="VDMA_H_DETERM_31_0_i_70" offset="0x18D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_71" acronym="VDMA_H_DETERM_31_0_i_71" offset="0x18F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_72" acronym="VDMA_H_DETERM_31_0_i_72" offset="0x1910" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_73" acronym="VDMA_H_DETERM_31_0_i_73" offset="0x1930" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_74" acronym="VDMA_H_DETERM_31_0_i_74" offset="0x1950" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_75" acronym="VDMA_H_DETERM_31_0_i_75" offset="0x1970" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_76" acronym="VDMA_H_DETERM_31_0_i_76" offset="0x1990" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_77" acronym="VDMA_H_DETERM_31_0_i_77" offset="0x19B0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_78" acronym="VDMA_H_DETERM_31_0_i_78" offset="0x19D0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_79" acronym="VDMA_H_DETERM_31_0_i_79" offset="0x19F0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_80" acronym="VDMA_H_DETERM_31_0_i_80" offset="0x1A10" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_81" acronym="VDMA_H_DETERM_31_0_i_81" offset="0x1A30" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_82" acronym="VDMA_H_DETERM_31_0_i_82" offset="0x1A50" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_83" acronym="VDMA_H_DETERM_31_0_i_83" offset="0x1A70" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_84" acronym="VDMA_H_DETERM_31_0_i_84" offset="0x1A90" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_85" acronym="VDMA_H_DETERM_31_0_i_85" offset="0x1AB0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_86" acronym="VDMA_H_DETERM_31_0_i_86" offset="0x1AD0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_87" acronym="VDMA_H_DETERM_31_0_i_87" offset="0x1AF0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_88" acronym="VDMA_H_DETERM_31_0_i_88" offset="0x1B10" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_89" acronym="VDMA_H_DETERM_31_0_i_89" offset="0x1B30" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_90" acronym="VDMA_H_DETERM_31_0_i_90" offset="0x1B50" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_91" acronym="VDMA_H_DETERM_31_0_i_91" offset="0x1B70" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_92" acronym="VDMA_H_DETERM_31_0_i_92" offset="0x1B90" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_93" acronym="VDMA_H_DETERM_31_0_i_93" offset="0x1BB0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_94" acronym="VDMA_H_DETERM_31_0_i_94" offset="0x1BD0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_95" acronym="VDMA_H_DETERM_31_0_i_95" offset="0x1BF0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_96" acronym="VDMA_H_DETERM_31_0_i_96" offset="0x1C10" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_97" acronym="VDMA_H_DETERM_31_0_i_97" offset="0x1C30" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_98" acronym="VDMA_H_DETERM_31_0_i_98" offset="0x1C50" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_99" acronym="VDMA_H_DETERM_31_0_i_99" offset="0x1C70" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_100" acronym="VDMA_H_DETERM_31_0_i_100" offset="0x1C90" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_101" acronym="VDMA_H_DETERM_31_0_i_101" offset="0x1CB0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_102" acronym="VDMA_H_DETERM_31_0_i_102" offset="0x1CD0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_103" acronym="VDMA_H_DETERM_31_0_i_103" offset="0x1CF0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_104" acronym="VDMA_H_DETERM_31_0_i_104" offset="0x1D10" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_105" acronym="VDMA_H_DETERM_31_0_i_105" offset="0x1D30" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_106" acronym="VDMA_H_DETERM_31_0_i_106" offset="0x1D50" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_107" acronym="VDMA_H_DETERM_31_0_i_107" offset="0x1D70" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_108" acronym="VDMA_H_DETERM_31_0_i_108" offset="0x1D90" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_109" acronym="VDMA_H_DETERM_31_0_i_109" offset="0x1DB0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_110" acronym="VDMA_H_DETERM_31_0_i_110" offset="0x1DD0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_111" acronym="VDMA_H_DETERM_31_0_i_111" offset="0x1DF0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_112" acronym="VDMA_H_DETERM_31_0_i_112" offset="0x1E10" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_113" acronym="VDMA_H_DETERM_31_0_i_113" offset="0x1E30" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_114" acronym="VDMA_H_DETERM_31_0_i_114" offset="0x1E50" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_115" acronym="VDMA_H_DETERM_31_0_i_115" offset="0x1E70" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_116" acronym="VDMA_H_DETERM_31_0_i_116" offset="0x1E90" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_117" acronym="VDMA_H_DETERM_31_0_i_117" offset="0x1EB0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_118" acronym="VDMA_H_DETERM_31_0_i_118" offset="0x1ED0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_119" acronym="VDMA_H_DETERM_31_0_i_119" offset="0x1EF0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_120" acronym="VDMA_H_DETERM_31_0_i_120" offset="0x1F10" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_121" acronym="VDMA_H_DETERM_31_0_i_121" offset="0x1F30" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_122" acronym="VDMA_H_DETERM_31_0_i_122" offset="0x1F50" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_123" acronym="VDMA_H_DETERM_31_0_i_123" offset="0x1F70" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_124" acronym="VDMA_H_DETERM_31_0_i_124" offset="0x1F90" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_125" acronym="VDMA_H_DETERM_31_0_i_125" offset="0x1FB0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_126" acronym="VDMA_H_DETERM_31_0_i_126" offset="0x1FD0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_31_0_i_127" acronym="VDMA_H_DETERM_31_0_i_127" offset="0x1FF0" width="32" description="Least significant 32b word of deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_159_TO_128" width="32" begin="31" end="0" resetval="0x--------" description="bits [159..128] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_0" acronym="VDMA_H_DETERM_63_32_i_0" offset="0x1014" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_1" acronym="VDMA_H_DETERM_63_32_i_1" offset="0x1034" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_2" acronym="VDMA_H_DETERM_63_32_i_2" offset="0x1054" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_3" acronym="VDMA_H_DETERM_63_32_i_3" offset="0x1074" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_4" acronym="VDMA_H_DETERM_63_32_i_4" offset="0x1094" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_5" acronym="VDMA_H_DETERM_63_32_i_5" offset="0x10B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_6" acronym="VDMA_H_DETERM_63_32_i_6" offset="0x10D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_7" acronym="VDMA_H_DETERM_63_32_i_7" offset="0x10F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_8" acronym="VDMA_H_DETERM_63_32_i_8" offset="0x1114" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_9" acronym="VDMA_H_DETERM_63_32_i_9" offset="0x1134" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_10" acronym="VDMA_H_DETERM_63_32_i_10" offset="0x1154" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_11" acronym="VDMA_H_DETERM_63_32_i_11" offset="0x1174" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_12" acronym="VDMA_H_DETERM_63_32_i_12" offset="0x1194" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_13" acronym="VDMA_H_DETERM_63_32_i_13" offset="0x11B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_14" acronym="VDMA_H_DETERM_63_32_i_14" offset="0x11D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_15" acronym="VDMA_H_DETERM_63_32_i_15" offset="0x11F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_16" acronym="VDMA_H_DETERM_63_32_i_16" offset="0x1214" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_17" acronym="VDMA_H_DETERM_63_32_i_17" offset="0x1234" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_18" acronym="VDMA_H_DETERM_63_32_i_18" offset="0x1254" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_19" acronym="VDMA_H_DETERM_63_32_i_19" offset="0x1274" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_20" acronym="VDMA_H_DETERM_63_32_i_20" offset="0x1294" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_21" acronym="VDMA_H_DETERM_63_32_i_21" offset="0x12B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_22" acronym="VDMA_H_DETERM_63_32_i_22" offset="0x12D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_23" acronym="VDMA_H_DETERM_63_32_i_23" offset="0x12F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_24" acronym="VDMA_H_DETERM_63_32_i_24" offset="0x1314" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_25" acronym="VDMA_H_DETERM_63_32_i_25" offset="0x1334" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_26" acronym="VDMA_H_DETERM_63_32_i_26" offset="0x1354" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_27" acronym="VDMA_H_DETERM_63_32_i_27" offset="0x1374" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_28" acronym="VDMA_H_DETERM_63_32_i_28" offset="0x1394" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_29" acronym="VDMA_H_DETERM_63_32_i_29" offset="0x13B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_30" acronym="VDMA_H_DETERM_63_32_i_30" offset="0x13D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_31" acronym="VDMA_H_DETERM_63_32_i_31" offset="0x13F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_32" acronym="VDMA_H_DETERM_63_32_i_32" offset="0x1414" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_33" acronym="VDMA_H_DETERM_63_32_i_33" offset="0x1434" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_34" acronym="VDMA_H_DETERM_63_32_i_34" offset="0x1454" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_35" acronym="VDMA_H_DETERM_63_32_i_35" offset="0x1474" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_36" acronym="VDMA_H_DETERM_63_32_i_36" offset="0x1494" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_37" acronym="VDMA_H_DETERM_63_32_i_37" offset="0x14B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_38" acronym="VDMA_H_DETERM_63_32_i_38" offset="0x14D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_39" acronym="VDMA_H_DETERM_63_32_i_39" offset="0x14F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_40" acronym="VDMA_H_DETERM_63_32_i_40" offset="0x1514" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_41" acronym="VDMA_H_DETERM_63_32_i_41" offset="0x1534" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_42" acronym="VDMA_H_DETERM_63_32_i_42" offset="0x1554" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_43" acronym="VDMA_H_DETERM_63_32_i_43" offset="0x1574" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_44" acronym="VDMA_H_DETERM_63_32_i_44" offset="0x1594" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_45" acronym="VDMA_H_DETERM_63_32_i_45" offset="0x15B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_46" acronym="VDMA_H_DETERM_63_32_i_46" offset="0x15D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_47" acronym="VDMA_H_DETERM_63_32_i_47" offset="0x15F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_48" acronym="VDMA_H_DETERM_63_32_i_48" offset="0x1614" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_49" acronym="VDMA_H_DETERM_63_32_i_49" offset="0x1634" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_50" acronym="VDMA_H_DETERM_63_32_i_50" offset="0x1654" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_51" acronym="VDMA_H_DETERM_63_32_i_51" offset="0x1674" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_52" acronym="VDMA_H_DETERM_63_32_i_52" offset="0x1694" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_53" acronym="VDMA_H_DETERM_63_32_i_53" offset="0x16B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_54" acronym="VDMA_H_DETERM_63_32_i_54" offset="0x16D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_55" acronym="VDMA_H_DETERM_63_32_i_55" offset="0x16F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_56" acronym="VDMA_H_DETERM_63_32_i_56" offset="0x1714" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_57" acronym="VDMA_H_DETERM_63_32_i_57" offset="0x1734" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_58" acronym="VDMA_H_DETERM_63_32_i_58" offset="0x1754" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_59" acronym="VDMA_H_DETERM_63_32_i_59" offset="0x1774" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_60" acronym="VDMA_H_DETERM_63_32_i_60" offset="0x1794" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_61" acronym="VDMA_H_DETERM_63_32_i_61" offset="0x17B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_62" acronym="VDMA_H_DETERM_63_32_i_62" offset="0x17D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_63" acronym="VDMA_H_DETERM_63_32_i_63" offset="0x17F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_64" acronym="VDMA_H_DETERM_63_32_i_64" offset="0x1814" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_65" acronym="VDMA_H_DETERM_63_32_i_65" offset="0x1834" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_66" acronym="VDMA_H_DETERM_63_32_i_66" offset="0x1854" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_67" acronym="VDMA_H_DETERM_63_32_i_67" offset="0x1874" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_68" acronym="VDMA_H_DETERM_63_32_i_68" offset="0x1894" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_69" acronym="VDMA_H_DETERM_63_32_i_69" offset="0x18B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_70" acronym="VDMA_H_DETERM_63_32_i_70" offset="0x18D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_71" acronym="VDMA_H_DETERM_63_32_i_71" offset="0x18F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_72" acronym="VDMA_H_DETERM_63_32_i_72" offset="0x1914" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_73" acronym="VDMA_H_DETERM_63_32_i_73" offset="0x1934" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_74" acronym="VDMA_H_DETERM_63_32_i_74" offset="0x1954" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_75" acronym="VDMA_H_DETERM_63_32_i_75" offset="0x1974" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_76" acronym="VDMA_H_DETERM_63_32_i_76" offset="0x1994" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_77" acronym="VDMA_H_DETERM_63_32_i_77" offset="0x19B4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_78" acronym="VDMA_H_DETERM_63_32_i_78" offset="0x19D4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_79" acronym="VDMA_H_DETERM_63_32_i_79" offset="0x19F4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_80" acronym="VDMA_H_DETERM_63_32_i_80" offset="0x1A14" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_81" acronym="VDMA_H_DETERM_63_32_i_81" offset="0x1A34" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_82" acronym="VDMA_H_DETERM_63_32_i_82" offset="0x1A54" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_83" acronym="VDMA_H_DETERM_63_32_i_83" offset="0x1A74" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_84" acronym="VDMA_H_DETERM_63_32_i_84" offset="0x1A94" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_85" acronym="VDMA_H_DETERM_63_32_i_85" offset="0x1AB4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_86" acronym="VDMA_H_DETERM_63_32_i_86" offset="0x1AD4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_87" acronym="VDMA_H_DETERM_63_32_i_87" offset="0x1AF4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_88" acronym="VDMA_H_DETERM_63_32_i_88" offset="0x1B14" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_89" acronym="VDMA_H_DETERM_63_32_i_89" offset="0x1B34" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_90" acronym="VDMA_H_DETERM_63_32_i_90" offset="0x1B54" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_91" acronym="VDMA_H_DETERM_63_32_i_91" offset="0x1B74" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_92" acronym="VDMA_H_DETERM_63_32_i_92" offset="0x1B94" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_93" acronym="VDMA_H_DETERM_63_32_i_93" offset="0x1BB4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_94" acronym="VDMA_H_DETERM_63_32_i_94" offset="0x1BD4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_95" acronym="VDMA_H_DETERM_63_32_i_95" offset="0x1BF4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_96" acronym="VDMA_H_DETERM_63_32_i_96" offset="0x1C14" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_97" acronym="VDMA_H_DETERM_63_32_i_97" offset="0x1C34" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_98" acronym="VDMA_H_DETERM_63_32_i_98" offset="0x1C54" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_99" acronym="VDMA_H_DETERM_63_32_i_99" offset="0x1C74" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_100" acronym="VDMA_H_DETERM_63_32_i_100" offset="0x1C94" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_101" acronym="VDMA_H_DETERM_63_32_i_101" offset="0x1CB4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_102" acronym="VDMA_H_DETERM_63_32_i_102" offset="0x1CD4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_103" acronym="VDMA_H_DETERM_63_32_i_103" offset="0x1CF4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_104" acronym="VDMA_H_DETERM_63_32_i_104" offset="0x1D14" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_105" acronym="VDMA_H_DETERM_63_32_i_105" offset="0x1D34" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_106" acronym="VDMA_H_DETERM_63_32_i_106" offset="0x1D54" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_107" acronym="VDMA_H_DETERM_63_32_i_107" offset="0x1D74" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_108" acronym="VDMA_H_DETERM_63_32_i_108" offset="0x1D94" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_109" acronym="VDMA_H_DETERM_63_32_i_109" offset="0x1DB4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_110" acronym="VDMA_H_DETERM_63_32_i_110" offset="0x1DD4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_111" acronym="VDMA_H_DETERM_63_32_i_111" offset="0x1DF4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_112" acronym="VDMA_H_DETERM_63_32_i_112" offset="0x1E14" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_113" acronym="VDMA_H_DETERM_63_32_i_113" offset="0x1E34" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_114" acronym="VDMA_H_DETERM_63_32_i_114" offset="0x1E54" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_115" acronym="VDMA_H_DETERM_63_32_i_115" offset="0x1E74" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_116" acronym="VDMA_H_DETERM_63_32_i_116" offset="0x1E94" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_117" acronym="VDMA_H_DETERM_63_32_i_117" offset="0x1EB4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_118" acronym="VDMA_H_DETERM_63_32_i_118" offset="0x1ED4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_119" acronym="VDMA_H_DETERM_63_32_i_119" offset="0x1EF4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_120" acronym="VDMA_H_DETERM_63_32_i_120" offset="0x1F14" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_121" acronym="VDMA_H_DETERM_63_32_i_121" offset="0x1F34" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_122" acronym="VDMA_H_DETERM_63_32_i_122" offset="0x1F54" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_123" acronym="VDMA_H_DETERM_63_32_i_123" offset="0x1F74" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_124" acronym="VDMA_H_DETERM_63_32_i_124" offset="0x1F94" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_125" acronym="VDMA_H_DETERM_63_32_i_125" offset="0x1FB4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_126" acronym="VDMA_H_DETERM_63_32_i_126" offset="0x1FD4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_63_32_i_127" acronym="VDMA_H_DETERM_63_32_i_127" offset="0x1FF4" width="32" description="32b word positioned at bits [63..32] in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_191_TO_160" width="32" begin="31" end="0" resetval="0x--------" description="bits [191..160] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_0" acronym="VDMA_H_DETERM_95_64_i_0" offset="0x1018" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_1" acronym="VDMA_H_DETERM_95_64_i_1" offset="0x1038" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_2" acronym="VDMA_H_DETERM_95_64_i_2" offset="0x1058" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_3" acronym="VDMA_H_DETERM_95_64_i_3" offset="0x1078" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_4" acronym="VDMA_H_DETERM_95_64_i_4" offset="0x1098" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_5" acronym="VDMA_H_DETERM_95_64_i_5" offset="0x10B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_6" acronym="VDMA_H_DETERM_95_64_i_6" offset="0x10D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_7" acronym="VDMA_H_DETERM_95_64_i_7" offset="0x10F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_8" acronym="VDMA_H_DETERM_95_64_i_8" offset="0x1118" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_9" acronym="VDMA_H_DETERM_95_64_i_9" offset="0x1138" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_10" acronym="VDMA_H_DETERM_95_64_i_10" offset="0x1158" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_11" acronym="VDMA_H_DETERM_95_64_i_11" offset="0x1178" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_12" acronym="VDMA_H_DETERM_95_64_i_12" offset="0x1198" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_13" acronym="VDMA_H_DETERM_95_64_i_13" offset="0x11B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_14" acronym="VDMA_H_DETERM_95_64_i_14" offset="0x11D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_15" acronym="VDMA_H_DETERM_95_64_i_15" offset="0x11F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_16" acronym="VDMA_H_DETERM_95_64_i_16" offset="0x1218" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_17" acronym="VDMA_H_DETERM_95_64_i_17" offset="0x1238" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_18" acronym="VDMA_H_DETERM_95_64_i_18" offset="0x1258" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_19" acronym="VDMA_H_DETERM_95_64_i_19" offset="0x1278" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_20" acronym="VDMA_H_DETERM_95_64_i_20" offset="0x1298" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_21" acronym="VDMA_H_DETERM_95_64_i_21" offset="0x12B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_22" acronym="VDMA_H_DETERM_95_64_i_22" offset="0x12D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_23" acronym="VDMA_H_DETERM_95_64_i_23" offset="0x12F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_24" acronym="VDMA_H_DETERM_95_64_i_24" offset="0x1318" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_25" acronym="VDMA_H_DETERM_95_64_i_25" offset="0x1338" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_26" acronym="VDMA_H_DETERM_95_64_i_26" offset="0x1358" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_27" acronym="VDMA_H_DETERM_95_64_i_27" offset="0x1378" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_28" acronym="VDMA_H_DETERM_95_64_i_28" offset="0x1398" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_29" acronym="VDMA_H_DETERM_95_64_i_29" offset="0x13B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_30" acronym="VDMA_H_DETERM_95_64_i_30" offset="0x13D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_31" acronym="VDMA_H_DETERM_95_64_i_31" offset="0x13F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_32" acronym="VDMA_H_DETERM_95_64_i_32" offset="0x1418" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_33" acronym="VDMA_H_DETERM_95_64_i_33" offset="0x1438" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_34" acronym="VDMA_H_DETERM_95_64_i_34" offset="0x1458" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_35" acronym="VDMA_H_DETERM_95_64_i_35" offset="0x1478" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_36" acronym="VDMA_H_DETERM_95_64_i_36" offset="0x1498" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_37" acronym="VDMA_H_DETERM_95_64_i_37" offset="0x14B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_38" acronym="VDMA_H_DETERM_95_64_i_38" offset="0x14D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_39" acronym="VDMA_H_DETERM_95_64_i_39" offset="0x14F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_40" acronym="VDMA_H_DETERM_95_64_i_40" offset="0x1518" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_41" acronym="VDMA_H_DETERM_95_64_i_41" offset="0x1538" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_42" acronym="VDMA_H_DETERM_95_64_i_42" offset="0x1558" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_43" acronym="VDMA_H_DETERM_95_64_i_43" offset="0x1578" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_44" acronym="VDMA_H_DETERM_95_64_i_44" offset="0x1598" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_45" acronym="VDMA_H_DETERM_95_64_i_45" offset="0x15B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_46" acronym="VDMA_H_DETERM_95_64_i_46" offset="0x15D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_47" acronym="VDMA_H_DETERM_95_64_i_47" offset="0x15F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_48" acronym="VDMA_H_DETERM_95_64_i_48" offset="0x1618" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_49" acronym="VDMA_H_DETERM_95_64_i_49" offset="0x1638" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_50" acronym="VDMA_H_DETERM_95_64_i_50" offset="0x1658" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_51" acronym="VDMA_H_DETERM_95_64_i_51" offset="0x1678" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_52" acronym="VDMA_H_DETERM_95_64_i_52" offset="0x1698" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_53" acronym="VDMA_H_DETERM_95_64_i_53" offset="0x16B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_54" acronym="VDMA_H_DETERM_95_64_i_54" offset="0x16D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_55" acronym="VDMA_H_DETERM_95_64_i_55" offset="0x16F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_56" acronym="VDMA_H_DETERM_95_64_i_56" offset="0x1718" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_57" acronym="VDMA_H_DETERM_95_64_i_57" offset="0x1738" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_58" acronym="VDMA_H_DETERM_95_64_i_58" offset="0x1758" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_59" acronym="VDMA_H_DETERM_95_64_i_59" offset="0x1778" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_60" acronym="VDMA_H_DETERM_95_64_i_60" offset="0x1798" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_61" acronym="VDMA_H_DETERM_95_64_i_61" offset="0x17B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_62" acronym="VDMA_H_DETERM_95_64_i_62" offset="0x17D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_63" acronym="VDMA_H_DETERM_95_64_i_63" offset="0x17F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_64" acronym="VDMA_H_DETERM_95_64_i_64" offset="0x1818" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_65" acronym="VDMA_H_DETERM_95_64_i_65" offset="0x1838" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_66" acronym="VDMA_H_DETERM_95_64_i_66" offset="0x1858" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_67" acronym="VDMA_H_DETERM_95_64_i_67" offset="0x1878" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_68" acronym="VDMA_H_DETERM_95_64_i_68" offset="0x1898" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_69" acronym="VDMA_H_DETERM_95_64_i_69" offset="0x18B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_70" acronym="VDMA_H_DETERM_95_64_i_70" offset="0x18D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_71" acronym="VDMA_H_DETERM_95_64_i_71" offset="0x18F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_72" acronym="VDMA_H_DETERM_95_64_i_72" offset="0x1918" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_73" acronym="VDMA_H_DETERM_95_64_i_73" offset="0x1938" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_74" acronym="VDMA_H_DETERM_95_64_i_74" offset="0x1958" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_75" acronym="VDMA_H_DETERM_95_64_i_75" offset="0x1978" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_76" acronym="VDMA_H_DETERM_95_64_i_76" offset="0x1998" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_77" acronym="VDMA_H_DETERM_95_64_i_77" offset="0x19B8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_78" acronym="VDMA_H_DETERM_95_64_i_78" offset="0x19D8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_79" acronym="VDMA_H_DETERM_95_64_i_79" offset="0x19F8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_80" acronym="VDMA_H_DETERM_95_64_i_80" offset="0x1A18" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_81" acronym="VDMA_H_DETERM_95_64_i_81" offset="0x1A38" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_82" acronym="VDMA_H_DETERM_95_64_i_82" offset="0x1A58" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_83" acronym="VDMA_H_DETERM_95_64_i_83" offset="0x1A78" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_84" acronym="VDMA_H_DETERM_95_64_i_84" offset="0x1A98" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_85" acronym="VDMA_H_DETERM_95_64_i_85" offset="0x1AB8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_86" acronym="VDMA_H_DETERM_95_64_i_86" offset="0x1AD8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_87" acronym="VDMA_H_DETERM_95_64_i_87" offset="0x1AF8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_88" acronym="VDMA_H_DETERM_95_64_i_88" offset="0x1B18" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_89" acronym="VDMA_H_DETERM_95_64_i_89" offset="0x1B38" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_90" acronym="VDMA_H_DETERM_95_64_i_90" offset="0x1B58" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_91" acronym="VDMA_H_DETERM_95_64_i_91" offset="0x1B78" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_92" acronym="VDMA_H_DETERM_95_64_i_92" offset="0x1B98" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_93" acronym="VDMA_H_DETERM_95_64_i_93" offset="0x1BB8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_94" acronym="VDMA_H_DETERM_95_64_i_94" offset="0x1BD8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_95" acronym="VDMA_H_DETERM_95_64_i_95" offset="0x1BF8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_96" acronym="VDMA_H_DETERM_95_64_i_96" offset="0x1C18" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_97" acronym="VDMA_H_DETERM_95_64_i_97" offset="0x1C38" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_98" acronym="VDMA_H_DETERM_95_64_i_98" offset="0x1C58" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_99" acronym="VDMA_H_DETERM_95_64_i_99" offset="0x1C78" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_100" acronym="VDMA_H_DETERM_95_64_i_100" offset="0x1C98" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_101" acronym="VDMA_H_DETERM_95_64_i_101" offset="0x1CB8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_102" acronym="VDMA_H_DETERM_95_64_i_102" offset="0x1CD8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_103" acronym="VDMA_H_DETERM_95_64_i_103" offset="0x1CF8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_104" acronym="VDMA_H_DETERM_95_64_i_104" offset="0x1D18" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_105" acronym="VDMA_H_DETERM_95_64_i_105" offset="0x1D38" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_106" acronym="VDMA_H_DETERM_95_64_i_106" offset="0x1D58" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_107" acronym="VDMA_H_DETERM_95_64_i_107" offset="0x1D78" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_108" acronym="VDMA_H_DETERM_95_64_i_108" offset="0x1D98" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_109" acronym="VDMA_H_DETERM_95_64_i_109" offset="0x1DB8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_110" acronym="VDMA_H_DETERM_95_64_i_110" offset="0x1DD8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_111" acronym="VDMA_H_DETERM_95_64_i_111" offset="0x1DF8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_112" acronym="VDMA_H_DETERM_95_64_i_112" offset="0x1E18" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_113" acronym="VDMA_H_DETERM_95_64_i_113" offset="0x1E38" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_114" acronym="VDMA_H_DETERM_95_64_i_114" offset="0x1E58" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_115" acronym="VDMA_H_DETERM_95_64_i_115" offset="0x1E78" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_116" acronym="VDMA_H_DETERM_95_64_i_116" offset="0x1E98" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_117" acronym="VDMA_H_DETERM_95_64_i_117" offset="0x1EB8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_118" acronym="VDMA_H_DETERM_95_64_i_118" offset="0x1ED8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_119" acronym="VDMA_H_DETERM_95_64_i_119" offset="0x1EF8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_120" acronym="VDMA_H_DETERM_95_64_i_120" offset="0x1F18" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_121" acronym="VDMA_H_DETERM_95_64_i_121" offset="0x1F38" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_122" acronym="VDMA_H_DETERM_95_64_i_122" offset="0x1F58" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_123" acronym="VDMA_H_DETERM_95_64_i_123" offset="0x1F78" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_124" acronym="VDMA_H_DETERM_95_64_i_124" offset="0x1F98" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_125" acronym="VDMA_H_DETERM_95_64_i_125" offset="0x1FB8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_126" acronym="VDMA_H_DETERM_95_64_i_126" offset="0x1FD8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_95_64_i_127" acronym="VDMA_H_DETERM_95_64_i_127" offset="0x1FF8" width="32" description="32b word positioned at bits 95 to 64 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_223_TO_192" width="32" begin="31" end="0" resetval="0x--------" description="bits [223..192] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_0" acronym="VDMA_H_DETERM_127_96_i_0" offset="0x101C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_1" acronym="VDMA_H_DETERM_127_96_i_1" offset="0x103C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_2" acronym="VDMA_H_DETERM_127_96_i_2" offset="0x105C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_3" acronym="VDMA_H_DETERM_127_96_i_3" offset="0x107C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_4" acronym="VDMA_H_DETERM_127_96_i_4" offset="0x109C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_5" acronym="VDMA_H_DETERM_127_96_i_5" offset="0x10BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_6" acronym="VDMA_H_DETERM_127_96_i_6" offset="0x10DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_7" acronym="VDMA_H_DETERM_127_96_i_7" offset="0x10FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_8" acronym="VDMA_H_DETERM_127_96_i_8" offset="0x111C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_9" acronym="VDMA_H_DETERM_127_96_i_9" offset="0x113C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_10" acronym="VDMA_H_DETERM_127_96_i_10" offset="0x115C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_11" acronym="VDMA_H_DETERM_127_96_i_11" offset="0x117C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_12" acronym="VDMA_H_DETERM_127_96_i_12" offset="0x119C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_13" acronym="VDMA_H_DETERM_127_96_i_13" offset="0x11BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_14" acronym="VDMA_H_DETERM_127_96_i_14" offset="0x11DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_15" acronym="VDMA_H_DETERM_127_96_i_15" offset="0x11FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_16" acronym="VDMA_H_DETERM_127_96_i_16" offset="0x121C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_17" acronym="VDMA_H_DETERM_127_96_i_17" offset="0x123C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_18" acronym="VDMA_H_DETERM_127_96_i_18" offset="0x125C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_19" acronym="VDMA_H_DETERM_127_96_i_19" offset="0x127C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_20" acronym="VDMA_H_DETERM_127_96_i_20" offset="0x129C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_21" acronym="VDMA_H_DETERM_127_96_i_21" offset="0x12BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_22" acronym="VDMA_H_DETERM_127_96_i_22" offset="0x12DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_23" acronym="VDMA_H_DETERM_127_96_i_23" offset="0x12FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_24" acronym="VDMA_H_DETERM_127_96_i_24" offset="0x131C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_25" acronym="VDMA_H_DETERM_127_96_i_25" offset="0x133C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_26" acronym="VDMA_H_DETERM_127_96_i_26" offset="0x135C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_27" acronym="VDMA_H_DETERM_127_96_i_27" offset="0x137C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_28" acronym="VDMA_H_DETERM_127_96_i_28" offset="0x139C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_29" acronym="VDMA_H_DETERM_127_96_i_29" offset="0x13BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_30" acronym="VDMA_H_DETERM_127_96_i_30" offset="0x13DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_31" acronym="VDMA_H_DETERM_127_96_i_31" offset="0x13FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_32" acronym="VDMA_H_DETERM_127_96_i_32" offset="0x141C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_33" acronym="VDMA_H_DETERM_127_96_i_33" offset="0x143C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_34" acronym="VDMA_H_DETERM_127_96_i_34" offset="0x145C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_35" acronym="VDMA_H_DETERM_127_96_i_35" offset="0x147C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_36" acronym="VDMA_H_DETERM_127_96_i_36" offset="0x149C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_37" acronym="VDMA_H_DETERM_127_96_i_37" offset="0x14BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_38" acronym="VDMA_H_DETERM_127_96_i_38" offset="0x14DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_39" acronym="VDMA_H_DETERM_127_96_i_39" offset="0x14FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_40" acronym="VDMA_H_DETERM_127_96_i_40" offset="0x151C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_41" acronym="VDMA_H_DETERM_127_96_i_41" offset="0x153C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_42" acronym="VDMA_H_DETERM_127_96_i_42" offset="0x155C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_43" acronym="VDMA_H_DETERM_127_96_i_43" offset="0x157C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_44" acronym="VDMA_H_DETERM_127_96_i_44" offset="0x159C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_45" acronym="VDMA_H_DETERM_127_96_i_45" offset="0x15BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_46" acronym="VDMA_H_DETERM_127_96_i_46" offset="0x15DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_47" acronym="VDMA_H_DETERM_127_96_i_47" offset="0x15FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_48" acronym="VDMA_H_DETERM_127_96_i_48" offset="0x161C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_49" acronym="VDMA_H_DETERM_127_96_i_49" offset="0x163C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_50" acronym="VDMA_H_DETERM_127_96_i_50" offset="0x165C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_51" acronym="VDMA_H_DETERM_127_96_i_51" offset="0x167C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_52" acronym="VDMA_H_DETERM_127_96_i_52" offset="0x169C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_53" acronym="VDMA_H_DETERM_127_96_i_53" offset="0x16BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_54" acronym="VDMA_H_DETERM_127_96_i_54" offset="0x16DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_55" acronym="VDMA_H_DETERM_127_96_i_55" offset="0x16FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_56" acronym="VDMA_H_DETERM_127_96_i_56" offset="0x171C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_57" acronym="VDMA_H_DETERM_127_96_i_57" offset="0x173C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_58" acronym="VDMA_H_DETERM_127_96_i_58" offset="0x175C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_59" acronym="VDMA_H_DETERM_127_96_i_59" offset="0x177C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_60" acronym="VDMA_H_DETERM_127_96_i_60" offset="0x179C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_61" acronym="VDMA_H_DETERM_127_96_i_61" offset="0x17BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_62" acronym="VDMA_H_DETERM_127_96_i_62" offset="0x17DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_63" acronym="VDMA_H_DETERM_127_96_i_63" offset="0x17FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_64" acronym="VDMA_H_DETERM_127_96_i_64" offset="0x181C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_65" acronym="VDMA_H_DETERM_127_96_i_65" offset="0x183C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_66" acronym="VDMA_H_DETERM_127_96_i_66" offset="0x185C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_67" acronym="VDMA_H_DETERM_127_96_i_67" offset="0x187C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_68" acronym="VDMA_H_DETERM_127_96_i_68" offset="0x189C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_69" acronym="VDMA_H_DETERM_127_96_i_69" offset="0x18BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_70" acronym="VDMA_H_DETERM_127_96_i_70" offset="0x18DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_71" acronym="VDMA_H_DETERM_127_96_i_71" offset="0x18FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_72" acronym="VDMA_H_DETERM_127_96_i_72" offset="0x191C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_73" acronym="VDMA_H_DETERM_127_96_i_73" offset="0x193C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_74" acronym="VDMA_H_DETERM_127_96_i_74" offset="0x195C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_75" acronym="VDMA_H_DETERM_127_96_i_75" offset="0x197C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_76" acronym="VDMA_H_DETERM_127_96_i_76" offset="0x199C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_77" acronym="VDMA_H_DETERM_127_96_i_77" offset="0x19BC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_78" acronym="VDMA_H_DETERM_127_96_i_78" offset="0x19DC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_79" acronym="VDMA_H_DETERM_127_96_i_79" offset="0x19FC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_80" acronym="VDMA_H_DETERM_127_96_i_80" offset="0x1A1C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_81" acronym="VDMA_H_DETERM_127_96_i_81" offset="0x1A3C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_82" acronym="VDMA_H_DETERM_127_96_i_82" offset="0x1A5C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_83" acronym="VDMA_H_DETERM_127_96_i_83" offset="0x1A7C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_84" acronym="VDMA_H_DETERM_127_96_i_84" offset="0x1A9C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_85" acronym="VDMA_H_DETERM_127_96_i_85" offset="0x1ABC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_86" acronym="VDMA_H_DETERM_127_96_i_86" offset="0x1ADC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_87" acronym="VDMA_H_DETERM_127_96_i_87" offset="0x1AFC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_88" acronym="VDMA_H_DETERM_127_96_i_88" offset="0x1B1C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_89" acronym="VDMA_H_DETERM_127_96_i_89" offset="0x1B3C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_90" acronym="VDMA_H_DETERM_127_96_i_90" offset="0x1B5C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_91" acronym="VDMA_H_DETERM_127_96_i_91" offset="0x1B7C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_92" acronym="VDMA_H_DETERM_127_96_i_92" offset="0x1B9C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_93" acronym="VDMA_H_DETERM_127_96_i_93" offset="0x1BBC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_94" acronym="VDMA_H_DETERM_127_96_i_94" offset="0x1BDC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_95" acronym="VDMA_H_DETERM_127_96_i_95" offset="0x1BFC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_96" acronym="VDMA_H_DETERM_127_96_i_96" offset="0x1C1C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_97" acronym="VDMA_H_DETERM_127_96_i_97" offset="0x1C3C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_98" acronym="VDMA_H_DETERM_127_96_i_98" offset="0x1C5C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_99" acronym="VDMA_H_DETERM_127_96_i_99" offset="0x1C7C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_100" acronym="VDMA_H_DETERM_127_96_i_100" offset="0x1C9C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_101" acronym="VDMA_H_DETERM_127_96_i_101" offset="0x1CBC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_102" acronym="VDMA_H_DETERM_127_96_i_102" offset="0x1CDC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_103" acronym="VDMA_H_DETERM_127_96_i_103" offset="0x1CFC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_104" acronym="VDMA_H_DETERM_127_96_i_104" offset="0x1D1C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_105" acronym="VDMA_H_DETERM_127_96_i_105" offset="0x1D3C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_106" acronym="VDMA_H_DETERM_127_96_i_106" offset="0x1D5C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_107" acronym="VDMA_H_DETERM_127_96_i_107" offset="0x1D7C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_108" acronym="VDMA_H_DETERM_127_96_i_108" offset="0x1D9C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_109" acronym="VDMA_H_DETERM_127_96_i_109" offset="0x1DBC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_110" acronym="VDMA_H_DETERM_127_96_i_110" offset="0x1DDC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_111" acronym="VDMA_H_DETERM_127_96_i_111" offset="0x1DFC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_112" acronym="VDMA_H_DETERM_127_96_i_112" offset="0x1E1C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_113" acronym="VDMA_H_DETERM_127_96_i_113" offset="0x1E3C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_114" acronym="VDMA_H_DETERM_127_96_i_114" offset="0x1E5C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_115" acronym="VDMA_H_DETERM_127_96_i_115" offset="0x1E7C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_116" acronym="VDMA_H_DETERM_127_96_i_116" offset="0x1E9C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_117" acronym="VDMA_H_DETERM_127_96_i_117" offset="0x1EBC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_118" acronym="VDMA_H_DETERM_127_96_i_118" offset="0x1EDC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_119" acronym="VDMA_H_DETERM_127_96_i_119" offset="0x1EFC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_120" acronym="VDMA_H_DETERM_127_96_i_120" offset="0x1F1C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_121" acronym="VDMA_H_DETERM_127_96_i_121" offset="0x1F3C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_122" acronym="VDMA_H_DETERM_127_96_i_122" offset="0x1F5C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_123" acronym="VDMA_H_DETERM_127_96_i_123" offset="0x1F7C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_124" acronym="VDMA_H_DETERM_127_96_i_124" offset="0x1F9C" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_125" acronym="VDMA_H_DETERM_127_96_i_125" offset="0x1FBC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_126" acronym="VDMA_H_DETERM_127_96_i_126" offset="0x1FDC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
  <register id="VDMA_H_DETERM_127_96_i_127" acronym="VDMA_H_DETERM_127_96_i_127" offset="0x1FFC" width="32" description="32b word positioned at bits 127 to 96 in deterministic memory 128b word entry of most significant 128b word of 256b descriptor">
    <bitfield id="DESCRIPTOR_BITS_255_TO_224" width="32" begin="31" end="0" resetval="0x--------" description="bits [255..224] of 256b word deterministic descriptor" range="" rwaccess="RW"/>
  </register>
</module>
