LIBRARY ieee;
USE ieee.std_logic_1164.all;

-----------------------------------------------------------------------------------------------------------------
ENTITY nBitcomparator_9 IS 
		PORT 	 (	x			:	IN		STD_LOGIC_VECTOR(3 DOWNTO 0):="0000";
					y			:	IN		STD_LOGIC_VECTOR(3 DOWNTO 0):="0000";
					res		:	IN		STD_LOGIC_VECTOR(7 DOWNTO 0):="00000000";
					lt10		:	OUT	STD_LOGIC;
					lg			:	OUT	STD_LOGIC);
					
END ENTITY;
-----------------------------------------------------------------------------------------------------------------
ARCHITECTURE gateLevel OF nBitcomparator_9 IS
	
-----------------------------------------------------------------------------------------------------------------	
	
BEGIN

	
	lg 		<= '1' when (x > "1001" OR y > "1001") else '0';
	lt10		<=	'1' WHEN res<"1010"						ELSE '0';
	
END ARCHITECTURE;
