

================================================================
== Vivado HLS Report for 'ConvLayer_1'
================================================================
* Date:           Tue Dec  4 09:54:51 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  26365|  26365|  26365|  26365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+------+------+------+------+---------+
        |                  |       |   Latency   |   Interval  | Pipeline|
        |     Instance     | Module|  min |  max |  min |  max |   Type  |
        +------------------+-------+------+------+------+------+---------+
        |grp_Conv8_fu_555  |Conv8  |  1009|  1009|  1009|  1009|   none  |
        +------------------+-------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  26364|  26364|      4394|          -|          -|     6|    no    |
        | + Loop 1.1      |    648|    648|        27|          -|          -|    24|    no    |
        |  ++ Loop 1.1.1  |     24|     24|         1|          1|          1|    24|    yes   |
        | + Loop 1.2      |     40|     40|         8|          -|          -|     5|    no    |
        |  ++ Loop 1.2.1  |      5|      5|         2|          1|          1|     5|    yes   |
        | + Loop 1.3      |    648|    648|        27|          -|          -|    24|    no    |
        |  ++ Loop 1.3.1  |     24|     24|         2|          1|          1|    24|    yes   |
        | + Loop 1.4      |   1392|   1392|        58|          -|          -|    24|    no    |
        |  ++ Loop 1.4.1  |     55|     55|        33|          1|          1|    24|    yes   |
        | + Loop 1.5      |    648|    648|        27|          -|          -|    24|    no    |
        |  ++ Loop 1.5.1  |     24|     24|         2|          1|          1|    24|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      40|    1991|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     85|    6624|    8081|
|Memory           |        5|      -|      24|       4|
|Multiplexer      |        -|      -|       -|     377|
|Register         |        0|      -|    1963|     160|
+-----------------+---------+-------+--------+--------+
|Total            |        5|     85|    8651|   10613|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      2|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |CNN_Core_dadd_64nudo_U85  |CNN_Core_dadd_64nudo  |        0|      3|   430|   760|
    |CNN_Core_ddiv_64nvdy_U86  |CNN_Core_ddiv_64nvdy  |        0|      0|  1381|  3248|
    |CNN_Core_fexp_32ntde_U84  |CNN_Core_fexp_32ntde  |        0|      7|   206|   885|
    |CNN_Core_fpext_32sc4_U82  |CNN_Core_fpext_32sc4  |        0|      0|   100|   134|
    |CNN_Core_fpext_32sc4_U83  |CNN_Core_fpext_32sc4  |        0|      0|   100|   134|
    |CNN_Core_fptrunc_rcU_U81  |CNN_Core_fptrunc_rcU  |        0|      0|   128|    94|
    |CNN_Core_uitofp_3qcK_U80  |CNN_Core_uitofp_3qcK  |        0|      0|   128|   337|
    |grp_Conv8_fu_555          |Conv8                 |        0|     75|  4151|  2489|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|     85|  6624|  8081|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |convlayer1_k_val_V_U  |ConvLayer_1_convlkbM  |        1|   0|   0|   150|   18|     1|         2700|
    |convlayer1_k_rows_U   |ConvLayer_1_convllbW  |        0|   3|   1|     6|    3|     1|           18|
    |convlayer1_k_cols_U   |ConvLayer_1_convllbW  |        0|   3|   1|     6|    3|     1|           18|
    |convlayer1_b_V_U      |ConvLayer_1_convlncg  |        0|  18|   2|     6|   18|     1|          108|
    |p_output_val_V_U      |ConvLayer_1_p_outpcA  |        2|   0|   0|   576|   32|     1|        18432|
    |p_temp_val_V_U        |ConvLayer_1_p_temocq  |        2|   0|   0|   576|   32|     1|        18432|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                      |        5|  24|   4|  1320|  106|     6|        39708|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |i_1_fu_1059_p2                 |     +    |      0|   0|   15|           5|           1|
    |i_2_fu_621_p2                  |     +    |      0|   0|   12|           3|           1|
    |i_3_fu_1143_p2                 |     +    |      0|   0|   15|           5|           1|
    |i_4_fu_1749_p2                 |     +    |      0|   0|   15|           5|           1|
    |i_5_fu_633_p2                  |     +    |      0|   0|   15|           5|           1|
    |i_s_fu_762_p2                  |     +    |      0|   0|   12|           3|           1|
    |j_1_fu_904_p2                  |     +    |      0|   0|   12|           3|           1|
    |j_2_fu_1826_p2                 |     +    |      0|   0|   15|           5|           1|
    |j_3_fu_1185_p2                 |     +    |      0|   0|   15|           5|           1|
    |j_fu_681_p2                    |     +    |      0|   0|   15|           5|           1|
    |j_s_fu_1101_p2                 |     +    |      0|   0|   15|           5|           1|
    |p_Repl2_3_trunc_fu_1435_p2     |     +    |      0|   0|   15|           8|           8|
    |p_Val2_34_fu_1209_p2           |     +    |      0|   0|   40|          33|          33|
    |p_Val2_38_cast_fu_1214_p2      |     +    |      0|   0|   39|          32|          32|
    |p_output_val_V_d1              |     +    |      0|   0|   39|          32|          32|
    |tmp_100_fu_691_p2              |     +    |      0|   0|   18|          11|          11|
    |tmp_104_fu_914_p2              |     +    |      0|   0|   16|           9|           9|
    |tmp_108_fu_1111_p2             |     +    |      0|   0|   18|          11|          11|
    |tmp_109_fu_1759_p2             |     +    |      0|   0|   17|          10|          10|
    |tmp_115_fu_1195_p2             |     +    |      0|   0|   18|          11|          11|
    |tmp_117_fu_1528_p2             |     +    |      0|   0|   19|           6|          12|
    |tmp_128_fu_1347_p2             |     +    |      0|   0|   15|           6|           6|
    |tmp_132_fu_1850_p2             |     +    |      0|   0|   20|          13|          13|
    |tmp_133_fu_1836_p2             |     +    |      0|   0|   18|          11|          11|
    |tmp_81_fu_717_p2               |     +    |      0|   0|   15|           6|           6|
    |tmp_97_fu_772_p2               |     +    |      0|   0|   15|           6|           6|
    |tmp_99_fu_793_p2               |     +    |      0|   0|   16|           9|           9|
    |F2_fu_1516_p2                  |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_1557_p2             |     -    |      0|   0|   61|           1|          54|
    |msb_idx_fu_1281_p2             |     -    |      0|   0|   39|           6|          32|
    |tmp_103_fu_1089_p2             |     -    |      0|   0|   18|          11|          11|
    |tmp_107_fu_1173_p2             |     -    |      0|   0|   18|          11|          11|
    |tmp_111_fu_1784_p2             |     -    |      0|   0|   20|          13|          13|
    |tmp_114_fu_1814_p2             |     -    |      0|   0|   18|          11|          11|
    |tmp_122_fu_1534_p2             |     -    |      0|   0|   19|           5|          12|
    |tmp_176_cast_fu_1233_p2        |     -    |      0|   0|   39|           1|          32|
    |tmp_83_fu_1322_p2              |     -    |      0|   0|   38|           5|          31|
    |tmp_86_fu_747_p2               |     -    |      0|   0|   16|           9|           9|
    |tmp_96_fu_663_p2               |     -    |      0|   0|   18|          11|          11|
    |sel_tmp2_fu_1637_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp4_fu_1686_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_1652_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp8_fu_1657_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_1669_p2            |    and   |      0|   0|    2|           1|           1|
    |tmp_127_fu_1609_p2             |   ashr   |      0|   0|  162|          54|          54|
    |tmp_80_fu_1269_p3              |   cttz   |      0|  40|   36|          64|           0|
    |exitcond1_fu_757_p2            |   icmp   |      0|   0|    9|           3|           3|
    |exitcond2_i_fu_1137_p2         |   icmp   |      0|   0|   11|           5|           5|
    |exitcond3_fu_615_p2            |   icmp   |      0|   0|    9|           3|           3|
    |exitcond4_fu_1820_p2           |   icmp   |      0|   0|   11|           5|           5|
    |exitcond5_fu_1743_p2           |   icmp   |      0|   0|   11|           5|           5|
    |exitcond6_fu_675_p2            |   icmp   |      0|   0|   11|           5|           5|
    |exitcond7_fu_627_p2            |   icmp   |      0|   0|   11|           5|           5|
    |exitcond8_i_fu_1053_p2         |   icmp   |      0|   0|   11|           5|           5|
    |exitcond_fu_899_p2             |   icmp   |      0|   0|    9|           3|           3|
    |exitcond_i2_fu_1179_p2         |   icmp   |      0|   0|   11|           5|           5|
    |exitcond_i_fu_1095_p2          |   icmp   |      0|   0|   11|           5|           5|
    |icmp6_fu_1599_p2               |   icmp   |      0|   0|   11|           7|           1|
    |icmp_fu_1316_p2                |   icmp   |      0|   0|   18|          26|           1|
    |tmp_116_fu_1522_p2             |   icmp   |      0|   0|   13|          12|           5|
    |tmp_123_fu_1540_p2             |   icmp   |      0|   0|   13|          12|           5|
    |tmp_124_fu_1583_p2             |   icmp   |      0|   0|   13|          12|           6|
    |tmp_126_fu_1341_p2             |   icmp   |      0|   0|   18|          31|           5|
    |tmp_79_fu_1219_p2              |   icmp   |      0|   0|   21|          33|           1|
    |tmp_85_fu_1419_p2              |   icmp   |      0|   0|   11|           8|           8|
    |tmp_93_fu_1510_p2              |   icmp   |      0|   0|   29|          63|           1|
    |tmp_140_fu_1387_p2             |   lshr   |      0|   0|   91|          33|          33|
    |or_cond3_fu_1714_p2            |    or    |      0|   0|    2|           1|           1|
    |or_cond4_fu_1728_p2            |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_1700_p2             |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_1675_p2  |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_1642_p2   |    or    |      0|   0|    2|           1|           1|
    |man_V_2_fu_1563_p3             |  select  |      0|   0|   54|           1|          54|
    |msb_idx_1_fu_1298_p3           |  select  |      0|   0|   31|           1|           1|
    |newSel4_fu_1706_p3             |  select  |      0|   0|   32|           1|          32|
    |newSel5_fu_1720_p3             |  select  |      0|   0|   32|           1|          32|
    |newSel6_fu_1734_p3             |  select  |      0|   0|   32|           1|          32|
    |newSel_fu_1692_p3              |  select  |      0|   0|   32|           1|          32|
    |p_Val2_38_fu_1239_p3           |  select  |      0|   0|   32|           1|          32|
    |sh_amt_fu_1570_p3              |  select  |      0|   0|   12|           1|          12|
    |this_assign_fu_1619_p3         |  select  |      0|   0|    2|           1|           2|
    |tmp24_cast_cast_fu_1427_p3     |  select  |      0|   0|    7|           1|           7|
    |tmp32_V_5_fu_1397_p3           |  select  |      0|   0|   32|           1|          32|
    |tmp_137_fu_1368_p3             |  select  |      0|   0|   33|           1|          33|
    |tmp_138_fu_1375_p3             |  select  |      0|   0|    6|           1|           6|
    |x_assign_fu_1469_p3            |  select  |      0|   0|   33|           1|          33|
    |tmp32_V_4_fu_1332_p2           |    shl   |      0|   0|   85|          32|          32|
    |tmp_129_fu_1626_p2             |    shl   |      0|   0|   85|          32|          32|
    |ap_enable_pp1                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp2                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp3                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp4                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1        |    xor   |      0|   0|    2|           2|           1|
    |p_Result_12_op_fu_1459_p2      |    xor   |      0|   0|   33|          32|          33|
    |sel_tmp1_fu_1632_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp3_fu_1680_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_1646_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp_fu_1663_p2             |    xor   |      0|   0|    2|           1|           2|
    |tmp_134_fu_1362_p2             |    xor   |      0|   0|    6|           6|           2|
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |Total                          |          |      0|  40| 1991|         904|        1108|
    +-------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  101|         21|    1|         21|
    |ap_enable_reg_pp1_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter32         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_j_0_i6_phi_fu_480_p4  |    9|          2|    3|          6|
    |ap_phi_mux_j_0_i7_phi_fu_547_p4  |    9|          2|    5|         10|
    |i_0_i5_reg_510                   |    9|          2|    5|         10|
    |i_0_i6_reg_464                   |    9|          2|    3|          6|
    |i_0_i7_reg_532                   |    9|          2|    5|         10|
    |i_0_i8_reg_488                   |    9|          2|    5|         10|
    |i_0_i_reg_442                    |    9|          2|    5|         10|
    |i_reg_430                        |    9|          2|    3|          6|
    |j_0_i5_reg_521                   |    9|          2|    5|         10|
    |j_0_i6_reg_476                   |    9|          2|    3|          6|
    |j_0_i7_reg_543                   |    9|          2|    5|         10|
    |j_0_i8_reg_499                   |    9|          2|    5|         10|
    |j_0_i_reg_453                    |    9|          2|    5|         10|
    |p_output_val_V_address0          |   21|          4|   10|         40|
    |p_output_val_V_address1          |   21|          4|   10|         40|
    |p_output_val_V_d0                |   15|          3|   32|         96|
    |p_temp_val_V_address0            |   15|          3|   10|         30|
    |p_temp_val_V_ce0                 |   15|          3|    1|          3|
    |p_temp_val_V_we0                 |    9|          2|    1|          2|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  377|         79|  127|        359|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  20|   0|   20|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter27        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter28        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter29        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter30        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter31        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter32        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1         |   1|   0|    1|          0|
    |convlayer1_k_cols_lo_reg_2072   |   3|   0|    3|          0|
    |convlayer1_k_rows_lo_reg_2067   |   3|   0|    3|          0|
    |exitcond4_reg_2438              |   1|   0|    1|          0|
    |exitcond_i2_reg_2293            |   1|   0|    1|          0|
    |exitcond_i_reg_2249             |   1|   0|    1|          0|
    |exitcond_reg_2216               |   1|   0|    1|          0|
    |grp_Conv8_fu_555_ap_start_reg   |   1|   0|    1|          0|
    |i_0_i5_reg_510                  |   5|   0|    5|          0|
    |i_0_i6_reg_464                  |   3|   0|    3|          0|
    |i_0_i7_reg_532                  |   5|   0|    5|          0|
    |i_0_i8_reg_488                  |   5|   0|    5|          0|
    |i_0_i_reg_442                   |   5|   0|    5|          0|
    |i_1_reg_2234                    |   5|   0|    5|          0|
    |i_2_reg_2013                    |   3|   0|    3|          0|
    |i_3_reg_2283                    |   5|   0|    5|          0|
    |i_4_reg_2423                    |   5|   0|    5|          0|
    |i_5_reg_2022                    |   5|   0|    5|          0|
    |i_reg_430                       |   3|   0|    3|          0|
    |i_s_reg_2081                    |   3|   0|    3|          0|
    |is_neg_reg_2313                 |   1|   0|    1|          0|
    |isneg_reg_2379                  |   1|   0|    1|          0|
    |j_0_i5_reg_521                  |   5|   0|    5|          0|
    |j_0_i6_reg_476                  |   3|   0|    3|          0|
    |j_0_i7_reg_543                  |   5|   0|    5|          0|
    |j_0_i8_reg_499                  |   5|   0|    5|          0|
    |j_0_i_reg_453                   |   5|   0|    5|          0|
    |j_1_reg_2220                    |   3|   0|    3|          0|
    |j_2_reg_2442                    |   5|   0|    5|          0|
    |msb_idx_reg_2334                |  32|   0|   32|          0|
    |num_zeros_reg_2329              |  32|   0|   32|          0|
    |p_Result_s_197_reg_2349         |   8|   0|    8|          0|
    |p_Val2_38_reg_2318              |  32|   0|   32|          0|
    |p_Val2_40_cast_reg_2323         |  32|   0|   33|          1|
    |p_kernel_val_V_0_0_s_fu_178     |  32|   0|   32|          0|
    |p_kernel_val_V_0_1_s_fu_182     |  32|   0|   32|          0|
    |p_kernel_val_V_0_2_s_fu_186     |  32|   0|   32|          0|
    |p_kernel_val_V_0_3_s_fu_190     |  32|   0|   32|          0|
    |p_kernel_val_V_0_4_s_fu_194     |  32|   0|   32|          0|
    |p_kernel_val_V_1_0_s_fu_198     |  32|   0|   32|          0|
    |p_kernel_val_V_1_1_s_fu_202     |  32|   0|   32|          0|
    |p_kernel_val_V_1_2_s_fu_206     |  32|   0|   32|          0|
    |p_kernel_val_V_1_3_s_fu_210     |  32|   0|   32|          0|
    |p_kernel_val_V_1_4_s_fu_214     |  32|   0|   32|          0|
    |p_kernel_val_V_2_0_s_fu_218     |  32|   0|   32|          0|
    |p_kernel_val_V_2_1_s_fu_222     |  32|   0|   32|          0|
    |p_kernel_val_V_2_2_s_fu_226     |  32|   0|   32|          0|
    |p_kernel_val_V_2_3_s_fu_230     |  32|   0|   32|          0|
    |p_kernel_val_V_2_4_s_fu_234     |  32|   0|   32|          0|
    |p_kernel_val_V_3_0_s_fu_238     |  32|   0|   32|          0|
    |p_kernel_val_V_3_1_s_fu_242     |  32|   0|   32|          0|
    |p_kernel_val_V_3_2_s_fu_246     |  32|   0|   32|          0|
    |p_kernel_val_V_3_3_s_fu_250     |  32|   0|   32|          0|
    |p_kernel_val_V_3_4_s_fu_254     |  32|   0|   32|          0|
    |p_kernel_val_V_4_0_s_fu_258     |  32|   0|   32|          0|
    |p_kernel_val_V_4_1_s_fu_262     |  32|   0|   32|          0|
    |p_kernel_val_V_4_2_s_fu_266     |  32|   0|   32|          0|
    |p_kernel_val_V_4_3_s_fu_270     |  32|   0|   32|          0|
    |p_kernel_val_V_4_4_s_fu_274     |  32|   0|   32|          0|
    |p_output_val_V_addr_1_reg_2263  |  10|   0|   10|          0|
    |p_output_val_V_addr_2_reg_2302  |  10|   0|   10|          0|
    |tmp32_V_5_reg_2339              |  32|   0|   32|          0|
    |tmp32_V_8_reg_2344              |  32|   0|   32|          0|
    |tmp_103_reg_2239                |   8|   0|   11|          3|
    |tmp_107_reg_2288                |   8|   0|   11|          3|
    |tmp_111_reg_2428                |  10|   0|   13|          3|
    |tmp_114_reg_2433                |   8|   0|   11|          3|
    |tmp_116_reg_2396                |   1|   0|    1|          0|
    |tmp_117_reg_2403                |  12|   0|   12|          0|
    |tmp_122_reg_2408                |  12|   0|   12|          0|
    |tmp_123_reg_2413                |   1|   0|    1|          0|
    |tmp_145_reg_2385                |  52|   0|   52|          0|
    |tmp_67_reg_2274                 |  32|   0|   32|          0|
    |tmp_70_reg_2269                 |  33|   0|   33|          0|
    |tmp_79_reg_2308                 |   1|   0|    1|          0|
    |tmp_81_reg_2057                 |   6|   0|    6|          0|
    |tmp_88_reg_2364                 |  64|   0|   64|          0|
    |tmp_89_reg_2369                 |  64|   0|   64|          0|
    |tmp_90_reg_2374                 |  64|   0|   64|          0|
    |tmp_93_reg_2390                 |   1|   0|    1|          0|
    |tmp_96_reg_2027                 |   8|   0|   11|          3|
    |tmp_98_cast_reg_2062            |   7|   0|   10|          3|
    |tmp_99_reg_2086                 |   9|   0|    9|          0|
    |tmp_i_i_reg_2359                |  32|   0|   32|          0|
    |tmp_s_reg_2032                  |   3|   0|   64|         61|
    |x_assign_reg_2354               |  32|   0|   32|          0|
    |exitcond_i2_reg_2293            |  64|  32|    1|          0|
    |is_neg_reg_2313                 |  64|  32|    1|          0|
    |msb_idx_reg_2334                |  64|  32|   32|          0|
    |p_output_val_V_addr_2_reg_2302  |  64|  32|   10|          0|
    |tmp_79_reg_2308                 |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1963| 160| 1768|         80|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       ConvLayer.1      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       ConvLayer.1      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       ConvLayer.1      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       ConvLayer.1      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       ConvLayer.1      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       ConvLayer.1      | return value |
|input_0_val_V_address0           | out |   10|  ap_memory |      input_0_val_V     |     array    |
|input_0_val_V_ce0                | out |    1|  ap_memory |      input_0_val_V     |     array    |
|input_0_val_V_q0                 |  in |   24|  ap_memory |      input_0_val_V     |     array    |
|convlayer_output_val_V_address0  | out |   12|  ap_memory | convlayer_output_val_V |     array    |
|convlayer_output_val_V_ce0       | out |    1|  ap_memory | convlayer_output_val_V |     array    |
|convlayer_output_val_V_we0       | out |    1|  ap_memory | convlayer_output_val_V |     array    |
|convlayer_output_val_V_d0        | out |   32|  ap_memory | convlayer_output_val_V |     array    |
|convlayer_output_rows_address0   | out |    3|  ap_memory |  convlayer_output_rows |     array    |
|convlayer_output_rows_ce0        | out |    1|  ap_memory |  convlayer_output_rows |     array    |
|convlayer_output_rows_we0        | out |    1|  ap_memory |  convlayer_output_rows |     array    |
|convlayer_output_rows_d0         | out |    6|  ap_memory |  convlayer_output_rows |     array    |
|convlayer_output_cols_address0   | out |    3|  ap_memory |  convlayer_output_cols |     array    |
|convlayer_output_cols_ce0        | out |    1|  ap_memory |  convlayer_output_cols |     array    |
|convlayer_output_cols_we0        | out |    1|  ap_memory |  convlayer_output_cols |     array    |
|convlayer_output_cols_d0         | out |    6|  ap_memory |  convlayer_output_cols |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

