
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002538                       # Number of seconds simulated (Second)
simTicks                                   2537592000                       # Number of ticks simulated (Tick)
finalTick                                  2537592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     13.96                       # Real time elapsed on the host (Second)
hostTickRate                                181812020                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     717440                       # Number of bytes of host memory used (Byte)
simInsts                                      1390852                       # Number of instructions simulated (Count)
simOps                                        2573877                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    99650                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     184410                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2537593                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.824488                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.548099                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2720927                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      201                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2696933                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1360                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               147245                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            216446                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 111                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2516684                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.071622                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.436148                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1430638     56.85%     56.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    279773     11.12%     67.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    278095     11.05%     79.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    251742     10.00%     89.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    276436     10.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2516684                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2959      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1712814     63.51%     63.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          859      0.03%     63.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1631      0.06%     63.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       100760      3.74%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          492      0.02%     67.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1534      0.06%     67.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            2      0.00%     67.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1199      0.04%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1117      0.04%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          414      0.02%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       100000      3.71%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       100000      3.71%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        33866      1.26%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        15889      0.59%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       203127      7.53%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       420268     15.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2696933                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.062792                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  6053013                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1915190                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1758570                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1858897                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   953234                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           909741                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1764635                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       929339                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      5999                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             510                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20909                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         238128                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        438162                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1469                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1682                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          384      0.15%      0.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1591      0.62%      0.77% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1859      0.72%      1.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          245      0.10%      1.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       251056     97.40%     98.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1907      0.74%     99.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          709      0.28%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         257751                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          348      1.44%      1.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          662      2.74%      4.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1036      4.29%      8.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          134      0.55%      9.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        20366     84.27%     93.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1143      4.73%     98.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          478      1.98%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         24167                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           63      1.46%      1.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.05%      1.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          358      8.30%      9.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          102      2.37%     12.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         3259     75.58%     87.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          324      7.51%     95.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     95.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          204      4.73%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         4312                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           36      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          929      0.40%      0.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          823      0.35%      0.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          111      0.05%      0.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       230689     98.76%     99.57% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          764      0.33%     99.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          231      0.10%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       233583                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           36      0.98%      0.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          189      5.15%      6.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          100      2.72%      8.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         3048     83.03%     91.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          150      4.09%     95.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          148      4.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         3671                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        24078      9.34%      9.34% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       231944     89.99%     99.33% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1591      0.62%     99.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          138      0.05%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       257751                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         3660     91.27%     91.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          320      7.98%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            2      0.05%     99.30% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           28      0.70%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         4010                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            251440                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       229146                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              4312                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            657                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         3999                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           313                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               257751                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 3628                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  241345                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.936349                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1447                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             954                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              816                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          384      0.15%      0.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1591      0.62%      0.77% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1859      0.72%      1.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          245      0.10%      1.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       251056     97.40%     98.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1907      0.74%     99.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          709      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       257751                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          153      0.93%      0.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1591      9.70%     10.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          507      3.09%     13.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          245      1.49%     15.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        12783     77.92%     93.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          418      2.55%     95.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          709      4.32%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         16406                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          358      9.87%      9.87% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.87% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         2946     81.20%     91.07% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          324      8.93%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         3628                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          358      9.87%      9.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         2946     81.20%     91.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          324      8.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         3628                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          954                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          138                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          816                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          306                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         1260                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 2766                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   2761                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1832                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    929                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 929                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          141468                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              90                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3966                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2478500                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.038482                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.513320                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1515445     61.14%     61.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          255932     10.33%     71.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          176479      7.12%     78.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          157589      6.36%     84.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          373055     15.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2478500                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          60                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   934                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1391      0.05%      0.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1626518     63.19%     63.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          724      0.03%     63.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1493      0.06%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       100412      3.90%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          424      0.02%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          919      0.04%     67.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            2      0.00%     67.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          970      0.04%     67.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1017      0.04%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          201      0.01%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       100000      3.89%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       100000      3.89%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        25158      0.98%     76.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        12418      0.48%     76.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       201070      7.81%     84.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       401158     15.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2573877                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        373055                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1390852                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2573877                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1390852                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          2573877                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.824488                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.548099                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             639804                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             906538                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           2267883                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           226228                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          413576                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1391      0.05%      0.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1626518     63.19%     63.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          724      0.03%     63.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1493      0.06%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       100412      3.90%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          424      0.02%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          919      0.04%     67.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            2      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          970      0.04%     67.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1017      0.04%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          201      0.01%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       100000      3.89%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       100000      3.89%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        25158      0.98%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        12418      0.48%     76.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       201070      7.81%     84.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       401158     15.59%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2573877                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       233583                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       232276                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1271                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       230689                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2858                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          934                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          929                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         488404                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            488404                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        488404                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           488404                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       157431                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          157431                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       157431                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         157431                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5884170988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5884170988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5884170988                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5884170988                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       645835                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        645835                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       645835                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       645835                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.243763                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.243763                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.243763                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.243763                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 37376.190128                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 37376.190128                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 37376.190128                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 37376.190128                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       108459                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         5288                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      20.510401                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        50424                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             50424                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       132333                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        132333                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       132333                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       132333                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        25098                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        25098                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        25098                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        52403                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        77501                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1767213992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1767213992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1767213992                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   3096997953                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4864211945                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.038861                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.038861                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.038861                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.120001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 70412.542513                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 70412.542513                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 70412.542513                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 59099.630804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 62763.215249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  76479                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        52403                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        52403                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   3096997953                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   3096997953                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 59099.630804                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 59099.630804                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           27                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           27                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       194000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       194000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           30                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           30                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.100000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.100000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 64666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 64666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       616000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       616000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.100000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.100000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 205333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 205333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           30                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           30                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           30                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           30                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       106903                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          106903                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       125385                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        125385                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4294152000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4294152000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       232288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       232288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.539783                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.539783                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 34247.732982                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 34247.732982                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       107457                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       107457                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        17928                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        17928                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1273291000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1273291000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.077180                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.077180                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 71022.478804                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 71022.478804                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       381501                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         381501                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        32046                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        32046                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1590018988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1590018988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       413547                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       413547                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.077491                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.077491                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 49616.769269                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 49616.769269                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        24876                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        24876                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         7170                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         7170                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    493922992                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    493922992                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017338                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.017338                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 68887.446583                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 68887.446583                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        25098                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued           54440                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             688                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           18795                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.345242                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.428200                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache          900                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR         1137                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate              2037                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       307584                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       202946                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        22965                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          7284                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1002.668261                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               565965                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              77503                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.302492                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   256.290589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   746.377672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.250284                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.728884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.979168                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          435                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          589                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          355                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           52                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          526                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.424805                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.575195                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1369293                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1369293                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   144870                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1671699                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    475991                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                219363                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4761                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               229491                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   726                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2755991                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2290                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             2690934                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           244182                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          235436                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         435563                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.060428                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1238264                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1166054                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1030933                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        506664                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       2657498                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      1264980                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            670999                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1161957                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             233673                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2356798                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10912                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  389                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2834                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    130615                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1049                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2516684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.116778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.736043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1747555     69.44%     69.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     6485      0.26%     69.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   120139      4.77%     74.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     6205      0.25%     74.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   636300     25.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2516684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               1514589                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.596860                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             257751                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.101573                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       151173                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         129388                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            129388                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        129388                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           129388                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1227                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1227                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1227                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1227                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     61782999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     61782999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     61782999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     61782999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       130615                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        130615                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       130615                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       130615                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009394                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009394                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009394                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009394                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 50352.892421                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 50352.892421                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 50352.892421                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 50352.892421                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          359                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      21.117647                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          577                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           577                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          577                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          577                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          650                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          650                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          650                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.icache.prefetcher         1408                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2058                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     35818999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     35818999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     35818999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.icache.prefetcher     80997708                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    116816707                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.004976                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.004976                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.004976                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.015756                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 55106.152308                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 55106.152308                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 55106.152308                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.icache.prefetcher 57526.781250                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 56762.248299                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1070                       # number of replacements (Count)
system.cpu.icache.HardPFReq.mshrMisses::cpu.icache.prefetcher         1408                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMisses::total         1408                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMissLatency::cpu.icache.prefetcher     80997708                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissLatency::total     80997708                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.avgMshrMissLatency::cpu.icache.prefetcher 57526.781250                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.HardPFReq.avgMshrMissLatency::total 57526.781250                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.hits::cpu.inst       129388                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          129388                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1227                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1227                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     61782999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     61782999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       130615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       130615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009394                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009394                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 50352.892421                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 50352.892421                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          577                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          577                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          650                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          650                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     35818999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     35818999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.004976                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.004976                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 55106.152308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 55106.152308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          650                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued            1952                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUnused             229                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.icache.prefetcher.pfUseful             593                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy        0.303791                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage        0.477072                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache          390                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR          154                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate               544                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified         2412                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit          202                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand           52                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage            42                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           928.638547                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               131445                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2057                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              63.901313                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   300.459510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::cpu.icache.prefetcher   628.179037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.293417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.icache.prefetcher     0.613456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.906874                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1022          665                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.occupanciesTaskId::1024          321                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1022::0          123                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1022::1          125                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1022::3          417                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::0           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          213                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1022     0.649414                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.313477                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             263287                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            263287                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4761                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      37358                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   253517                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2721128                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  247                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   238128                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  438162                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    68                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       102                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   253579                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             57                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            359                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         4464                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 4823                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2687993                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2668311                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1832094                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   2524362                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.051513                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.725765                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1610                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   11900                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  57                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  24586                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1154                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             226228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             21.951814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.628022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 112090     49.55%     49.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                43471     19.22%     68.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                25510     11.28%     80.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                13261      5.86%     85.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5046      2.23%     88.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 4188      1.85%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                12273      5.43%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1015      0.45%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  346      0.15%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  456      0.20%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                595      0.26%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                842      0.37%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                952      0.42%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                964      0.43%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1016      0.45%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                904      0.40%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                735      0.32%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                523      0.23%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                397      0.18%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                224      0.10%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                155      0.07%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 84      0.04%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 57      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 31      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 14      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 19      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 29      0.01%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                120      0.05%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                203      0.09%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                228      0.10%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              480      0.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              526                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               226228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  234150                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  435567                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       758                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     18442                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  131017                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       585                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4761                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   201286                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  313453                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            716                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    637522                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1358946                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2742823                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3297                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    483                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                1314095                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             5028265                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9670294                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2733471                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1039618                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4740655                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   287601                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      53                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  39                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    550503                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4811027                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5468991                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1390852                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2573877                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                72387                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          99373                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              65146                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq               72898                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                7173                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               7173                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           72388                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5183                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       231487                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   236670                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       131520                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      8187328                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   8318848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            159870                       # Total snoops (Count)
system.l2bus.snoopTraffic                     3132864                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              239657                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.093091                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.290604                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    217350     90.69%     90.69% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     22304      9.31%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         3      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                239657                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            293951217                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             6176994                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           232512997                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          157752                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        77973                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             22291                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        22288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               198                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               492                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher          342                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.icache.prefetcher          154                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 1186                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              198                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              492                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher          342                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.icache.prefetcher          154                       # number of overall hits (Count)
system.l2cache.overallHits::total                1186                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             451                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           24608                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher        52061                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.icache.prefetcher         1253                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              78373                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            451                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          24608                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher        52061                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.icache.prefetcher         1253                       # number of overall misses (Count)
system.l2cache.overallMisses::total             78373                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     30850931                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   1683562871                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher   3042729214                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.icache.prefetcher     78279815                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    4835422831                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     30850931                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   1683562871                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher   3042729214                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.icache.prefetcher     78279815                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   4835422831                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           649                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         25100                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher        52403                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.icache.prefetcher         1407                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            79559                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          649                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        25100                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher        52403                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.icache.prefetcher         1407                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           79559                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.694915                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.980398                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.993474                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.icache.prefetcher     0.890547                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.985093                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.694915                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.980398                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.993474                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.icache.prefetcher     0.890547                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.985093                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 68405.611973                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 68415.266214                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 58445.462323                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.icache.prefetcher 62473.914605                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 61697.559504                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 68405.611973                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 68415.266214                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 58445.462323                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.icache.prefetcher 62473.914605                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 61697.559504                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs         104714                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs           3701                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs         28.293434                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           48949                       # number of writebacks (Count)
system.l2cache.writebacks::total                48949                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst             8                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data          4067                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher        50386                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.icache.prefetcher          246                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total            54707                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst            8                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data         4067                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher        50386                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.icache.prefetcher          246                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total           54707                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          443                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        20541                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher         1675                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.icache.prefetcher         1007                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          23666                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          443                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        20541                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher         1675                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.icache.prefetcher         1007                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher        56293                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         79959                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     29679931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   1411311898                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher    120539077                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.icache.prefetcher     65035059                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   1626565965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     29679931                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   1411311898                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher    120539077                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.icache.prefetcher     65035059                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher   3798225562                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   5424791527                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.682589                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.818367                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.031964                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.icache.prefetcher     0.715707                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.297465                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.682589                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.818367                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.031964                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.icache.prefetcher     0.715707                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.005028                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 66997.586907                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 68707.068692                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 71963.628060                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.icache.prefetcher 64582.978153                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 68730.075425                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 66997.586907                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 68707.068692                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 71963.628060                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.icache.prefetcher 64582.978153                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 67472.431066                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 67844.664478                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     86970                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        10054                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        10054                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher        56293                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total        56293                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher   3798225562                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total   3798225562                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 67472.431066                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 67472.431066                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           126                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              126                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         7046                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu.dcache.prefetcher            1                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           7047                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    470578945                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu.dcache.prefetcher        56000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    470634945                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         7172                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu.dcache.prefetcher            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         7173                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.982432                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu.dcache.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.982434                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 66786.679676                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu.dcache.prefetcher        56000                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 66785.149000                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data         1815                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total         1815                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data         5231                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.dcache.prefetcher            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         5232                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    357212970                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu.dcache.prefetcher        54000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    357266970                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.729364                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu.dcache.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.729402                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 68287.702160                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.dcache.prefetcher        54000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 68284.971330                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          198                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          366                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher          342                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.icache.prefetcher          154                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         1060                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          451                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        17562                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher        52060                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.icache.prefetcher         1253                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        71326                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     30850931                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   1212983926                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   3042673214                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.icache.prefetcher     78279815                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   4364787886                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          649                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        17928                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        52402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.icache.prefetcher         1407                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        72386                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.694915                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.979585                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.993474                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.icache.prefetcher     0.890547                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.985356                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 68405.611973                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 69068.666781                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58445.509297                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.icache.prefetcher 62473.914605                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 61194.906289                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst            8                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data         2252                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        50386                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.icache.prefetcher          246                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total        52892                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          443                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        15310                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         1674                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.icache.prefetcher         1007                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        18434                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     29679931                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   1054098928                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    120485077                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.icache.prefetcher     65035059                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   1269298995                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.682589                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.853971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.031945                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.icache.prefetcher     0.715707                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.254663                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 66997.586907                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 68850.354540                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 71974.359020                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.icache.prefetcher 64582.978153                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 68856.406369                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        50424                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        50424                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        50424                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        50424                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses        23666                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued              57910                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                701                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful                687                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.011863                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.028210                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache           1615                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR               2                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 1617                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified         153137                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit           38052                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand        20370                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull            92                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage             3609                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3952.064304                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  148584                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 91066                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.631608                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   463.770451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    21.267163                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   743.828812                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher    88.554824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.icache.prefetcher    48.878319                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  2585.764734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.113225                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.005192                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.181599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.021620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.icache.prefetcher     0.011933                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.631290                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.964859                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         1985                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         2111                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             286                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1            1125                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2             574                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              95                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            1210                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             806                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.484619                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.515381                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                405274                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               405274                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     48949.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       443.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     20543.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples      1726.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.icache.prefetcher::samples      1007.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples     56180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000172470500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3054                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3054                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               196473                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               46016                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        79909                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       48949                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79909                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     48949                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      10                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.91                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  79909                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 48949                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    40270                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    36622                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2272                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      735                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     403                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1118                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2816                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3283                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3257                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3424                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3707                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    3389                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3415                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3380                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3472                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3640                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3054                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       26.159790                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.688115                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      71.363254                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           3046     99.74%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            3      0.10%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            2      0.07%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3712-3839            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3054                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.020956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.019600                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.219175                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3021     98.92%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                12      0.39%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                12      0.39%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 8      0.26%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  5114176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3132736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2015365748.31572604                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1234531004.19610405                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2537571000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       19692.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        28352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1314752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher       110464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.icache.prefetcher        64448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher      3595520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3131392                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 11172796.887758158147                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 518110082.314256966114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 43531032.569459550083                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.icache.prefetcher 25397305.792262900621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 1416902323.147298812866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1234001368.226255416870                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          443                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        20548                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher         1731                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.icache.prefetcher         1007                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher        56180                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        48949                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14675261                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    723295638                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher     61065357                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.icache.prefetcher     29706526                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher   2036763737                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  61535661697                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33127.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35200.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     35277.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.icache.prefetcher     29500.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     36254.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1257138.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        28352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1315072                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher       110784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.icache.prefetcher        64448                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher      3595456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         5114112                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        28352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        28352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      3132736                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3132736                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           443                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         20548                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher         1731                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.icache.prefetcher         1007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher        56179                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            79908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        48949                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           48949                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        11172797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       518236186                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher     43657136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.icache.prefetcher     25397306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher   1416877102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         2015340528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     11172797                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       11172797                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   1234531004                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1234531004                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   1234531004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       11172797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      518236186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher     43657136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.icache.prefetcher     25397306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher   1416877102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        3249871532                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 79899                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                48928                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          5203                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          5129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          4996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          5095                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          5088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          5069                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          4916                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4917                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4811                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4798                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         4902                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4958                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4990                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         5164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3221                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3010                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2974                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2981                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3042                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3157                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1367400269                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              399495000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2865506519                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17114.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35864.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                72245                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               39274                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             90.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            80.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        17296                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   476.444033                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   309.365998                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   367.043279                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3555     20.55%     20.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2898     16.76%     37.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1849     10.69%     48.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1520      8.79%     56.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1221      7.06%     63.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          927      5.36%     69.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          911      5.27%     74.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1342      7.76%     82.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         3073     17.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        17296                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            5113536                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         3131392                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2015.113541                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              1234.001368                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    25.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                15.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                9.64                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         62817720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         33365640                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       288663060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      128422440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 199758000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1013880090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    120641760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1847548710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    728.071617                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    294143065                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     84500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2158948935                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         60761400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         32272680                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       281815800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      126981720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 199758000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1001386830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    131162400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1834138830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    722.787127                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    322100326                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     84500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2130991674                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               74675                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         48949                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             25897                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               5232                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              5232                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          74677                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       234662                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       234662                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  234662                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      8246784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      8246784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8246784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              79909                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    79909    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                79909                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2537592000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           390182939                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          419670638                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         154755                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        74848                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
