

================================================================
== Vitis HLS Report for 'greedy_potential_reduce'
================================================================
* Date:           Tue Feb 24 22:01:59 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_find_best_move_fu_202                                     |find_best_move                                     |        ?|        ?|         ?|         ?|    ?|    ?|                                              no|
        |grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224  |greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_232_1  |        ?|        ?|         ?|          -|          -|  1 ~ 5000|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [gp.cpp:232]   --->   Operation 8 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k2" [gp.cpp:230]   --->   Operation 13 'read' 'k2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k1" [gp.cpp:230]   --->   Operation 14 'read' 'k1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln232 = store i13 0, i13 %iter" [gp.cpp:232]   --->   Operation 15 'store' 'store_ln232' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln232 = br void %for.body" [gp.cpp:232]   --->   Operation 16 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ret = call i128 @find_best_move, i32 %k1_read, i32 %k2_read, i32 %M_rows, i32 %M_t, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t_capacity" [gp.cpp:235]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.36>
ST_3 : Operation 18 [1/2] (2.70ns)   --->   "%call_ret = call i128 @find_best_move, i32 %k1_read, i32 %k2_read, i32 %M_rows, i32 %M_t, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t_capacity" [gp.cpp:235]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 2.70> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln236)   --->   "%best = extractvalue i128 %call_ret" [gp.cpp:235]   --->   Operation 19 'extractvalue' 'best' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r1 = extractvalue i128 %call_ret" [gp.cpp:235]   --->   Operation 20 'extractvalue' 'r1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%r2 = extractvalue i128 %call_ret" [gp.cpp:235]   --->   Operation 21 'extractvalue' 'r2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sign = extractvalue i128 %call_ret" [gp.cpp:235]   --->   Operation 22 'extractvalue' 'sign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln236)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %best, i32 1, i32 31" [gp.cpp:236]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln236 = icmp_slt  i31 %tmp, i31 1" [gp.cpp:236]   --->   Operation 24 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%iter_2 = load i13 %iter" [gp.cpp:232]   --->   Operation 25 'load' 'iter_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln233 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [gp.cpp:233]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln232 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gp.cpp:232]   --->   Operation 27 'specloopname' 'specloopname_ln232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (2.13ns)   --->   "%iter_3 = add i13 %iter_2, i13 1" [gp.cpp:232]   --->   Operation 28 'add' 'iter_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (1.61ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %if.end, void %cleanup" [gp.cpp:236]   --->   Operation 29 'br' 'br_ln236' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%M_t_load = load i32 %M_t" [gp.cpp:118->gp.cpp:237]   --->   Operation 30 'load' 'M_t_load' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %M_t_load" [gp.cpp:118->gp.cpp:237]   --->   Operation 31 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%M_t_capacity_load = load i32 %M_t_capacity" [gp.cpp:118->gp.cpp:237]   --->   Operation 32 'load' 'M_t_capacity_load' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.70ns)   --->   "%icmp_ln118 = icmp_slt  i32 %M_t_load, i32 %M_t_capacity_load" [gp.cpp:118->gp.cpp:237]   --->   Operation 33 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln236)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %_ZL14reduction_moveR6Matrixiii.exit, void %if.end.i" [gp.cpp:118->gp.cpp:237]   --->   Operation 34 'br' 'br_ln118' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%M_cols_load = load i32 %M_cols" [gp.cpp:119->gp.cpp:237]   --->   Operation 35 'load' 'M_cols_load' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.70ns)   --->   "%new_col = add i32 %M_cols_load, i32 %M_t_load" [gp.cpp:119->gp.cpp:237]   --->   Operation 36 'add' 'new_col' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %new_col" [gp.cpp:119->gp.cpp:237]   --->   Operation 37 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %new_col, i32 2, i32 16" [gp.cpp:119->gp.cpp:237]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%M_rows_load = load i32 %M_rows" [gp.cpp:120->gp.cpp:237]   --->   Operation 39 'load' 'M_rows_load' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %M_rows_load" [gp.cpp:120->gp.cpp:237]   --->   Operation 40 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.11ns)   --->   "%new_row = add i9 %trunc_ln120, i9 %trunc_ln118" [gp.cpp:120->gp.cpp:237]   --->   Operation 41 'add' 'new_row' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %r1" [gp.cpp:121->gp.cpp:237]   --->   Operation 42 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln121, i6 0" [gp.cpp:121->gp.cpp:237]   --->   Operation 43 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %r1" [gp.cpp:121->gp.cpp:237]   --->   Operation 44 'trunc' 'trunc_ln121_1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln121_1, i4 0" [gp.cpp:121->gp.cpp:237]   --->   Operation 45 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.14ns)   --->   "%add_ln121_1 = add i15 %p_shl, i15 %p_shl1" [gp.cpp:121->gp.cpp:237]   --->   Operation 46 'add' 'add_ln121_1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.14ns)   --->   "%add_ln121 = add i15 %add_ln121_1, i15 %lshr_ln" [gp.cpp:121->gp.cpp:237]   --->   Operation 47 'add' 'add_ln121' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %add_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 48 'zext' 'zext_ln121' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 49 'getelementptr' 'M_e_0_addr' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 50 'getelementptr' 'M_e_1_addr' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 51 'getelementptr' 'M_e_2_addr' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 52 'getelementptr' 'M_e_3_addr' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.70ns)   --->   "%icmp_ln122 = icmp_eq  i32 %sign, i32 1" [gp.cpp:122->gp.cpp:237]   --->   Operation 53 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln122 = select i1 %icmp_ln122, i32 1, i32 4294967295" [gp.cpp:122->gp.cpp:237]   --->   Operation 54 'select' 'select_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %r2" [gp.cpp:122->gp.cpp:237]   --->   Operation 55 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln122, i6 0" [gp.cpp:122->gp.cpp:237]   --->   Operation 56 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i32 %r2" [gp.cpp:122->gp.cpp:237]   --->   Operation 57 'trunc' 'trunc_ln122_1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln122_1, i4 0" [gp.cpp:122->gp.cpp:237]   --->   Operation 58 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.14ns)   --->   "%add_ln122_1 = add i15 %p_shl2, i15 %p_shl3" [gp.cpp:122->gp.cpp:237]   --->   Operation 59 'add' 'add_ln122_1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.14ns)   --->   "%add_ln122 = add i15 %add_ln122_1, i15 %lshr_ln" [gp.cpp:122->gp.cpp:237]   --->   Operation 60 'add' 'add_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i15 %add_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 61 'zext' 'zext_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%M_e_0_addr_2 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 62 'getelementptr' 'M_e_0_addr_2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%M_e_1_addr_2 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 63 'getelementptr' 'M_e_1_addr_2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%M_e_2_addr_2 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 64 'getelementptr' 'M_e_2_addr_2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%M_e_3_addr_2 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 65 'getelementptr' 'M_e_3_addr_2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.58ns)   --->   "%switch_ln121 = switch i2 %trunc_ln119, void %arrayidx125.i.case.3, i2 0, void %arrayidx125.i.case.0, i2 1, void %arrayidx125.i.case.1, i2 2, void %arrayidx125.i.case.2" [gp.cpp:121->gp.cpp:237]   --->   Operation 66 'switch' 'switch_ln121' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 1.58>
ST_4 : Operation 67 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_2_addr" [gp.cpp:121->gp.cpp:237]   --->   Operation 67 'store' 'store_ln121' <Predicate = (!icmp_ln236 & icmp_ln118 & trunc_ln119 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 68 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_1_addr" [gp.cpp:121->gp.cpp:237]   --->   Operation 68 'store' 'store_ln121' <Predicate = (!icmp_ln236 & icmp_ln118 & trunc_ln119 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 69 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_0_addr" [gp.cpp:121->gp.cpp:237]   --->   Operation 69 'store' 'store_ln121' <Predicate = (!icmp_ln236 & icmp_ln118 & trunc_ln119 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 70 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_3_addr" [gp.cpp:121->gp.cpp:237]   --->   Operation 70 'store' 'store_ln121' <Predicate = (!icmp_ln236 & icmp_ln118 & trunc_ln119 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 71 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_2_addr_2" [gp.cpp:122->gp.cpp:237]   --->   Operation 71 'store' 'store_ln122' <Predicate = (trunc_ln119 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:237]   --->   Operation 72 'br' 'br_ln122' <Predicate = (trunc_ln119 == 2)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_1_addr_2" [gp.cpp:122->gp.cpp:237]   --->   Operation 73 'store' 'store_ln122' <Predicate = (trunc_ln119 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:237]   --->   Operation 74 'br' 'br_ln122' <Predicate = (trunc_ln119 == 1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_0_addr_2" [gp.cpp:122->gp.cpp:237]   --->   Operation 75 'store' 'store_ln122' <Predicate = (trunc_ln119 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:237]   --->   Operation 76 'br' 'br_ln122' <Predicate = (trunc_ln119 == 0)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_3_addr_2" [gp.cpp:122->gp.cpp:237]   --->   Operation 77 'store' 'store_ln122' <Predicate = (trunc_ln119 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:237]   --->   Operation 78 'br' 'br_ln122' <Predicate = (trunc_ln119 == 3)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.70ns)   --->   "%cmp34_i = icmp_ne  i32 %sign, i32 4294967295" [gp.cpp:235]   --->   Operation 79 'icmp' 'cmp34_i' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.70ns)   --->   "%add_ln136 = add i32 %M_t_load, i32 1" [gp.cpp:136->gp.cpp:237]   --->   Operation 80 'add' 'add_ln136' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln136 = store i32 %add_ln136, i32 %M_t" [gp.cpp:136->gp.cpp:237]   --->   Operation 81 'store' 'store_ln136' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row, i6 0" [gp.cpp:133->gp.cpp:237]   --->   Operation 82 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %new_row, i4 0" [gp.cpp:133->gp.cpp:237]   --->   Operation 83 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i13 %tmp_3" [gp.cpp:124->gp.cpp:237]   --->   Operation 84 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.14ns)   --->   "%add_ln124 = add i15 %tmp_2, i15 %zext_ln124" [gp.cpp:124->gp.cpp:237]   --->   Operation 85 'add' 'add_ln124' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [2/2] (4.29ns)   --->   "%call_ln119 = call void @greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %add_ln121_1, i15 %add_ln122_1, i15 %add_ln124, i1 %icmp_ln122, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:119->gp.cpp:237]   --->   Operation 86 'call' 'call_ln119' <Predicate = true> <Delay = 4.29> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.11>
ST_7 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln119 = call void @greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %add_ln121_1, i15 %add_ln122_1, i15 %add_ln124, i1 %icmp_ln122, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:119->gp.cpp:237]   --->   Operation 87 'call' 'call_ln119' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln137 = br void %_ZL14reduction_moveR6Matrixiii.exit" [gp.cpp:137->gp.cpp:237]   --->   Operation 88 'br' 'br_ln137' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.61ns)   --->   "%br_ln238 = br void %cleanup" [gp.cpp:238]   --->   Operation 89 'br' 'br_ln238' <Predicate = (!icmp_ln236)> <Delay = 1.61>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_cond13)   --->   "%cleanup_dest_slot_0 = phi i1 1, void %_ZL14reduction_moveR6Matrixiii.exit, i1 0, void %for.body"   --->   Operation 90 'phi' 'cleanup_dest_slot_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.13ns)   --->   "%icmp_ln232 = icmp_ult  i13 %iter_3, i13 5000" [gp.cpp:232]   --->   Operation 91 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond13 = and i1 %cleanup_dest_slot_0, i1 %icmp_ln232" [gp.cpp:232]   --->   Operation 92 'and' 'or_cond13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.61ns)   --->   "%store_ln232 = store i13 %iter_3, i13 %iter" [gp.cpp:232]   --->   Operation 93 'store' 'store_ln232' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %or_cond13, void %for.end, void %for.body" [gp.cpp:232]   --->   Operation 94 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln239 = ret" [gp.cpp:239]   --->   Operation 95 'ret' 'ret_ln239' <Predicate = (!or_cond13)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_t]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ M_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iter                    (alloca           ) [ 01111111]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
k2_read                 (read             ) [ 00111111]
k1_read                 (read             ) [ 00111111]
store_ln232             (store            ) [ 00000000]
br_ln232                (br               ) [ 00000000]
call_ret                (call             ) [ 00000000]
best                    (extractvalue     ) [ 00000000]
r1                      (extractvalue     ) [ 00001000]
r2                      (extractvalue     ) [ 00001000]
sign                    (extractvalue     ) [ 00001100]
tmp                     (partselect       ) [ 00000000]
icmp_ln236              (icmp             ) [ 00001111]
iter_2                  (load             ) [ 00000000]
speclooptripcount_ln233 (speclooptripcount) [ 00000000]
specloopname_ln232      (specloopname     ) [ 00000000]
iter_3                  (add              ) [ 00000111]
br_ln236                (br               ) [ 00111111]
M_t_load                (load             ) [ 00000100]
trunc_ln118             (trunc            ) [ 00000000]
M_t_capacity_load       (load             ) [ 00000000]
icmp_ln118              (icmp             ) [ 00111111]
br_ln118                (br               ) [ 00000000]
M_cols_load             (load             ) [ 00000000]
new_col                 (add              ) [ 00000111]
trunc_ln119             (trunc            ) [ 00111111]
lshr_ln                 (partselect       ) [ 00000000]
M_rows_load             (load             ) [ 00000000]
trunc_ln120             (trunc            ) [ 00000000]
new_row                 (add              ) [ 00000110]
trunc_ln121             (trunc            ) [ 00000000]
p_shl                   (bitconcatenate   ) [ 00000000]
trunc_ln121_1           (trunc            ) [ 00000000]
p_shl1                  (bitconcatenate   ) [ 00000000]
add_ln121_1             (add              ) [ 00000111]
add_ln121               (add              ) [ 00000000]
zext_ln121              (zext             ) [ 00000000]
M_e_0_addr              (getelementptr    ) [ 00000000]
M_e_1_addr              (getelementptr    ) [ 00000000]
M_e_2_addr              (getelementptr    ) [ 00000000]
M_e_3_addr              (getelementptr    ) [ 00000000]
icmp_ln122              (icmp             ) [ 00000111]
select_ln122            (select           ) [ 00000100]
trunc_ln122             (trunc            ) [ 00000000]
p_shl2                  (bitconcatenate   ) [ 00000000]
trunc_ln122_1           (trunc            ) [ 00000000]
p_shl3                  (bitconcatenate   ) [ 00000000]
add_ln122_1             (add              ) [ 00000111]
add_ln122               (add              ) [ 00000000]
zext_ln122              (zext             ) [ 00000000]
M_e_0_addr_2            (getelementptr    ) [ 00000100]
M_e_1_addr_2            (getelementptr    ) [ 00000100]
M_e_2_addr_2            (getelementptr    ) [ 00000100]
M_e_3_addr_2            (getelementptr    ) [ 00000100]
switch_ln121            (switch           ) [ 00000000]
store_ln121             (store            ) [ 00000000]
store_ln121             (store            ) [ 00000000]
store_ln121             (store            ) [ 00000000]
store_ln121             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
br_ln122                (br               ) [ 00000000]
store_ln122             (store            ) [ 00000000]
br_ln122                (br               ) [ 00000000]
store_ln122             (store            ) [ 00000000]
br_ln122                (br               ) [ 00000000]
store_ln122             (store            ) [ 00000000]
br_ln122                (br               ) [ 00000000]
cmp34_i                 (icmp             ) [ 00111011]
add_ln136               (add              ) [ 00000000]
store_ln136             (store            ) [ 00000000]
tmp_2                   (bitconcatenate   ) [ 00000000]
tmp_3                   (bitconcatenate   ) [ 00000000]
zext_ln124              (zext             ) [ 00000000]
add_ln124               (add              ) [ 00111001]
call_ln119              (call             ) [ 00000000]
br_ln137                (br               ) [ 00000000]
br_ln238                (br               ) [ 00000000]
cleanup_dest_slot_0     (phi              ) [ 00000001]
icmp_ln232              (icmp             ) [ 00000000]
or_cond13               (and              ) [ 00111111]
store_ln232             (store            ) [ 00000000]
br_ln232                (br               ) [ 00000000]
ret_ln239               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_t">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_e_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_t_capacity">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t_capacity"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_best_move"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="iter_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="k2_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k2_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="M_e_0_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="15" slack="0"/>
<pin id="110" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="M_e_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="15" slack="0"/>
<pin id="117" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="M_e_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="15" slack="0"/>
<pin id="124" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="M_e_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="15" slack="0"/>
<pin id="131" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="M_e_0_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="15" slack="0"/>
<pin id="138" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr_2/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="M_e_1_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="15" slack="0"/>
<pin id="145" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr_2/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="M_e_2_addr_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="15" slack="0"/>
<pin id="152" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr_2/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="M_e_3_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="15" slack="0"/>
<pin id="159" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr_2/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 store_ln122/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 store_ln122/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 store_ln122/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="15" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 store_ln122/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="cleanup_dest_slot_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="3"/>
<pin id="192" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cleanup_dest_slot_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="cleanup_dest_slot_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="3"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cleanup_dest_slot_0/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_find_best_move_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="32" slack="1"/>
<pin id="206" dir="0" index="3" bw="32" slack="0"/>
<pin id="207" dir="0" index="4" bw="32" slack="0"/>
<pin id="208" dir="0" index="5" bw="32" slack="0"/>
<pin id="209" dir="0" index="6" bw="32" slack="0"/>
<pin id="210" dir="0" index="7" bw="32" slack="0"/>
<pin id="211" dir="0" index="8" bw="32" slack="0"/>
<pin id="212" dir="0" index="9" bw="32" slack="0"/>
<pin id="213" dir="0" index="10" bw="32" slack="0"/>
<pin id="214" dir="1" index="11" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2"/>
<pin id="227" dir="0" index="2" bw="15" slack="2"/>
<pin id="228" dir="0" index="3" bw="15" slack="2"/>
<pin id="229" dir="0" index="4" bw="15" slack="0"/>
<pin id="230" dir="0" index="5" bw="1" slack="2"/>
<pin id="231" dir="0" index="6" bw="1" slack="1"/>
<pin id="232" dir="0" index="7" bw="32" slack="0"/>
<pin id="233" dir="0" index="8" bw="32" slack="0"/>
<pin id="234" dir="0" index="9" bw="32" slack="0"/>
<pin id="235" dir="0" index="10" bw="32" slack="0"/>
<pin id="236" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln232_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="best_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="128" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="best/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="r1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="128" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="r2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="128" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r2/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sign_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="128" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sign/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln236_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="iter_2_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="3"/>
<pin id="281" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="iter_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_3/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="M_t_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_t_load/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln118_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="M_t_capacity_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_t_capacity_load/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln118_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="M_cols_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_cols_load/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="new_col_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_col/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln119_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="lshr_ln_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="M_rows_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_rows_load/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln120_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="new_row_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_row/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln121_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="15" slack="0"/>
<pin id="349" dir="0" index="1" bw="9" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln121_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_shl1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln121_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="0" index="1" bw="15" slack="0"/>
<pin id="369" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_1/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln121_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="15" slack="0"/>
<pin id="374" dir="0" index="1" bw="15" slack="0"/>
<pin id="375" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln121_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln122_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln122_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln122_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_shl2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="0"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln122_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_shl3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="15" slack="0"/>
<pin id="415" dir="0" index="1" bw="11" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln122_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="0" index="1" bw="15" slack="0"/>
<pin id="424" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln122_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="0"/>
<pin id="429" dir="0" index="1" bw="15" slack="0"/>
<pin id="430" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln122_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="15" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="switch_ln121_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="0" index="3" bw="2" slack="0"/>
<pin id="446" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln121/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="cmp34_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp34_i/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln136_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln136_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="0"/>
<pin id="469" dir="0" index="1" bw="9" slack="2"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="0" index="1" bw="9" slack="2"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln124_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln124_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="15" slack="0"/>
<pin id="487" dir="0" index="1" bw="13" slack="0"/>
<pin id="488" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln232_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="3"/>
<pin id="494" dir="0" index="1" bw="13" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_cond13_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond13/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln232_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="13" slack="3"/>
<pin id="505" dir="0" index="1" bw="13" slack="6"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/7 "/>
</bind>
</comp>

<comp id="507" class="1005" name="iter_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="13" slack="0"/>
<pin id="509" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="514" class="1005" name="k2_read_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k2_read "/>
</bind>
</comp>

<comp id="519" class="1005" name="k1_read_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k1_read "/>
</bind>
</comp>

<comp id="524" class="1005" name="r1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="r2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="sign_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln236_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln236 "/>
</bind>
</comp>

<comp id="546" class="1005" name="iter_3_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="3"/>
<pin id="548" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="iter_3 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln118_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="3"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="559" class="1005" name="new_col_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="2"/>
<pin id="561" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_col "/>
</bind>
</comp>

<comp id="564" class="1005" name="trunc_ln119_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="1"/>
<pin id="566" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln119 "/>
</bind>
</comp>

<comp id="568" class="1005" name="new_row_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="2"/>
<pin id="570" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="new_row "/>
</bind>
</comp>

<comp id="574" class="1005" name="add_ln121_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="15" slack="2"/>
<pin id="576" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln121_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="icmp_ln122_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="2"/>
<pin id="581" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="584" class="1005" name="select_ln122_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln122 "/>
</bind>
</comp>

<comp id="592" class="1005" name="add_ln122_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="15" slack="2"/>
<pin id="594" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln122_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="M_e_0_addr_2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="15" slack="1"/>
<pin id="599" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="M_e_1_addr_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="15" slack="1"/>
<pin id="604" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr_2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="M_e_2_addr_2_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="15" slack="1"/>
<pin id="609" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr_2 "/>
</bind>
</comp>

<comp id="612" class="1005" name="M_e_3_addr_2_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="15" slack="1"/>
<pin id="614" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr_2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="cmp34_i_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp34_i "/>
</bind>
</comp>

<comp id="622" class="1005" name="add_ln124_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="15" slack="1"/>
<pin id="624" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="70" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="120" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="113" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="106" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="127" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="84" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="202" pin=8"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="202" pin=9"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="237"><net_src comp="82" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="224" pin=7"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="224" pin=8"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="224" pin=9"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="224" pin=10"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="202" pin="11"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="202" pin="11"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="202" pin="11"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="202" pin="11"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="247" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="263" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="288" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="288" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="310" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="4" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="292" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="363"><net_src comp="66" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="347" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="358" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="320" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="390"><net_src comp="20" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="20" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="418"><net_src comp="66" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="402" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="413" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="320" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="447"><net_src comp="316" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="74" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="78" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="20" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="6" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="64" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="467" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="485" pin="2"/><net_sink comp="224" pin=4"/></net>

<net id="496"><net_src comp="88" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="194" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="510"><net_src comp="90" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="517"><net_src comp="94" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="522"><net_src comp="100" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="527"><net_src comp="251" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="533"><net_src comp="255" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="539"><net_src comp="259" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="545"><net_src comp="273" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="282" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="558"><net_src comp="300" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="310" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="567"><net_src comp="316" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="338" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="577"><net_src comp="366" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="582"><net_src comp="386" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="224" pin=5"/></net>

<net id="587"><net_src comp="391" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="595"><net_src comp="421" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="224" pin=3"/></net>

<net id="600"><net_src comp="134" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="605"><net_src comp="141" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="610"><net_src comp="148" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="615"><net_src comp="155" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="620"><net_src comp="451" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="224" pin=6"/></net>

<net id="625"><net_src comp="485" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="224" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_t | {2 3 5 }
	Port: M_e_0 | {2 3 4 5 6 7 }
	Port: M_e_1 | {2 3 4 5 6 7 }
	Port: M_e_2 | {2 3 4 5 6 7 }
	Port: M_e_3 | {2 3 4 5 6 7 }
 - Input state : 
	Port: greedy_potential_reduce : k1 | {1 }
	Port: greedy_potential_reduce : k2 | {1 }
	Port: greedy_potential_reduce : M_rows | {2 3 4 }
	Port: greedy_potential_reduce : M_t | {2 3 4 }
	Port: greedy_potential_reduce : M_cols | {2 3 4 }
	Port: greedy_potential_reduce : M_e_0 | {2 3 6 7 }
	Port: greedy_potential_reduce : M_e_1 | {2 3 6 7 }
	Port: greedy_potential_reduce : M_e_2 | {2 3 6 7 }
	Port: greedy_potential_reduce : M_e_3 | {2 3 6 7 }
	Port: greedy_potential_reduce : M_t_capacity | {2 3 4 }
  - Chain level:
	State 1
		store_ln232 : 1
	State 2
	State 3
		best : 1
		r1 : 1
		r2 : 1
		sign : 1
		tmp : 2
		icmp_ln236 : 3
	State 4
		iter_3 : 1
		trunc_ln118 : 1
		icmp_ln118 : 1
		br_ln118 : 2
		new_col : 1
		trunc_ln119 : 2
		lshr_ln : 2
		trunc_ln120 : 1
		new_row : 2
		p_shl : 1
		p_shl1 : 1
		add_ln121_1 : 2
		add_ln121 : 3
		zext_ln121 : 4
		M_e_0_addr : 5
		M_e_1_addr : 5
		M_e_2_addr : 5
		M_e_3_addr : 5
		select_ln122 : 1
		p_shl2 : 1
		p_shl3 : 1
		add_ln122_1 : 2
		add_ln122 : 3
		zext_ln122 : 4
		M_e_0_addr_2 : 5
		M_e_1_addr_2 : 5
		M_e_2_addr_2 : 5
		M_e_3_addr_2 : 5
		switch_ln121 : 3
		store_ln121 : 6
		store_ln121 : 6
		store_ln121 : 6
		store_ln121 : 6
	State 5
		store_ln136 : 1
	State 6
		zext_ln124 : 1
		add_ln124 : 2
		call_ln119 : 3
	State 7
		cleanup_dest_slot_0 : 1
		or_cond13 : 2
		br_ln232 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   call   |                   grp_find_best_move_fu_202                  |    3    | 90.3011 |   4513  |   5384  |
|          | grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224 |    0    | 13.2691 |   286   |   497   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                         iter_3_fu_282                        |    0    |    0    |    0    |    20   |
|          |                        new_col_fu_310                        |    0    |    0    |    0    |    39   |
|          |                        new_row_fu_338                        |    0    |    0    |    0    |    16   |
|          |                      add_ln121_1_fu_366                      |    0    |    0    |    0    |    22   |
|    add   |                       add_ln121_fu_372                       |    0    |    0    |    0    |    22   |
|          |                      add_ln122_1_fu_421                      |    0    |    0    |    0    |    22   |
|          |                       add_ln122_fu_427                       |    0    |    0    |    0    |    22   |
|          |                       add_ln136_fu_456                       |    0    |    0    |    0    |    39   |
|          |                       add_ln124_fu_485                       |    0    |    0    |    0    |    22   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       icmp_ln236_fu_273                      |    0    |    0    |    0    |    38   |
|          |                       icmp_ln118_fu_300                      |    0    |    0    |    0    |    39   |
|   icmp   |                       icmp_ln122_fu_386                      |    0    |    0    |    0    |    39   |
|          |                        cmp34_i_fu_451                        |    0    |    0    |    0    |    39   |
|          |                       icmp_ln232_fu_492                      |    0    |    0    |    0    |    20   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                      select_ln122_fu_391                     |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                       or_cond13_fu_497                       |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      k2_read_read_fu_94                      |    0    |    0    |    0    |    0    |
|          |                      k1_read_read_fu_100                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                          best_fu_247                         |    0    |    0    |    0    |    0    |
|extractvalue|                           r1_fu_251                          |    0    |    0    |    0    |    0    |
|          |                           r2_fu_255                          |    0    |    0    |    0    |    0    |
|          |                          sign_fu_259                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                          tmp_fu_263                          |    0    |    0    |    0    |    0    |
|          |                        lshr_ln_fu_320                        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                      trunc_ln118_fu_292                      |    0    |    0    |    0    |    0    |
|          |                      trunc_ln119_fu_316                      |    0    |    0    |    0    |    0    |
|          |                      trunc_ln120_fu_334                      |    0    |    0    |    0    |    0    |
|   trunc  |                      trunc_ln121_fu_344                      |    0    |    0    |    0    |    0    |
|          |                     trunc_ln121_1_fu_355                     |    0    |    0    |    0    |    0    |
|          |                      trunc_ln122_fu_399                      |    0    |    0    |    0    |    0    |
|          |                     trunc_ln122_1_fu_410                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                         p_shl_fu_347                         |    0    |    0    |    0    |    0    |
|          |                         p_shl1_fu_358                        |    0    |    0    |    0    |    0    |
|bitconcatenate|                         p_shl2_fu_402                        |    0    |    0    |    0    |    0    |
|          |                         p_shl3_fu_413                        |    0    |    0    |    0    |    0    |
|          |                         tmp_2_fu_467                         |    0    |    0    |    0    |    0    |
|          |                         tmp_3_fu_474                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       zext_ln121_fu_378                      |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln122_fu_433                      |    0    |    0    |    0    |    0    |
|          |                       zext_ln124_fu_481                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|  switch  |                      switch_ln121_fu_441                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    3    |  103.57 |   4799  |   6284  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    M_e_0_addr_2_reg_597   |   15   |
|    M_e_1_addr_2_reg_602   |   15   |
|    M_e_2_addr_2_reg_607   |   15   |
|    M_e_3_addr_2_reg_612   |   15   |
|    add_ln121_1_reg_574    |   15   |
|    add_ln122_1_reg_592    |   15   |
|     add_ln124_reg_622     |   15   |
|cleanup_dest_slot_0_reg_190|    1   |
|      cmp34_i_reg_617      |    1   |
|     icmp_ln118_reg_555    |    1   |
|     icmp_ln122_reg_579    |    1   |
|     icmp_ln236_reg_542    |    1   |
|       iter_3_reg_546      |   13   |
|        iter_reg_507       |   13   |
|      k1_read_reg_519      |   32   |
|      k2_read_reg_514      |   32   |
|      new_col_reg_559      |   32   |
|      new_row_reg_568      |    9   |
|         r1_reg_524        |   32   |
|         r2_reg_530        |   32   |
|    select_ln122_reg_584   |   32   |
|        sign_reg_536       |   32   |
|    trunc_ln119_reg_564    |    2   |
+---------------------------+--------+
|           Total           |   371  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       grp_access_fu_162                      |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|                       grp_access_fu_162                      |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                       grp_access_fu_169                      |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|                       grp_access_fu_169                      |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                       grp_access_fu_176                      |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|                       grp_access_fu_176                      |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                       grp_access_fu_183                      |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|                       grp_access_fu_183                      |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224 |  p4  |   2  |  15  |   30   ||    0    ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Total                            |      |      |      |   406  ||  14.49  ||    0    ||    81   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   103  |  4799  |  6284  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    0   |   81   |
|  Register |    -   |    -   |   371  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   118  |  5170  |  6365  |
+-----------+--------+--------+--------+--------+
