

================================================================
== Vitis HLS Report for 'xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25'
================================================================
* Date:           Thu Mar 25 14:57:15 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.676 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     2161|  2080081| 14.407 us | 13.868 ms |  2161|  2080081|   none  |
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                            |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                  Instance                  |          Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |src_buf_V_0_xfExtractPixels_1_5_3_s_fu_137  |xfExtractPixels_1_5_3_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop   |     2160|  2080080| 2 ~ 1926 |          -|          -|  1080|    no    |
        | + Col_Loop  |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_411, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_2_41, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_height"   --->   Operation 13 'read' 'img_height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_width"   --->   Operation 14 'read' 'img_width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %img_height_out, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 16 'write' 'write_ln503' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %img_width_out, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 18 'write' 'write_ln503' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_411, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_2_41, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%cmp_i_i163247_i = icmp_eq  i11 %img_width_read, i11"   --->   Operation 21 'icmp' 'cmp_i_i163247_i' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%br_ln91 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:91->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 22 'br' 'br_ln91' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = phi i11, void %entry, i11 %add_ln695_1, void %._crit_edge.i"   --->   Operation 23 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.94ns)   --->   "%icmp_ln91 = icmp_eq  i11 %empty, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:91->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 24 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln695_1 = add i11 %empty, i11"   --->   Operation 25 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:91->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 26 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:81->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:81->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 28 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %cmp_i_i163247_i, void %bb.i.preheader, void %._crit_edge.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:97->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 29 'br' 'br_ln97' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.65ns)   --->   "%br_ln97 = br void %bb.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:97->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 30 'br' 'br_ln97' <Predicate = (!icmp_ln91 & !cmp_i_i163247_i)> <Delay = 0.65>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln503 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 31 'ret' 'ret_ln503' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_54 = phi i11 %add_ln695, void %bb.split.i, i11, void %bb.i.preheader"   --->   Operation 32 'phi' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.94ns)   --->   "%icmp_ln97 = icmp_eq  i11 %empty_54, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:97->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 33 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %empty_54, i11"   --->   Operation 34 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %bb.split.i, void %._crit_edge.i.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:97->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 35 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 36 [1/1] (1.83ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx1_mat_411" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'tmp_V' <Predicate = (!icmp_ln97)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%src_buf_V_0 = call i16 @xfExtractPixels<1, 5, 3>, i16 %tmp_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:103->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 37 'call' 'src_buf_V_0' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %src_buf_V_0, i32"   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.85ns)   --->   "%sub_ln69 = sub i16, i16 %src_buf_V_0"   --->   Operation 39 'sub' 'sub_ln69' <Predicate = (!icmp_ln97)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.35ns)   --->   "%select_ln124 = select i1 %tmp, i16 %sub_ln69, i16 %src_buf_V_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:124->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 40 'select' 'select_ln124' <Predicate = (!icmp_ln97)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1349 = sext i16 %select_ln124"   --->   Operation 41 'sext' 'sext_ln1349' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 42 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i22 %sext_ln1349, i22 %sext_ln1349"   --->   Operation 42 'mul' 'mul_ln1501' <Predicate = (!icmp_ln97)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 43 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i22 %sext_ln1349, i22 %sext_ln1349"   --->   Operation 43 'mul' 'mul_ln1501' <Predicate = (!icmp_ln97)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 44 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i22 %sext_ln1349, i22 %sext_ln1349"   --->   Operation 44 'mul' 'mul_ln1501' <Predicate = (!icmp_ln97)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:81->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 45 'specpipeline' 'specpipeline_ln81' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:81->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:81->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 47 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 48 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i22 %sext_ln1349, i22 %sext_ln1349"   --->   Operation 48 'mul' 'mul_ln1501' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1501, i32, i32"   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradx_2_41, i16 %trunc_ln" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 50 'write' 'write_ln167' <Predicate = (!icmp_ln97)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!cmp_i_i163247_i)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradx1_mat_411]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gradx_2_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_width_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
img_height_read        (read             ) [ 001111111]
img_width_read         (read             ) [ 001111111]
specinterface_ln0      (specinterface    ) [ 000000000]
write_ln503            (write            ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
write_ln503            (write            ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
cmp_i_i163247_i        (icmp             ) [ 001111111]
br_ln91                (br               ) [ 011111111]
empty                  (phi              ) [ 001000000]
icmp_ln91              (icmp             ) [ 001111111]
add_ln695_1            (add              ) [ 011111111]
br_ln91                (br               ) [ 000000000]
speclooptripcount_ln81 (speclooptripcount) [ 000000000]
specloopname_ln81      (specloopname     ) [ 000000000]
br_ln97                (br               ) [ 000000000]
br_ln97                (br               ) [ 001111111]
ret_ln503              (ret              ) [ 000000000]
empty_54               (phi              ) [ 000100000]
icmp_ln97              (icmp             ) [ 001111111]
add_ln695              (add              ) [ 001111111]
br_ln97                (br               ) [ 000000000]
tmp_V                  (read             ) [ 000000000]
src_buf_V_0            (call             ) [ 000000000]
tmp                    (bitselect        ) [ 000000000]
sub_ln69               (sub              ) [ 000000000]
select_ln124           (select           ) [ 000000000]
sext_ln1349            (sext             ) [ 000101110]
specpipeline_ln81      (specpipeline     ) [ 000000000]
speclooptripcount_ln81 (speclooptripcount) [ 000000000]
specloopname_ln81      (specloopname     ) [ 000000000]
mul_ln1501             (mul              ) [ 000000000]
trunc_ln               (partselect       ) [ 000000000]
write_ln167            (write            ) [ 000000000]
br_ln0                 (br               ) [ 001111111]
br_ln0                 (br               ) [ 000000000]
br_ln0                 (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradx1_mat_411">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx1_mat_411"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gradx_2_41">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx_2_41"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_height_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_width_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfExtractPixels<1, 5, 3>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="img_height_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="11" slack="0"/>
<pin id="77" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="img_width_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="11" slack="0"/>
<pin id="83" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln503_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln503/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln503_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln503/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_V_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln167_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/7 "/>
</bind>
</comp>

<comp id="115" class="1005" name="empty_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="1"/>
<pin id="117" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="empty_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="empty_54_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="1"/>
<pin id="128" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_54 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_54_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_54/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="src_buf_V_0_xfExtractPixels_1_5_3_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_V_0/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="cmp_i_i163247_i_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i163247_i/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln91_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="11" slack="1"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln695_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln97_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="2"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln695_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sub_ln69_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln124_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="0" index="2" bw="16" slack="0"/>
<pin id="189" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln1349_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1349/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="22" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="207" class="1007" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1501/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="img_height_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="1"/>
<pin id="216" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="img_width_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="2"/>
<pin id="221" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="cmp_i_i163247_i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i163247_i "/>
</bind>
</comp>

<comp id="228" class="1005" name="icmp_ln91_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="232" class="1005" name="add_ln695_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln97_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="241" class="1005" name="add_ln695_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="246" class="1005" name="sext_ln1349_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="22" slack="1"/>
<pin id="248" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1349 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="74" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="80" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="102" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="119" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="119" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="130" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="130" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="137" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="137" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="171" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="137" pin="2"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="206"><net_src comp="197" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="211"><net_src comp="193" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="193" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="207" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="217"><net_src comp="74" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="222"><net_src comp="80" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="227"><net_src comp="143" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="149" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="154" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="240"><net_src comp="160" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="165" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="249"><net_src comp="193" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="207" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gradx_2_41 | {7 }
	Port: img_height_out | {1 }
	Port: img_width_out | {1 }
 - Input state : 
	Port: xFSquare<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>25 : gradx1_mat_411 | {4 }
	Port: xFSquare<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>25 : img_height | {1 }
	Port: xFSquare<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>25 : img_width | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln91 : 1
		add_ln695_1 : 1
		br_ln91 : 2
	State 3
		icmp_ln97 : 1
		add_ln695 : 1
		br_ln97 : 2
	State 4
		tmp : 1
		sub_ln69 : 1
		select_ln124 : 2
		sext_ln1349 : 3
		mul_ln1501 : 4
	State 5
	State 6
	State 7
		trunc_ln : 1
		write_ln167 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|          |           cmp_i_i163247_i_fu_143           |    0    |    0    |    13   |
|   icmp   |              icmp_ln91_fu_149              |    0    |    0    |    13   |
|          |              icmp_ln97_fu_160              |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|
|    add   |             add_ln695_1_fu_154             |    0    |    0    |    18   |
|          |              add_ln695_fu_165              |    0    |    0    |    18   |
|----------|--------------------------------------------|---------|---------|---------|
|    sub   |               sub_ln69_fu_179              |    0    |    0    |    23   |
|----------|--------------------------------------------|---------|---------|---------|
|  select  |             select_ln124_fu_185            |    0    |    0    |    16   |
|----------|--------------------------------------------|---------|---------|---------|
|    mul   |                 grp_fu_207                 |    1    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |         img_height_read_read_fu_74         |    0    |    0    |    0    |
|   read   |          img_width_read_read_fu_80         |    0    |    0    |    0    |
|          |              tmp_V_read_fu_102             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |           write_ln503_write_fu_86          |    0    |    0    |    0    |
|   write  |           write_ln503_write_fu_94          |    0    |    0    |    0    |
|          |          write_ln167_write_fu_108          |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   call   | src_buf_V_0_xfExtractPixels_1_5_3_s_fu_137 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
| bitselect|                 tmp_fu_171                 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   sext   |             sext_ln1349_fu_193             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|partselect|               trunc_ln_fu_197              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    1    |    0    |   114   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln695_1_reg_232  |   11   |
|   add_ln695_reg_241   |   11   |
|cmp_i_i163247_i_reg_224|    1   |
|    empty_54_reg_126   |   11   |
|     empty_reg_115     |   11   |
|   icmp_ln91_reg_228   |    1   |
|   icmp_ln97_reg_237   |    1   |
|img_height_read_reg_214|   11   |
| img_width_read_reg_219|   11   |
|  sext_ln1349_reg_246  |   22   |
+-----------------------+--------+
|         Total         |   91   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_207 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_207 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.312  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   91   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   91   |   132  |
+-----------+--------+--------+--------+--------+
