0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sim_1/new/top_tb.sv,1759579550,systemVerilog,,,,top_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/alu.v,1759579542,verilog,,C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/bin2bcd.v,,alu,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/bin2bcd.v,1759550069,verilog,,C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/seg7_decoder.v,,bin2bcd,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/seg7_decoder.v,1759550855,verilog,,C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/seg7_driver.v,,seg7_decoder,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/seg7_driver.v,1759518018,verilog,,C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/top.v,,seg7_driver,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_exam_adca_alu_4bit_pynq_z2/project_exam_adca_alu_4bit_pynq_z2.srcs/sources_1/new/top.v,1759580116,verilog,,,,top,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
